<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/TargetRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">TargetRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="TargetRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- TargetRegisterInfo.cpp - Target Register Information Implementation --==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the TargetRegisterInfo interface.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringExtras_8h.html">llvm/ADT/StringExtras.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Dwarf_8h.html">llvm/BinaryFormat/Dwarf.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveInterval_8h.html">llvm/CodeGen/LiveInterval.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;llvm/Config/llvm-config.h&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugInfoMetadata_8h.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Printable_8h.html">llvm/Support/Printable.h</a>&quot;</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="TargetRegisterInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   43</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;target-reg-info&quot;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <a class="code" href="TargetRegisterInfo_8cpp.html#a759e72b25878315071a34bf7f3f0e8af">HugeSizeForSplit</a>(<span class="stringliteral">&quot;huge-size-for-split&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                     <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;A threshold of live range size which may cause &quot;</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                              <span class="stringliteral">&quot;high compile time cost in global splitting.&quot;</span>),</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                     <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(5000));</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aab49a973e2e6703bd48f44e0b55c3307">   53</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab49a973e2e6703bd48f44e0b55c3307">TargetRegisterInfo::TargetRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                             <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> RCB, <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> RCE,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                             <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> *SRINames,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                             <span class="keyword">const</span> <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *SRILaneMasks,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                             <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> SRICoveringLanes,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                             <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">RegClassInfo</a> *<span class="keyword">const</span> RCIs,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                             <span class="keywordtype">unsigned</span> <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>)</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  : InfoDesc(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>), SubRegIndexNames(SRINames),</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    SubRegIndexLaneMasks(SRILaneMasks),</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    RegClassBegin(RCB), RegClassEnd(RCE),</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    CoveringLanes(SRICoveringLanes),</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    RCInfos(RCIs), HwMode(<a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>) {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">TargetRegisterInfo::~TargetRegisterInfo</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a1ee36ec6dd22cf058ebb96f2a7ef0108">   69</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a1ee36ec6dd22cf058ebb96f2a7ef0108">TargetRegisterInfo::shouldRegionSplitForVirtReg</a>(</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;VirtReg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#af988c2b4f62506108843a0fdc04b43a2">getUniqueVRegDef</a>(VirtReg.<a class="code" href="classllvm_1_1LiveInterval.html#a14d46e70db7e417c8ed5bc66fb295185">reg</a>());</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> &amp;&amp; <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isTriviallyReMaterializable(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      VirtReg.<a class="code" href="classllvm_1_1LiveRange.html#ac80c04546dae620bf4dca9d6137d6a61">size</a>() &gt; <a class="code" href="TargetRegisterInfo_8cpp.html#a759e72b25878315071a34bf7f3f0e8af">HugeSizeForSplit</a>)</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;}</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a40618817060842f7ea6164f397c2fbd8">   80</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a40618817060842f7ea6164f397c2fbd8">TargetRegisterInfo::markSuperRegs</a>(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                       <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> AI(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++AI)</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>.set(*AI);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;}</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a7bd2eaf010a0c53df66932fc514f1cc9">   86</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7bd2eaf010a0c53df66932fc514f1cc9">TargetRegisterInfo::checkAllSuperRegsMarked</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Exceptions)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// Check that all super registers of reserved regs are reserved as well.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Checked(<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>.set_bits()) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">if</span> (Checked[<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>])</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> SR(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>); SR.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SR) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>[*SR] &amp;&amp; !<a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(Exceptions, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Error: Super register &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(*SR, <span class="keyword">this</span>)</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;               &lt;&lt; <span class="stringliteral">&quot; of reserved register &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">this</span>)</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;               &lt;&lt; <span class="stringliteral">&quot; is not reserved.\n&quot;</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      }</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="comment">// We transitively check superregs. So we can remember this for later</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <span class="comment">// to avoid compiletime explosion in deep register hierarchies.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      Checked.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*SR);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    }</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  }</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;}</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">  111</a></span>&#160;<a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                   <span class="keywordtype">unsigned</span> SubIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Printable.html">Printable</a>([<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, SubIdx, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>](<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>) {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;$noreg&quot;</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28">Register::isStackSlot</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;SS#&quot;</span> &lt;&lt; <a class="code" href="classllvm_1_1Register.html#a47caf9a25186eed2215d13171af1f3ca">Register::stackSlot2Index</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isVirtual()) {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      StringRef Name = MRI ? MRI-&gt;getVRegName(Reg) : <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      if (Name != <span class="stringliteral">&quot;&quot;</span>) {</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        OS &lt;&lt; <span class="stringliteral">&#39;%&#39;</span> &lt;&lt; Name;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        OS &lt;&lt; <span class="stringliteral">&#39;%&#39;</span> &lt;&lt; Register::virtReg2Index(Reg);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      }</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="charliteral">&#39;$&#39;</span> &lt;&lt; <span class="stringliteral">&quot;physreg&quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Reg &lt; TRI-&gt;getNumRegs()) {</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="charliteral">&#39;$&#39;</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      printLowerCase(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>), <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Register kind is unsupported.&quot;</span>);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">if</span> (SubIdx) {</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="charliteral">&#39;:&#39;</span> &lt;&lt; <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa61a687e68ac8c976cad9f466768bb81">getSubRegIndexName</a>(SubIdx);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;:sub(&quot;</span> &lt;&lt; SubIdx &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    }</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  });</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;}</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">  142</a></span>&#160;<a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">printRegUnit</a>(<span class="keywordtype">unsigned</span> Unit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Printable.html">Printable</a>([Unit, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>](<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>) {</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="comment">// Generic printout when TRI is missing.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;Unit~&quot;</span> &lt;&lt; Unit;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    }</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// Check for invalid register units.</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">if</span> (Unit &gt;= <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>()) {</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      OS &lt;&lt; <span class="stringliteral">&quot;BadUnit~&quot;</span> &lt;&lt; Unit;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      return;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    }</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">// Normal units have at least one root.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> Roots(Unit, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Roots.isValid() &amp;&amp; <span class="stringliteral">&quot;Unit has no roots.&quot;</span>);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(*Roots);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">for</span> (++Roots; Roots.isValid(); ++Roots)</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="charliteral">&#39;~&#39;</span> &lt;&lt; <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(*Roots);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  });</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;}</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">  165</a></span>&#160;<a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">printVRegOrUnit</a>(<span class="keywordtype">unsigned</span> Unit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Printable.html">Printable</a>([Unit, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>](<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Unit)) {</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="charliteral">&#39;%&#39;</span> &lt;&lt; <a class="code" href="classllvm_1_1Register.html#a4df23dddc646b6a4b36ff483063a4ff8">Register::virtReg2Index</a>(Unit);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <a class="code" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">printRegUnit</a>(Unit, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    }</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  });</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="namespacellvm.html#a84f1f18b0f13167b8e9c455b9524b58d">  175</a></span>&#160;<a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#a84f1f18b0f13167b8e9c455b9524b58d">printRegClassOrBank</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo,</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Printable.html">Printable</a>([<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, &amp;RegInfo, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>](<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>) {</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">if</span> (RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3699f85cc3382ffc17d597837412b27d">getRegClassOrNull</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))).<a class="code" href="classllvm_1_1StringRef.html#abb1344e353958db14e66ec7ab574001a">lower</a>();</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">else</span> <a class="code" href="include_2llvm_2Support_2CMakeLists_8txt.html#aef9367eb0b7430eaf70b1f2725488f2a">if</a> (RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0436abbe31ee5c71b5f06ce5d2ea1a4a">getRegBankOrNull</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0436abbe31ee5c71b5f06ce5d2ea1a4a">getRegBankOrNull</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#a1b1e344ee2f128ac320c72e80d4597a2">getName</a>()).<a class="code" href="classllvm_1_1StringRef.html#abb1344e353958db14e66ec7ab574001a">lower</a>();</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      OS &lt;&lt; <span class="stringliteral">&quot;_&quot;</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      assert((RegInfo.def_empty(Reg) || RegInfo.getType(Reg).isValid()) &amp;&amp;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;             <span class="stringliteral">&quot;Generic registers must have a valid type&quot;</span>);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    }</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  });</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/// getAllocatableClass - Return the maximal subclass of the given register</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/// class that is alloctable, or NULL.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span><span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">  195</a></span>&#160;TargetRegisterInfo::getAllocatableClass(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordflow">if</span> (!RC || RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a>())</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1BitMaskClassIterator.html">BitMaskClassIterator</a> It(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">getSubClassMask</a>(), *<span class="keyword">this</span>); It.<a class="code" href="classllvm_1_1BitMaskClassIterator.html#a7664b8699f3f1fda5c79d7e7269e20fc">isValid</a>();</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;       ++It) {</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(It.getID());</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordflow">if</span> (SubRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a>())</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      <span class="keywordflow">return</span> SubRC;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  }</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;}</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/// getMinimalPhysRegClass - Returns the Register Class of a physical</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/// register of the given type, picking the most sub register class of</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/// the right type that contains this physreg.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span><span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a17287afec9c4e572033dc4d1d6e11367">  212</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a17287afec9c4e572033dc4d1d6e11367">TargetRegisterInfo::getMinimalPhysRegClass</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> reg, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(reg) &amp;&amp;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;         <span class="stringliteral">&quot;reg must be a physical register&quot;</span>);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">// Pick the most sub register class of the right type that contains</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">// this physreg.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* BestRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* RC : <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">regclasses</a>()) {</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">if</span> ((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> || <a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, VT)) &amp;&amp;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        RC-&gt;contains(reg) &amp;&amp; (!BestRC || BestRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a9a5870d927668bd2f44e70afa77ffdd4">hasSubClass</a>(RC)))</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      BestRC = RC;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  }</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BestRC &amp;&amp; <span class="stringliteral">&quot;Couldn&#39;t find the register class&quot;</span>);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">return</span> BestRC;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a3f95422b6f60195a7d672314ed4e6b4b">  230</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3f95422b6f60195a7d672314ed4e6b4b">TargetRegisterInfo::getMinimalPhysRegClassLLT</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> reg, <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(reg) &amp;&amp;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;         <span class="stringliteral">&quot;reg must be a physical register&quot;</span>);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="comment">// Pick the most sub register class of the right type that contains</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">// this physreg.</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BestRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC : <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">regclasses</a>()) {</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">if</span> ((!Ty.<a class="code" href="classllvm_1_1LLT.html#a69fb30748f1b3e8a0affd486a9f59f6d">isValid</a>() || <a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, Ty)) &amp;&amp; RC-&gt;contains(reg) &amp;&amp;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        (!BestRC || BestRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a9a5870d927668bd2f44e70afa77ffdd4">hasSubClass</a>(RC)))</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      BestRC = RC;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  }</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">return</span> BestRC;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;}</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/// getAllocatableSetForRC - Toggle the bits that represent allocatable</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/// registers for the specific register class.</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">  248</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;R){</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a>() &amp;&amp; <span class="stringliteral">&quot;invalid for nonallocatable sets&quot;</span>);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#aa7fb88445e6e87a1ea5f88bed35d1073">getRawAllocationOrder</a>(MF);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> PR : Order)</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    R.set(PR);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">  256</a></span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">TargetRegisterInfo::getAllocatableSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Allocatable(<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">if</span> (RC) {</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="comment">// A register class with no allocatable subclass returns an empty set.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubClass = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a>(RC);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordflow">if</span> (SubClass)</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <a class="code" href="TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a>(MF, SubClass, Allocatable);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> : <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">regclasses</a>())</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;isAllocatable())</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <a class="code" href="TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a>(MF, <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, Allocatable);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  }</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// Mask out the reserved registers</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2147d9005c53d827be55ae88f2395611">getReservedRegs</a>();</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  Allocatable.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(<a class="code" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">Reserved</a>);</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">return</span> Allocatable;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;}</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">  279</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *A,</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">getNumRegClasses</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 32)</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> Common = *A++ &amp; *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>++)</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + <a class="code" href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a>(Common));</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;}</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">  289</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">TargetRegisterInfo::getCommonSubClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A,</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// First take care of the trivial cases.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">if</span> (A == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">return</span> A;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">if</span> (!A || !<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="comment">// Register classes are ordered topologically, so the largest common</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="comment">// sub-class it the common sub-class with the smallest ID.</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(A-&gt;getSubClassMask(), <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>-&gt;getSubClassMask(), <span class="keyword">this</span>);</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;}</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">  303</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">TargetRegisterInfo::getMatchingSuperRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A,</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                             <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(A &amp;&amp; <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> &amp;&amp; <span class="stringliteral">&quot;Missing register class&quot;</span>);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx &amp;&amp; <span class="stringliteral">&quot;Bad sub-register index&quot;</span>);</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">// Find Idx in the list of super-register indices.</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> RCI(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keyword">this</span>); RCI.<a class="code" href="classllvm_1_1SuperRegClassIterator.html#ab01d3f3f418cd90ef87272b9459403d8">isValid</a>(); ++RCI)</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">if</span> (RCI.getSubReg() == Idx)</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="comment">// The bit mask contains all register classes that are projected into B</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="comment">// by Idx. Find a class that is also a sub-class of A.</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(RCI.getMask(), A-&gt;getSubClassMask(), <span class="keyword">this</span>);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">TargetRegisterInfo::</a></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">  319</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">getCommonSuperRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCA, <span class="keywordtype">unsigned</span> SubA,</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCB, <span class="keywordtype">unsigned</span> SubB,</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                       <span class="keywordtype">unsigned</span> &amp;PreA, <span class="keywordtype">unsigned</span> &amp;PreB)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RCA &amp;&amp; SubA &amp;&amp; RCB &amp;&amp; SubB &amp;&amp; <span class="stringliteral">&quot;Invalid arguments&quot;</span>);</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">// Search all pairs of sub-register indices that project into RCA and RCB</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="comment">// respectively. This is quadratic, but usually the sets are very small. On</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="comment">// most targets like X86, there will only be a single sub-register index</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="comment">// (e.g., sub_16bit projecting into GR16).</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// The worst case is a register class like DPR on ARM.</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="comment">// We have indices dsub_0..dsub_7 projecting into that class.</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="comment">// It is very common that one register class is a sub-register of the other.</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="comment">// Arrange for RCA to be the larger register so the answer will be found in</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// the first iteration. This makes the search linear for the most common</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// case.</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BestRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordtype">unsigned</span> *BestPreA = &amp;PreA;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordtype">unsigned</span> *BestPreB = &amp;PreB;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RCA) &lt; <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RCB)) {</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(RCA, RCB);</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(SubA, SubB);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(BestPreA, BestPreB);</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  }</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">// Also terminate the search one we have found a register class as small as</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">// RCA.</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordtype">unsigned</span> MinSize = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RCA);</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>(RCA, <span class="keyword">this</span>, <span class="keyword">true</span>); <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>.isValid(); ++<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>) {</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordtype">unsigned</span> FinalA = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">composeSubRegIndices</a>(<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>.getSubReg(), SubA);</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287">IB</a>(RCB, <span class="keyword">this</span>, <span class="keyword">true</span>); <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287">IB</a>.isValid(); ++<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287">IB</a>) {</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="comment">// Check if a common super-register class exists for this index pair.</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <a class="code" href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>.getMask(), <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287">IB</a>.getMask(), <span class="keyword">this</span>);</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      <span class="keywordflow">if</span> (!RC || <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC) &lt; MinSize)</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      <span class="comment">// The indexes must compose identically: PreA+SubA == PreB+SubB.</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;      <span class="keywordtype">unsigned</span> FinalB = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">composeSubRegIndices</a>(<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287">IB</a>.getSubReg(), SubB);</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      <span class="keywordflow">if</span> (FinalA != FinalB)</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <span class="comment">// Is RC a better candidate than BestRC?</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      <span class="keywordflow">if</span> (BestRC &amp;&amp; <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC) &gt;= <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*BestRC))</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      <span class="comment">// Yes, RC is the smallest super-register seen so far.</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      BestRC = RC;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      *BestPreA = <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>.getSubReg();</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      *BestPreB = <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287">IB</a>.getSubReg();</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <span class="comment">// Bail early if we reached MinSize. We won&#39;t find a better candidate.</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*BestRC) == MinSize)</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <span class="keywordflow">return</span> BestRC;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    }</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  }</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keywordflow">return</span> BestRC;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;}</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/// Check if the registers defined by the pair (RegisterClass, SubReg)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/// share the same register file.</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="TargetRegisterInfo_8cpp.html#afe1159c2a87a23c05d974b8c14d28a1e">  382</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="TargetRegisterInfo_8cpp.html#afe1159c2a87a23c05d974b8c14d28a1e">shareSameRegisterFile</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                  <span class="keywordtype">unsigned</span> DefSubReg,</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                  <span class="keywordtype">unsigned</span> SrcSubReg) {</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">// Same register class.</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordflow">if</span> (DefRC == SrcRC)</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="comment">// Both operands are sub registers. Check if they share a register class.</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordtype">unsigned</span> SrcIdx, DefIdx;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">if</span> (SrcSubReg &amp;&amp; DefSubReg) {</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">getCommonSuperRegClass</a>(SrcRC, SrcSubReg, DefRC, DefSubReg,</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                                      SrcIdx, DefIdx) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  }</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="comment">// At most one of the register is a sub register, make it Src to avoid</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="comment">// duplicating the test.</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">if</span> (!SrcSubReg) {</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(DefSubReg, SrcSubReg);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(DefRC, SrcRC);</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  }</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="comment">// One of the register is a sub register, check if we can get a superclass.</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordflow">if</span> (SrcSubReg)</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">getMatchingSuperRegClass</a>(SrcRC, DefRC, SrcSubReg) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160; </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="comment">// Plain copy.</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">getCommonSubClass</a>(DefRC, SrcRC) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;}</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">  413</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">TargetRegisterInfo::shouldRewriteCopySrc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                              <span class="keywordtype">unsigned</span> DefSubReg,</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                              <span class="keywordtype">unsigned</span> SrcSubReg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="comment">// If this source does not incur a cross register bank copy, use it.</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="TargetRegisterInfo_8cpp.html#afe1159c2a87a23c05d974b8c14d28a1e">shareSameRegisterFile</a>(*<span class="keyword">this</span>, DefRC, DefSubReg, SrcRC, SrcSubReg);</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;}</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160; </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">// Compute target-independent register allocator hints to help eliminate copies.</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#afc99d2835eb4b8cde9e81db9abca597c">  422</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#afc99d2835eb4b8cde9e81db9abca597c">TargetRegisterInfo::getRegAllocationHints</a>(</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> VirtReg, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *Matrix)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keyword">const</span> std::pair&lt;Register, SmallVector&lt;Register, 4&gt;&gt; &amp;Hints_MRI =</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a89e95fc14a44ef18505f858e70a1b122">getRegAllocationHints</a>(VirtReg);</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 32&gt;</a> HintedRegs;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="comment">// First hint may be a target hint.</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordtype">bool</span> Skip = (Hints_MRI.first != 0);</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : Hints_MRI.second) {</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordflow">if</span> (Skip) {</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      Skip = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    }</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160; </div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="comment">// Target-independent hints are either a physical or a virtual register.</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Phys = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">if</span> (VRM &amp;&amp; Phys.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>())</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      Phys = VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#a785a4e2daf4e5bf3f0836adbc4fb7e65">getPhys</a>(Phys);</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160; </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="comment">// Don&#39;t add the same reg twice (Hints_MRI may contain multiple virtual</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="comment">// registers allocated to the same physreg).</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">if</span> (!HintedRegs.<a class="code" href="classllvm_1_1SmallSet.html#a1679469af9bb8ccfbe98441fb8228c79">insert</a>(Phys).second)</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="comment">// Check that Phys is a valid hint in VirtReg&#39;s register class.</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">if</span> (!Phys.<a class="code" href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a>())</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">isReserved</a>(Phys))</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="comment">// Check that Phys is in the allocation order. We shouldn&#39;t heed hints</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="comment">// from VirtReg&#39;s register class if they aren&#39;t in the allocation order. The</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">// target probably has a reason for removing the register.</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(Order, Phys))</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160; </div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="comment">// All clear, tell the register allocator to prefer this register.</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    Hints.push_back(Phys);</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  }</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;}</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ad8411ad3f00885b182d4dde587ccfaff">  465</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad8411ad3f00885b182d4dde587ccfaff">TargetRegisterInfo::isCalleeSavedPhysReg</a>(</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">if</span> (PhysReg == 0)</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *callerPreservedRegs =</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a>(MF, MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">if</span> (callerPreservedRegs) {</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(PhysReg) &amp;&amp;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;           <span class="stringliteral">&quot;Expected physical register&quot;</span>);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordflow">return</span> (callerPreservedRegs[PhysReg / 32] &gt;&gt; PhysReg % 32) &amp; 1;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  }</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;}</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160; </div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">  479</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">TargetRegisterInfo::canRealignStack</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordflow">return</span> !MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(<span class="stringliteral">&quot;no-realign-stack&quot;</span>);</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;}</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160; </div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ab5e5e73c5c13ca2211e1d365363e4170">  483</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab5e5e73c5c13ca2211e1d365363e4170">TargetRegisterInfo::shouldRealignStack</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">getFrameLowering</a>();</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>();</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;stackrealign&quot;</span>) ||</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;         (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a3836203fac855ac3c5718b701bd13ffd">getMaxAlign</a>() &gt; TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a74d93035f53f5e8c2aaea5a8f307972d">getStackAlign</a>()) ||</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;         <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(Attribute::StackAlignment);</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;}</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; </div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a4d07b23213b2426cc796329c00f8930d">  492</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4d07b23213b2426cc796329c00f8930d">TargetRegisterInfo::regmaskSubsetEqual</a>(<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *mask0,</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *mask1)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = (<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>()+31) / 32;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordflow">if</span> ((mask0[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] &amp; mask1[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]) != mask0[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>])</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;}</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160; </div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a0784130f4ab9316d0ca755cd9b011799">  502</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">TargetRegisterInfo::getRegSizeInBits</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC{};</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isPhysical()) {</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="comment">// The size is not directly available for physical registers.</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="comment">// Instead, we need to access a register class that contains Reg and</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="comment">// get the size of that register class.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    RC = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a17287afec9c4e572033dc4d1d6e11367">getMinimalPhysRegClass</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a> = Ty.<a class="code" href="classllvm_1_1LLT.html#a69fb30748f1b3e8a0affd486a9f59f6d">isValid</a>() ? Ty.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() : 0;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="comment">// If Reg is not a generic register, query the register class to</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="comment">// get its size.</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a>)</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a>;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="comment">// Since Reg is not a generic register, it must have a register class.</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    RC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  }</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;Unable to deduce the register class&quot;</span>);</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC);</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;}</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ae4dba4561a0e0da2cc502cd690b9bc09">  524</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae4dba4561a0e0da2cc502cd690b9bc09">TargetRegisterInfo::getCoveringSubRegIndexes</a>(</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;NeededIndexes)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> PossibleIndexes;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordtype">unsigned</span> BestIdx = 0;</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordtype">unsigned</span> BestCover = 0;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">getNumSubRegIndices</a>(); Idx &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++Idx) {</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="comment">// Is this index even compatible with the given class?</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">getSubClassWithSubReg</a>(RC, Idx) != RC)</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> SubRegMask = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(Idx);</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="comment">// Early exit if we found a perfect match.</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">if</span> (SubRegMask == LaneMask) {</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      BestIdx = Idx;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    }</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160; </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="comment">// The index must not cover any lanes outside \p LaneMask.</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">if</span> ((SubRegMask &amp; ~LaneMask).<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a6fef38ab5d0c9c582fe6cae7d8badf5f">any</a>())</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160; </div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordtype">unsigned</span> PopCount = SubRegMask.<a class="code" href="structllvm_1_1LaneBitmask.html#aa41c458c8dbc5169362f858a0d2edbbf">getNumLanes</a>();</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    PossibleIndexes.push_back(Idx);</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordflow">if</span> (PopCount &gt; BestCover) {</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      BestCover = PopCount;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      BestIdx = Idx;</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    }</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  }</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160; </div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="comment">// Abort if we cannot possibly implement the COPY with the given indexes.</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keywordflow">if</span> (BestIdx == 0)</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  NeededIndexes.push_back(BestIdx);</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="comment">// Greedy heuristic: Keep iterating keeping the best covering subreg index</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="comment">// each time.</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LanesLeft = LaneMask &amp; ~<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(BestIdx);</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">while</span> (LanesLeft.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>()) {</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordtype">unsigned</span> BestIdx = 0;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordtype">int</span> BestCover = <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::numeric_limits&lt;int&gt;::min</a>();</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx : PossibleIndexes) {</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> SubRegMask = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(Idx);</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;      <span class="comment">// Early exit if we found a perfect match.</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      <span class="keywordflow">if</span> (SubRegMask == LanesLeft) {</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        BestIdx = Idx;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;      }</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160; </div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      <span class="comment">// Do not cover already-covered lanes to avoid creating cycles</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      <span class="comment">// in copy bundles (= bundle contains copies that write to the</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      <span class="comment">// registers).</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="keywordflow">if</span> ((SubRegMask &amp; ~LanesLeft).<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a6fef38ab5d0c9c582fe6cae7d8badf5f">any</a>())</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="comment">// Try to cover as many of the remaining lanes as possible.</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">int</span> Cover = (SubRegMask &amp; LanesLeft).getNumLanes();</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <span class="keywordflow">if</span> (Cover &gt; BestCover) {</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        BestCover = Cover;</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        BestIdx = Idx;</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      }</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    }</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">if</span> (BestIdx == 0)</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Impossible to handle</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160; </div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    NeededIndexes.push_back(BestIdx);</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160; </div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    LanesLeft &amp;= ~<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(BestIdx);</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  }</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160; </div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordflow">return</span> BestIdx;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;}</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a965fc42d34bd3c15f23cd8cfd31d6ad6">  600</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a965fc42d34bd3c15f23cd8cfd31d6ad6">TargetRegisterInfo::lookThruCopyLike</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a40d954b9cf9ee8b545a78725f2549cba">getVRegDef</a>(SrcReg);</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isCopyLike())</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      <span class="keywordflow">return</span> SrcReg;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160; </div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CopySrcReg;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isCopy())</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      CopySrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isSubregToReg() &amp;&amp; <span class="stringliteral">&quot;Bad opcode for lookThruCopyLike&quot;</span>);</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      CopySrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(2).getReg();</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    }</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="keywordflow">if</span> (!CopySrcReg.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>())</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;      <span class="keywordflow">return</span> CopySrcReg;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160; </div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    SrcReg = CopySrcReg;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  }</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;}</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; </div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a56f7f2867c8f943ceb672823c013df28">  622</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a56f7f2867c8f943ceb672823c013df28">TargetRegisterInfo::lookThruSingleUseCopyChain</a>(</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a40d954b9cf9ee8b545a78725f2549cba">getVRegDef</a>(SrcReg);</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="comment">// Found the real definition, return it if it has a single use.</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isCopyLike())</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a01bf72631b0bc836a8c07fe840b13233">hasOneNonDBGUse</a>(SrcReg) ? SrcReg : <a class="code" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160; </div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CopySrcReg;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isCopy())</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      CopySrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isSubregToReg() &amp;&amp; <span class="stringliteral">&quot;Bad opcode for lookThruCopyLike&quot;</span>);</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      CopySrcReg = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(2).getReg();</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    }</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160; </div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="comment">// Continue only if the next definition in the chain is for a virtual</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <span class="comment">// register that has a single use.</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordflow">if</span> (!CopySrcReg.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>() || !<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a01bf72631b0bc836a8c07fe840b13233">hasOneNonDBGUse</a>(CopySrcReg))</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    SrcReg = CopySrcReg;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  }</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;}</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160; </div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#af2460aaecee28b4a96ea41286e8aa406">  647</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#af2460aaecee28b4a96ea41286e8aa406">TargetRegisterInfo::getOffsetOpcodes</a>(</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;uint64_t&gt;</a> &amp;Ops)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getScalable() &amp;&amp; <span class="stringliteral">&quot;Scalable offsets are not handled&quot;</span>);</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <a class="code" href="classllvm_1_1DIExpression.html#a272fe723d8c234f2137d34621a5cef78">DIExpression::appendOffset</a>(Ops, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>.getFixed());</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;}</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160; </div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<a class="code" href="classllvm_1_1DIExpression.html">DIExpression</a> *</div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#ac6859ef2a1c57ce668658e21fe90bfad">  654</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac6859ef2a1c57ce668658e21fe90bfad">TargetRegisterInfo::prependOffsetExpression</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DIExpression.html">DIExpression</a> *Expr,</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                                            <span class="keywordtype">unsigned</span> PrependFlags,</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((PrependFlags &amp;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;          ~(<a class="code" href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6a18f3c7099f5b8bfe10361a97ee34a5c9">DIExpression::DerefBefore</a> | <a class="code" href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6a9778207fdbedcd56192301c38b5ffe4c">DIExpression::DerefAfter</a> |</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;            <a class="code" href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6ac12819115837830defd8e5b9e5d1fb36">DIExpression::StackValue</a> | <a class="code" href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6a732b32a9387e1f0a0b49cd59b96905ae">DIExpression::EntryValue</a>)) == 0 &amp;&amp;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;         <span class="stringliteral">&quot;Unsupported prepend flag&quot;</span>);</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;uint64_t, 16&gt;</a> OffsetExpr;</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordflow">if</span> (PrependFlags &amp; <a class="code" href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6a18f3c7099f5b8bfe10361a97ee34a5c9">DIExpression::DerefBefore</a>)</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    OffsetExpr.push_back(dwarf::DW_OP_deref);</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterInfo.html#af2460aaecee28b4a96ea41286e8aa406">getOffsetOpcodes</a>(<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, OffsetExpr);</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">if</span> (PrependFlags &amp; <a class="code" href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6a9778207fdbedcd56192301c38b5ffe4c">DIExpression::DerefAfter</a>)</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    OffsetExpr.push_back(dwarf::DW_OP_deref);</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1DIExpression.html#af3a48df3735933cf1621760019e5fd8c">DIExpression::prependOpcodes</a>(Expr, OffsetExpr,</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                                      PrependFlags &amp; <a class="code" href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6ac12819115837830defd8e5b9e5d1fb36">DIExpression::StackValue</a>,</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                                      PrependFlags &amp; <a class="code" href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6a732b32a9387e1f0a0b49cd59b96905ae">DIExpression::EntryValue</a>);</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;}</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160; </div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<a class="code" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aa982f20e5259bc8094e8bcfd3c787e5e">  674</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa982f20e5259bc8094e8bcfd3c787e5e">TargetRegisterInfo::dumpReg</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">unsigned</span> SubRegIndex,</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, SubRegIndex) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;}</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00040">LaneBitmask.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a3b9b99850c9e948f81b0fede82b439db"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">llvm::TargetRegisterInfo::getSubClassWithSubReg</a></div><div class="ttdeci">virtual const TargetRegisterClass * getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const</div><div class="ttdoc">Returns the largest legal sub-class of RC that supports the sub-register index Idx.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00636">TargetRegisterInfo.h:636</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a1ee36ec6dd22cf058ebb96f2a7ef0108"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a1ee36ec6dd22cf058ebb96f2a7ef0108">llvm::TargetRegisterInfo::shouldRegionSplitForVirtReg</a></div><div class="ttdeci">virtual bool shouldRegionSplitForVirtReg(const MachineFunction &amp;MF, const LiveInterval &amp;VirtReg) const</div><div class="ttdoc">Region split has a high compile time cost especially for large live range.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00069">TargetRegisterInfo.cpp:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a5c5caef09edefc28aefe75a57b51e9e3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">llvm::TargetRegisterInfo::~TargetRegisterInfo</a></div><div class="ttdeci">virtual ~TargetRegisterInfo()</div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aCompiler_8h_html_aa863693eef567397d9c292da5bf22d34"><div class="ttname"><a href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a></div><div class="ttdeci">#define LLVM_DUMP_METHOD</div><div class="ttdoc">Mark debug helper function definitions like dump() that should not be stripped from debug builds.</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00492">Compiler.h:492</a></div></div>
<div class="ttc" id="aMathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ab688846a396474c571ab9a78af119e80"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">llvm::MCRegisterInfo::getName</a></div><div class="ttdeci">const char * getName(MCRegister RegNo) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified physical register.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00485">MCRegisterInfo.h:485</a></div></div>
<div class="ttc" id="aTargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00043">TargetFrameLowering.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_html_a788c5905de970028eb0efa2266bd10bf"><div class="ttname"><a href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">llvm::printVRegOrUnit</a></div><div class="ttdeci">Printable printVRegOrUnit(unsigned VRegOrUnit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print virtual registers and physical registers on a raw_ostream.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00165">TargetRegisterInfo.cpp:165</a></div></div>
<div class="ttc" id="aDebugInfoMetadata_8h_html"><div class="ttname"><a href="DebugInfoMetadata_8h.html">DebugInfoMetadata.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a68b1cbd38847abc3e56eca6df316d5a1"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">llvm::TargetRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const</div><div class="ttdoc">Return true if this register class may be used to create virtual registers.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00120">TargetRegisterInfo.h:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aPrintable_8h_html"><div class="ttname"><a href="Printable_8h.html">Printable.h</a></div></div>
<div class="ttc" id="aAArch64MIPeepholeOpt_8cpp_html_a9c374320ed4e895f9afa199987182bd2"><div class="ttname"><a href="AArch64MIPeepholeOpt_8cpp.html#a9c374320ed4e895f9afa199987182bd2">RegSize</a></div><div class="ttdeci">unsigned RegSize</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MIPeepholeOpt_8cpp_source.html#l00123">AArch64MIPeepholeOpt.cpp:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_aa982f20e5259bc8094e8bcfd3c787e5e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa982f20e5259bc8094e8bcfd3c787e5e">llvm::TargetRegisterInfo::dumpReg</a></div><div class="ttdeci">static void dumpReg(Register Reg, unsigned SubRegIndex=0, const TargetRegisterInfo *TRI=nullptr)</div><div class="ttdoc">Debugging helper: dump register in human readable form to dbgs() stream.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00674">TargetRegisterInfo.cpp:674</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00344">BitVector.h:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; unsigned, 8 &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a3f95422b6f60195a7d672314ed4e6b4b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3f95422b6f60195a7d672314ed4e6b4b">llvm::TargetRegisterInfo::getMinimalPhysRegClassLLT</a></div><div class="ttdeci">const TargetRegisterClass * getMinimalPhysRegClassLLT(MCRegister Reg, LLT Ty=LLT()) const</div><div class="ttdoc">Returns the Register Class of a physical register of the given type, picking the most sub register cl...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00230">TargetRegisterInfo.cpp:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1SuperRegClassIterator_html_ab01d3f3f418cd90ef87272b9459403d8"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#ab01d3f3f418cd90ef87272b9459403d8">llvm::SuperRegClassIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is still pointing at a valid entry.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01196">TargetRegisterInfo.h:1196</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_aa41c458c8dbc5169362f858a0d2edbbf"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#aa41c458c8dbc5169362f858a0d2edbbf">llvm::LaneBitmask::getNumLanes</a></div><div class="ttdeci">unsigned getNumLanes() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00076">LaneBitmask.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00491">MCRegisterInfo.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_afa9e8234d75eca83a898e143f4b2502e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">llvm::TargetRegisterInfo::getAllocatableSet</a></div><div class="ttdeci">BitVector getAllocatableSet(const MachineFunction &amp;MF, const TargetRegisterClass *RC=nullptr) const</div><div class="ttdoc">Returns a bitset indexed by register number indicating if a register is allocatable or not.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00256">TargetRegisterInfo.cpp:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_af988c2b4f62506108843a0fdc04b43a2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af988c2b4f62506108843a0fdc04b43a2">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(Register Reg) const</div><div class="ttdoc">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00409">MachineRegisterInfo.cpp:409</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_af2460aaecee28b4a96ea41286e8aa406"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#af2460aaecee28b4a96ea41286e8aa406">llvm::TargetRegisterInfo::getOffsetOpcodes</a></div><div class="ttdeci">virtual void getOffsetOpcodes(const StackOffset &amp;Offset, SmallVectorImpl&lt; uint64_t &gt; &amp;Ops) const</div><div class="ttdoc">Gets the DWARF expression opcodes for Offset.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00647">TargetRegisterInfo.cpp:647</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ab5e5e73c5c13ca2211e1d365363e4170"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ab5e5e73c5c13ca2211e1d365363e4170">llvm::TargetRegisterInfo::shouldRealignStack</a></div><div class="ttdeci">virtual bool shouldRealignStack(const MachineFunction &amp;MF) const</div><div class="ttdoc">True if storage within the function requires the stack pointer to be aligned more than the normal cal...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00483">TargetRegisterInfo.cpp:483</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00138">CommandLine.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a47caf9a25186eed2215d13171af1f3ca"><div class="ttname"><a href="classllvm_1_1Register.html#a47caf9a25186eed2215d13171af1f3ca">llvm::Register::stackSlot2Index</a></div><div class="ttdeci">static int stackSlot2Index(Register Reg)</div><div class="ttdoc">Compute the frame index from a register value representing a stack slot.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00052">Register.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a40618817060842f7ea6164f397c2fbd8"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a40618817060842f7ea6164f397c2fbd8">llvm::TargetRegisterInfo::markSuperRegs</a></div><div class="ttdeci">void markSuperRegs(BitVector &amp;RegisterSet, MCRegister Reg) const</div><div class="ttdoc">Mark a register and all its aliases as reserved in the given set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00080">TargetRegisterInfo.cpp:80</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00135">SmallSet.h:135</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8cpp_html_a5e3d92b49e8116d3df7c9264615e2d2d"><div class="ttname"><a href="TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a></div><div class="ttdeci">static void getAllocatableSetForRC(const MachineFunction &amp;MF, const TargetRegisterClass *RC, BitVector &amp;R)</div><div class="ttdoc">getAllocatableSetForRC - Toggle the bits that represent allocatable registers for the specific regist...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00248">TargetRegisterInfo.cpp:248</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ad8411ad3f00885b182d4dde587ccfaff"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ad8411ad3f00885b182d4dde587ccfaff">llvm::TargetRegisterInfo::isCalleeSavedPhysReg</a></div><div class="ttdeci">virtual bool isCalleeSavedPhysReg(MCRegister PhysReg, const MachineFunction &amp;MF) const</div><div class="ttdoc">This is a wrapper around getCallPreservedMask().</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00465">TargetRegisterInfo.cpp:465</a></div></div>
<div class="ttc" id="aSTLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1DIExpression_html"><div class="ttname"><a href="classllvm_1_1DIExpression.html">llvm::DIExpression</a></div><div class="ttdoc">DWARF expression.</div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8h_source.html#l02611">DebugInfoMetadata.h:2611</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegisterInfo_1_1RegClassInfo_html"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">llvm::TargetRegisterInfo::RegClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00240">TargetRegisterInfo.h:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a1c0e50e50918b2c91b99e1188d41c901"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">llvm::MCRegisterInfo::getNumRegUnits</a></div><div class="ttdeci">unsigned getNumRegUnits() const</div><div class="ttdoc">Return the number of (native) register units in the target.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00505">MCRegisterInfo.h:505</a></div></div>
<div class="ttc" id="aThumb2ITBlockPass_8cpp_html_a31166d6c29e87920b15c368afb02a571"><div class="ttname"><a href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a></div><div class="ttdeci">SmallSet&lt; unsigned, 4 &gt; RegisterSet</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2ITBlockPass_8cpp_source.html#l00039">Thumb2ITBlockPass.cpp:39</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a04922e6bf2f754ccfad845d7a0ec00a0"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a04922e6bf2f754ccfad845d7a0ec00a0">llvm::MCRegisterInfo::getNumSubRegIndices</a></div><div class="ttdeci">unsigned getNumSubRegIndices() const</div><div class="ttdoc">Return the number of sub-register indices understood by the target.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00498">MCRegisterInfo.h:498</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a4043aedf891c4b3fa09fa5b5ef29c0fd"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">llvm::TargetRegisterClass::getSubClassMask</a></div><div class="ttdeci">const uint32_t * getSubClassMask() const</div><div class="ttdoc">Returns a bit vector of subclasses, including this one.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00161">TargetRegisterInfo.h:161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1LegalityPredicates_html_a6fef38ab5d0c9c582fe6cae7d8badf5f"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#a6fef38ab5d0c9c582fe6cae7d8badf5f">llvm::LegalityPredicates::any</a></div><div class="ttdeci">Predicate any(Predicate P0, Predicate P1)</div><div class="ttdoc">True iff P0 or P1 are true.</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00241">LegalizerInfo.h:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitMaskClassIterator_html_a7664b8699f3f1fda5c79d7e7269e20fc"><div class="ttname"><a href="classllvm_1_1BitMaskClassIterator.html#a7664b8699f3f1fda5c79d7e7269e20fc">llvm::BitMaskClassIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is still pointing at a valid entry.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01294">TargetRegisterInfo.h:1294</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a13bd3dae94013a7bf38afc9391c8fa8f"><div class="ttname"><a href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">llvm::Register::isPhysical</a></div><div class="ttdeci">bool isPhysical() const</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00097">Register.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a242c8591b53ef3b0846119dc1a70df2c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">llvm::TargetRegisterInfo::canRealignStack</a></div><div class="ttdeci">virtual bool canRealignStack(const MachineFunction &amp;MF) const</div><div class="ttdoc">True if the stack can be realigned for the target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00479">TargetRegisterInfo.cpp:479</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00682">MachineFunction.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00098">TargetInstrInfo.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a7a23b6fb3b79b0c2bf4bf4f0cb042840"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">llvm::TargetRegisterInfo::getSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask getSubRegIndexLaneMask(unsigned SubIdx) const</div><div class="ttdoc">Return a bitmask representing the parts of a register that are covered by SubIdx.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00380">TargetRegisterInfo.h:380</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1TargetFrameLowering_html_a74d93035f53f5e8c2aaea5a8f307972d"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a74d93035f53f5e8c2aaea5a8f307972d">llvm::TargetFrameLowering::getStackAlign</a></div><div class="ttdeci">Align getStackAlign() const</div><div class="ttdoc">getStackAlignment - This method returns the number of bytes to which the stack pointer must be aligne...</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00100">TargetFrameLowering.h:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a1b164a8c57e21c6b879b8bdcc55c5f28"><div class="ttname"><a href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28">llvm::Register::isStackSlot</a></div><div class="ttdeci">static bool isStackSlot(unsigned Reg)</div><div class="ttdoc">isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00044">Register.h:44</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a53ca7cff9e929ba372da9780fdd44b02"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(MCRegister PhysReg) const</div><div class="ttdoc">isReserved - Returns true when PhysReg is a reserved register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00956">MachineRegisterInfo.h:956</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_aa7fb88445e6e87a1ea5f88bed35d1073"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#aa7fb88445e6e87a1ea5f88bed35d1073">llvm::TargetRegisterClass::getRawAllocationOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getRawAllocationOrder(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns the preferred order for allocating registers from this register class in MF.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00202">TargetRegisterInfo.h:202</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00065">Register.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00052">raw_ostream.h:52</a></div></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html_ac80c04546dae620bf4dca9d6137d6a61"><div class="ttname"><a href="classllvm_1_1LiveRange.html#ac80c04546dae620bf4dca9d6137d6a61">llvm::LiveRange::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00305">LiveInterval.h:305</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">llvm::AArch64PACKey::IA</a></div><div class="ttdeci">@ IA</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00791">AArch64BaseInfo.h:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_af14d27fb00fd2058e8da7eec1489df19"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">llvm::TargetRegisterInfo::getMatchingSuperRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getMatchingSuperRegClass(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const</div><div class="ttdoc">Return a subclass of the specified register class A so that each register in it has a sub-register of...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00303">TargetRegisterInfo.cpp:303</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot.</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00686">LiveInterval.h:686</a></div></div>
<div class="ttc" id="aclassllvm_1_1SuperRegClassIterator_html"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html">llvm::SuperRegClassIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01177">TargetRegisterInfo.h:1177</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a40d954b9cf9ee8b545a78725f2549cba"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a40d954b9cf9ee8b545a78725f2549cba">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(Register Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00398">MachineRegisterInfo.cpp:398</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a956ffd0de93798f523683b447646dd92"><div class="ttname"><a href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">constexpr TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00159">LowLevelTypeImpl.h:159</a></div></div>
<div class="ttc" id="anamespacellvm_html_a34302b557354b8a09796c30b9f7408ab"><div class="ttname"><a href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">llvm::printRegUnit</a></div><div class="ttdeci">Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print register units on a raw_ostream.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00142">TargetRegisterInfo.cpp:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00661">MachineRegisterInfo.h:661</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a07dfd864dd46de4511b08a1487e2719b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">llvm::TargetRegisterInfo::regclasses</a></div><div class="ttdeci">iterator_range&lt; regclass_iterator &gt; regclasses() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00768">TargetRegisterInfo.h:768</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a4d07b23213b2426cc796329c00f8930d"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a4d07b23213b2426cc796329c00f8930d">llvm::TargetRegisterInfo::regmaskSubsetEqual</a></div><div class="ttdeci">bool regmaskSubsetEqual(const uint32_t *mask0, const uint32_t *mask1) const</div><div class="ttdoc">Return true if all bits that are set in mask mask0 are also set in mask1.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00492">TargetRegisterInfo.cpp:492</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_aebafd86dde59b5a05b22e8720e808a9d"><div class="ttname"><a href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">llvm::Register::isVirtual</a></div><div class="ttdeci">bool isVirtual() const</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00091">Register.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_afb28a4deafe2954b0534cc6399ce518b"><div class="ttname"><a href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute.</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00640">Function.cpp:640</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01410">CommandLine.h:1410</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a55ad07e4cbe29bea4cb69b78472b690e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00778">TargetRegisterInfo.h:778</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00237">Function.h:237</a></div></div>
<div class="ttc" id="aclassllvm_1_1DIExpression_html_a6472489551b8960cc115a93d95eef9f6ac12819115837830defd8e5b9e5d1fb36"><div class="ttname"><a href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6ac12819115837830defd8e5b9e5d1fb36">llvm::DIExpression::StackValue</a></div><div class="ttdeci">@ StackValue</div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8h_source.html#l02878">DebugInfoMetadata.h:2878</a></div></div>
<div class="ttc" id="aVirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ac80ef1b0f96f5df74292346277f0005b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00784">TargetRegisterInfo.h:784</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a98348fe477d2816f8244444abb2523c3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">llvm::TargetRegisterInfo::getCommonSuperRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCommonSuperRegClass(const TargetRegisterClass *RCA, unsigned SubA, const TargetRegisterClass *RCB, unsigned SubB, unsigned &amp;PreA, unsigned &amp;PreB) const</div><div class="ttdoc">Find a common super-register class if it exists.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00319">TargetRegisterInfo.cpp:319</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00021">MCRegister.h:21</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a785a4e2daf4e5bf3f0836adbc4fb7e65"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a785a4e2daf4e5bf3f0836adbc4fb7e65">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">MCRegister getPhys(Register virtReg) const</div><div class="ttdoc">returns the physical register mapped to the specified virtual register</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00105">VirtRegMap.h:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287">llvm::AArch64PACKey::IB</a></div><div class="ttdeci">@ IB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00792">AArch64BaseInfo.h:792</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_afc99d2835eb4b8cde9e81db9abca597c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#afc99d2835eb4b8cde9e81db9abca597c">llvm::TargetRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">virtual bool getRegAllocationHints(Register VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM=nullptr, const LiveRegMatrix *Matrix=nullptr) const</div><div class="ttdoc">Get a list of 'hint' registers that the register allocator should try first when allocating a physica...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00422">TargetRegisterInfo.cpp:422</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a72988cca7ab2262ef68fdd0c5ae54940"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">llvm::LaneBitmask::any</a></div><div class="ttdeci">constexpr bool any() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00053">LaneBitmask.h:53</a></div></div>
<div class="ttc" id="aStringExtras_8h_html"><div class="ttname"><a href="StringExtras_8h.html">StringExtras.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00445">CommandLine.h:445</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_abb1344e353958db14e66ec7ab574001a"><div class="ttname"><a href="classllvm_1_1StringRef.html#abb1344e353958db14e66ec7ab574001a">llvm::StringRef::lower</a></div><div class="ttdeci">std::string lower() const</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8cpp_source.html#l00111">StringRef.cpp:111</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Wrapper function around std::find to detect if an element exists in a container.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01869">STLExtras.h:1869</a></div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00071">Register.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a3699f85cc3382ffc17d597837412b27d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3699f85cc3382ffc17d597837412b27d">llvm::MachineRegisterInfo::getRegClassOrNull</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassOrNull(Register Reg) const</div><div class="ttdoc">Return the register class of Reg, or null if Reg has not been assigned a register class yet.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00678">MachineRegisterInfo.h:678</a></div></div>
<div class="ttc" id="aclassllvm_1_1DIExpression_html_a6472489551b8960cc115a93d95eef9f6a18f3c7099f5b8bfe10361a97ee34a5c9"><div class="ttname"><a href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6a18f3c7099f5b8bfe10361a97ee34a5c9">llvm::DIExpression::DerefBefore</a></div><div class="ttdeci">@ DerefBefore</div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8h_source.html#l02876">DebugInfoMetadata.h:2876</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdeci">@ Other</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="anamespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00853">BitVector.h:853</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00688">MachineFunction.h:688</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a3b95a9806561854bf48f8f3828b271ad"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">llvm::TargetRegisterInfo::getCommonSubClass</a></div><div class="ttdeci">const TargetRegisterClass * getCommonSubClass(const TargetRegisterClass *A, const TargetRegisterClass *B) const</div><div class="ttdoc">Find the largest common subclass of A and B.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00289">TargetRegisterInfo.cpp:289</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00644">MCRegisterInfo.h:644</a></div></div>
<div class="ttc" id="aSIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00262">SIWholeQuadMode.cpp:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_html_a84f1f18b0f13167b8e9c455b9524b58d"><div class="ttname"><a href="namespacellvm.html#a84f1f18b0f13167b8e9c455b9524b58d">llvm::printRegClassOrBank</a></div><div class="ttdeci">Printable printRegClassOrBank(Register Reg, const MachineRegisterInfo &amp;RegInfo, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print register classes or register banks on a raw_ostream.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00175">TargetRegisterInfo.cpp:175</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_aab49a973e2e6703bd48f44e0b55c3307"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aab49a973e2e6703bd48f44e0b55c3307">llvm::TargetRegisterInfo::TargetRegisterInfo</a></div><div class="ttdeci">TargetRegisterInfo(const TargetRegisterInfoDesc *ID, regclass_iterator RCB, regclass_iterator RCE, const char *const *SRINames, const LaneBitmask *SRILaneMasks, LaneBitmask CoveringLanes, const RegClassInfo *const RCIs, unsigned Mode=0)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00053">TargetRegisterInfo.cpp:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57f2ca0e57f4f7b13f56f9aa16af3e0d"><div class="ttname"><a href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">llvm::min</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; min(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00357">FileCheck.cpp:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aDwarf_8h_html"><div class="ttname"><a href="Dwarf_8h.html">Dwarf.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a01bf72631b0bc836a8c07fe840b13233"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a01bf72631b0bc836a8c07fe840b13233">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(Register RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00417">MachineRegisterInfo.cpp:417</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a3a4eeb9ff94628ed00e695d6aa8e897f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">llvm::TargetRegisterInfo::composeSubRegIndices</a></div><div class="ttdeci">unsigned composeSubRegIndices(unsigned a, unsigned b) const</div><div class="ttdoc">Return the subregister index you get from composing two subregister indices.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00662">TargetRegisterInfo.h:662</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ae4dba4561a0e0da2cc502cd690b9bc09"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae4dba4561a0e0da2cc502cd690b9bc09">llvm::TargetRegisterInfo::getCoveringSubRegIndexes</a></div><div class="ttdeci">bool getCoveringSubRegIndexes(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, LaneBitmask LaneMask, SmallVectorImpl&lt; unsigned &gt; &amp;Indexes) const</div><div class="ttdoc">Try to find one or more subregister indexes to cover LaneMask.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00524">TargetRegisterInfo.cpp:524</a></div></div>
<div class="ttc" id="ainclude_2llvm_2Support_2CMakeLists_8txt_html_aef9367eb0b7430eaf70b1f2725488f2a"><div class="ttname"><a href="include_2llvm_2Support_2CMakeLists_8txt.html#aef9367eb0b7430eaf70b1f2725488f2a">if</a></div><div class="ttdeci">if(llvm_vc STREQUAL &quot;&quot;) set(fake_version_inc &quot;$</div><div class="ttdef"><b>Definition:</b> <a href="include_2llvm_2Support_2CMakeLists_8txt_source.html#l00014">CMakeLists.txt:14</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_adaf5c0a9d9f810432a85bd299081e0a7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">llvm::TargetRegisterInfo::isTypeLegalForClass</a></div><div class="ttdeci">bool isTypeLegalForClass(const TargetRegisterClass &amp;RC, MVT T) const</div><div class="ttdoc">Return true if the given TargetRegisterClass has the ValueType T.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00296">TargetRegisterInfo.h:296</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset holds a fixed and a scalable offset in bytes.</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00036">TypeSize.h:36</a></div></div>
<div class="ttc" id="aCompiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a89e95fc14a44ef18505f858e70a1b122"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a89e95fc14a44ef18505f858e70a1b122">llvm::MachineRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">const std::pair&lt; Register, SmallVector&lt; Register, 4 &gt; &gt; &amp; getRegAllocationHints(Register VReg) const</div><div class="ttdoc">getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00841">MachineRegisterInfo.h:841</a></div></div>
<div class="ttc" id="aSampleProfWriter_8cpp_html_ac5f3689931c7238da06ba00cf1002c62"><div class="ttname"><a href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a></div><div class="ttdeci">raw_pwrite_stream &amp; OS</div><div class="ttdef"><b>Definition:</b> <a href="SampleProfWriter_8cpp_source.html#l00053">SampleProfWriter.cpp:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a2147d9005c53d827be55ae88f2395611"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2147d9005c53d827be55ae88f2395611">llvm::MachineRegisterInfo::getReservedRegs</a></div><div class="ttdeci">const BitVector &amp; getReservedRegs() const</div><div class="ttdoc">getReservedRegs - Returns a reference to the frozen set of reserved registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00945">MachineRegisterInfo.h:945</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a3836203fac855ac3c5718b701bd13ffd"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a3836203fac855ac3c5718b701bd13ffd">llvm::MachineFrameInfo::getMaxAlign</a></div><div class="ttdeci">Align getMaxAlign() const</div><div class="ttdoc">Return the alignment in bytes that this function must be aligned to, which is greater than the defaul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00601">MachineFrameInfo.h:601</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47"><div class="ttname"><a href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">llvm::VariableID::Reserved</a></div><div class="ttdeci">@ Reserved</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a56f7f2867c8f943ceb672823c013df28"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a56f7f2867c8f943ceb672823c013df28">llvm::TargetRegisterInfo::lookThruSingleUseCopyChain</a></div><div class="ttdeci">virtual Register lookThruSingleUseCopyChain(Register SrcReg, const MachineRegisterInfo *MRI) const</div><div class="ttdoc">Find the original SrcReg unless it is the target of a copy-like operation, in which case we chain bac...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00622">TargetRegisterInfo.cpp:622</a></div></div>
<div class="ttc" id="aAttributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a5f57fdbb65e054ee2e03be0ffd3001b3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">llvm::TargetRegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">virtual bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00413">TargetRegisterInfo.cpp:413</a></div></div>
<div class="ttc" id="aclassllvm_1_1DIExpression_html_a272fe723d8c234f2137d34621a5cef78"><div class="ttname"><a href="classllvm_1_1DIExpression.html#a272fe723d8c234f2137d34621a5cef78">llvm::DIExpression::appendOffset</a></div><div class="ttdeci">static void appendOffset(SmallVectorImpl&lt; uint64_t &gt; &amp;Ops, int64_t Offset)</div><div class="ttdoc">Append Ops with operations to apply the Offset.</div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8cpp_source.html#l01564">DebugInfoMetadata.cpp:1564</a></div></div>
<div class="ttc" id="aclassllvm_1_1DIExpression_html_af3a48df3735933cf1621760019e5fd8c"><div class="ttname"><a href="classllvm_1_1DIExpression.html#af3a48df3735933cf1621760019e5fd8c">llvm::DIExpression::prependOpcodes</a></div><div class="ttdeci">static DIExpression * prependOpcodes(const DIExpression *Expr, SmallVectorImpl&lt; uint64_t &gt; &amp;Ops, bool StackValue=false, bool EntryValue=false)</div><div class="ttdoc">Prepend DIExpr with the given opcodes and optionally turn it into a stack value.</div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8cpp_source.html#l01708">DebugInfoMetadata.cpp:1708</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a965fc42d34bd3c15f23cd8cfd31d6ad6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a965fc42d34bd3c15f23cd8cfd31d6ad6">llvm::TargetRegisterInfo::lookThruCopyLike</a></div><div class="ttdeci">virtual Register lookThruCopyLike(Register SrcReg, const MachineRegisterInfo *MRI) const</div><div class="ttdoc">Returns the original SrcReg unless it is the target of a copy-like operation, in which case we chain ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00600">TargetRegisterInfo.cpp:600</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a4b21394c138cc5ae719510bb529ee099"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00638">MachineFunction.h:638</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_adbcdb952830bd8c5eeb802ab06dd5bb1"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">llvm::TargetSubtargetInfo::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00096">TargetSubtargetInfo.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1DIExpression_html_a6472489551b8960cc115a93d95eef9f6a9778207fdbedcd56192301c38b5ffe4c"><div class="ttname"><a href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6a9778207fdbedcd56192301c38b5ffe4c">llvm::DIExpression::DerefAfter</a></div><div class="ttdeci">@ DerefAfter</div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8h_source.html#l02877">DebugInfoMetadata.h:2877</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00279">TargetRegisterInfo.h:279</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8cpp_html_af72f7bb57183a32ad9703b426b27421c"><div class="ttname"><a href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a></div><div class="ttdeci">static const TargetRegisterClass * firstCommonClass(const uint32_t *A, const uint32_t *B, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00279">TargetRegisterInfo.cpp:279</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_a1b1e344ee2f128ac320c72e80d4597a2"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a1b1e344ee2f128ac320c72e80d4597a2">llvm::RegisterBank::getName</a></div><div class="ttdeci">const char * getName() const</div><div class="ttdoc">Get a user friendly name of this register bank.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00051">RegisterBank.h:51</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8cpp_html_afe1159c2a87a23c05d974b8c14d28a1e"><div class="ttname"><a href="TargetRegisterInfo_8cpp.html#afe1159c2a87a23c05d974b8c14d28a1e">shareSameRegisterFile</a></div><div class="ttdeci">static bool shareSameRegisterFile(const TargetRegisterInfo &amp;TRI, const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg)</div><div class="ttdoc">Check if the registers defined by the pair (RegisterClass, SubReg) share the same register file.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00382">TargetRegisterInfo.cpp:382</a></div></div>
<div class="ttc" id="aFunction_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a0436abbe31ee5c71b5f06ce5d2ea1a4a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0436abbe31ee5c71b5f06ce5d2ea1a4a">llvm::MachineRegisterInfo::getRegBankOrNull</a></div><div class="ttdeci">const RegisterBank * getRegBankOrNull(Register Reg) const</div><div class="ttdoc">Return the register bank of Reg, or null if Reg has not been assigned a register bank or has been ass...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00687">MachineRegisterInfo.h:687</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a6c675a20e6f9775ef07b661d12ff5d23"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">llvm::TargetRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00772">TargetRegisterInfo.h:772</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_a1679469af9bb8ccfbe98441fb8228c79"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a1679469af9bb8ccfbe98441fb8228c79">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; const_iterator, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn't already there.</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00177">SmallSet.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a07447b6a98904fe9b81a142f5a87ec19"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">llvm::TargetRegisterInfo::regclass_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * regclass_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00238">TargetRegisterInfo.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00385">BitVector.h:385</a></div></div>
<div class="ttc" id="aLiveInterval_8h_html"><div class="ttname"><a href="LiveInterval_8h.html">LiveInterval.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitRootIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html">llvm::MCRegUnitRootIterator</a></div><div class="ttdoc">MCRegUnitRootIterator enumerates the root registers of a register unit.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00754">MCRegisterInfo.h:754</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a9a5870d927668bd2f44e70afa77ffdd4"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a9a5870d927668bd2f44e70afa77ffdd4">llvm::TargetRegisterClass::hasSubClass</a></div><div class="ttdeci">bool hasSubClass(const TargetRegisterClass *RC) const</div><div class="ttdoc">Return true if the specified TargetRegisterClass is a proper sub-class of this TargetRegisterClass.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00124">TargetRegisterInfo.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57d2f9ee99e9e68cff564d0d579c8163"><div class="ttname"><a href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a></div><div class="ttdeci">int countr_zero(T Val)</div><div class="ttdoc">Count number of 0's from the least significant bit to the most stopping at the first 1.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00179">bit.h:179</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5dc0a32516ce31f495b440d47287028b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(Register Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00759">MachineRegisterInfo.h:759</a></div></div>
<div class="ttc" id="aclassllvm_1_1Printable_html"><div class="ttname"><a href="classllvm_1_1Printable.html">llvm::Printable</a></div><div class="ttdoc">Simple wrapper around std::function&lt;void(raw_ostream&amp;)&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="Printable_8h_source.html#l00038">Printable.h:38</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00224">MCRegisterInfo.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html_a14d46e70db7e417c8ed5bc66fb295185"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a14d46e70db7e417c8ed5bc66fb295185">llvm::LiveInterval::reg</a></div><div class="ttdeci">Register reg() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00717">LiveInterval.h:717</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegisterInfoDesc_html"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfoDesc.html">llvm::TargetRegisterInfoDesc</a></div><div class="ttdoc">Extra information, not in MCRegisterDesc, about registers.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00216">TargetRegisterInfo.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a91c8fd7879e62b4a76d8c23ecef7ef23"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">llvm::TargetRegisterInfo::getAllocatableClass</a></div><div class="ttdeci">const TargetRegisterClass * getAllocatableClass(const TargetRegisterClass *RC) const</div><div class="ttdoc">Return the maximal subclass of the given register class that is allocatable or NULL.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00195">TargetRegisterInfo.cpp:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MCPhysReg &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitMaskClassIterator_html"><div class="ttname"><a href="classllvm_1_1BitMaskClassIterator.html">llvm::BitMaskClassIterator</a></div><div class="ttdoc">This class encapuslates the logic to iterate over bitmask returned by the various RegClass related AP...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01223">TargetRegisterInfo.h:1223</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8cpp_html_a759e72b25878315071a34bf7f3f0e8af"><div class="ttname"><a href="TargetRegisterInfo_8cpp.html#a759e72b25878315071a34bf7f3f0e8af">HugeSizeForSplit</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; HugeSizeForSplit(&quot;huge-size-for-split&quot;, cl::Hidden, cl::desc(&quot;A threshold of live range size which may cause &quot; &quot;high compile time cost in global splitting.&quot;), cl::init(5000))</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a7bd2eaf010a0c53df66932fc514f1cc9"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7bd2eaf010a0c53df66932fc514f1cc9">llvm::TargetRegisterInfo::checkAllSuperRegsMarked</a></div><div class="ttdeci">bool checkAllSuperRegsMarked(const BitVector &amp;RegisterSet, ArrayRef&lt; MCPhysReg &gt; Exceptions=ArrayRef&lt; MCPhysReg &gt;()) const</div><div class="ttdoc">Returns true if for every register in the set all super registers are part of the set as well.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00086">TargetRegisterInfo.cpp:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a4df23dddc646b6a4b36ff483063a4ff8"><div class="ttname"><a href="classllvm_1_1Register.html#a4df23dddc646b6a4b36ff483063a4ff8">llvm::Register::virtReg2Index</a></div><div class="ttdeci">static unsigned virtReg2Index(Register Reg)</div><div class="ttdoc">Convert a virtual register number to a 0-based index.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00077">Register.h:77</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00411">CommandLine.h:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a17287afec9c4e572033dc4d1d6e11367"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a17287afec9c4e572033dc4d1d6e11367">llvm::TargetRegisterInfo::getMinimalPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getMinimalPhysRegClass(MCRegister Reg, MVT VT=MVT::Other) const</div><div class="ttdoc">Returns the Register Class of a physical register of the given type, picking the most sub register cl...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00212">TargetRegisterInfo.cpp:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_aa61a687e68ac8c976cad9f466768bb81"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa61a687e68ac8c976cad9f466768bb81">llvm::TargetRegisterInfo::getSubRegIndexName</a></div><div class="ttdeci">const char * getSubRegIndexName(unsigned SubIdx) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified SubRegIndex.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00370">TargetRegisterInfo.h:370</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00111">TargetRegisterInfo.cpp:111</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a69fb30748f1b3e8a0affd486a9f59f6d"><div class="ttname"><a href="classllvm_1_1LLT.html#a69fb30748f1b3e8a0affd486a9f59f6d">llvm::LLT::isValid</a></div><div class="ttdeci">constexpr bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00121">LowLevelTypeImpl.h:121</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1DIExpression_html_a6472489551b8960cc115a93d95eef9f6a732b32a9387e1f0a0b49cd59b96905ae"><div class="ttname"><a href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6a732b32a9387e1f0a0b49cd59b96905ae">llvm::DIExpression::EntryValue</a></div><div class="ttdeci">@ EntryValue</div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8h_source.html#l02879">DebugInfoMetadata.h:2879</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a3ccbcb69944accbce1daa9f0f77ce915"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">llvm::TargetRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">virtual const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const</div><div class="ttdoc">Return a mask of call-preserved registers for the given calling convention on the current function.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00482">TargetRegisterInfo.h:482</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ac6859ef2a1c57ce668658e21fe90bfad"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac6859ef2a1c57ce668658e21fe90bfad">llvm::TargetRegisterInfo::prependOffsetExpression</a></div><div class="ttdeci">DIExpression * prependOffsetExpression(const DIExpression *Expr, unsigned PrependFlags, const StackOffset &amp;Offset) const</div><div class="ttdoc">Prepends a DWARF expression for Offset to DIExpression Expr.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00654">TargetRegisterInfo.cpp:654</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aSmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:02:26 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
