Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 12:53:20 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0049        --    0.0486    0.0437    0.0477    0.0016        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0049        --    0.0486    0.0437        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_47_/CP
                                                                        0.0486 r    0.0486 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_14_/CP
                                                                        0.0486 r    0.0486 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
                                                                        0.0486 r    0.0486 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_9_/CP
                                                                        0.0486 r    0.0486 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0486 r    0.0486 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
                                                                        0.0437 r    0.0437 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_2_/CP
                                                                        0.0437 r    0.0437 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_1_/CP
                                                                        0.0437 r    0.0437 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_0_/CP
                                                                        0.0437 r    0.0437 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0437 r    0.0437 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_47_/CP
Latency             : 0.0486
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0085    0.0057    0.0151    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0057    0.0003    0.0154 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0099    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0081    0.0054    0.0095    0.0351 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0054    0.0002    0.0352 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0130    0.0045    0.0042    0.0394 f
  ctstcts_inv_792972/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0002    0.0397 f
  ctstcts_inv_792972/ZN (CKND2BWP16P90CPDULVT)      8      0.0090    0.0128    0.0090    0.0486 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_47_/CP (DFCNQD1BWP16P90CPD)     0.0128    0.0000    0.0486 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0486


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_14_/CP
Latency             : 0.0486
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0085    0.0057    0.0151    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0057    0.0003    0.0154 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0099    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0081    0.0054    0.0095    0.0351 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0054    0.0002    0.0352 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0130    0.0045    0.0042    0.0394 f
  ctstcts_inv_792972/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0002    0.0397 f
  ctstcts_inv_792972/ZN (CKND2BWP16P90CPDULVT)      8      0.0090    0.0128    0.0090    0.0486 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_14_/CP (DFCNQD1BWP16P90CPD)     0.0128    0.0000    0.0486 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0486


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
Latency             : 0.0486
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0085    0.0057    0.0151    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0057    0.0003    0.0154 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0099    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0081    0.0054    0.0095    0.0351 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0054    0.0002    0.0352 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0130    0.0045    0.0042    0.0394 f
  ctstcts_inv_792972/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0002    0.0397 f
  ctstcts_inv_792972/ZN (CKND2BWP16P90CPDULVT)      8      0.0090    0.0128    0.0090    0.0486 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP (DFCNQD1BWP16P90CPD)     0.0128    0.0000    0.0486 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0486


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_9_/CP
Latency             : 0.0486
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0085    0.0057    0.0151    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0057    0.0003    0.0154 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0099    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0081    0.0054    0.0095    0.0351 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0054    0.0002    0.0352 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0130    0.0045    0.0042    0.0394 f
  ctstcts_inv_792972/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0002    0.0397 f
  ctstcts_inv_792972/ZN (CKND2BWP16P90CPDULVT)      8      0.0090    0.0128    0.0090    0.0486 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_9_/CP (DFCNQD1BWP16P90CPD)      0.0128    0.0000    0.0486 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0486


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0486
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0085    0.0057    0.0151    0.0152 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0057    0.0003    0.0154 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0099    0.0253 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0081    0.0054    0.0095    0.0351 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0054    0.0002    0.0352 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0130    0.0045    0.0042    0.0394 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0045    0.0002    0.0397 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0302    0.0125    0.0074    0.0470 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)     0.0127    0.0016    0.0486 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0486


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
Latency             : 0.0437
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0085    0.0057    0.0151    0.0152 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0057    0.0003    0.0154 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)         1      0.0044    0.0056    0.0086    0.0241 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0056    0.0001    0.0242 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0146    0.0172    0.0195    0.0437 r
  i_img2_jtag_attn_stat_shift_reg_reg_3_/CP (DFCNQND1BWP16P90CPD)    0.0172    0.0000    0.0437 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0437


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_2_/CP
Latency             : 0.0437
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0085    0.0057    0.0151    0.0152 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0057    0.0003    0.0154 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)         1      0.0044    0.0056    0.0086    0.0241 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0056    0.0001    0.0242 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0146    0.0172    0.0195    0.0437 r
  i_img2_jtag_attn_stat_shift_reg_reg_2_/CP (DFCNQND1BWP16P90CPD)    0.0172    0.0000    0.0437 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0437


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_1_/CP
Latency             : 0.0437
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0085    0.0057    0.0151    0.0152 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0057    0.0003    0.0154 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)         1      0.0044    0.0056    0.0086    0.0241 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0056    0.0001    0.0242 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0146    0.0172    0.0195    0.0437 r
  i_img2_jtag_attn_stat_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0172    0.0000    0.0437 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0437


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_0_/CP
Latency             : 0.0437
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0085    0.0057    0.0151    0.0152 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0057    0.0003    0.0154 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)         1      0.0044    0.0056    0.0086    0.0241 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0056    0.0001    0.0242 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0146    0.0172    0.0195    0.0437 r
  i_img2_jtag_attn_stat_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)     0.0172    0.0000    0.0437 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0437


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0437
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0542    0.0000
  tck (in)                                          2      0.0096    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0085    0.0057    0.0151    0.0152 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0057    0.0003    0.0154 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)         1      0.0044    0.0056    0.0086    0.0241 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0056    0.0001    0.0242 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0146    0.0172    0.0195    0.0437 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0172    0.0000    0.0437 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0437


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0105        --    0.0807    0.0702    0.0780    0.0032        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0105        --    0.0807    0.0702        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0807 r    0.0807 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
                                                                        0.0806 r    0.0806 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
                                                                        0.0806 r    0.0806 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
                                                                        0.0805 r    0.0805 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
                                                                        0.0804 r    0.0804 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0702 r    0.0702 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0702 r    0.0702 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0706 f    0.0706 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0707 f    0.0707 f        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0710 r    0.0710 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0807
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0086    0.0219    0.0229 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0087    0.0012    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0159    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0410 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0079    0.0086    0.0155    0.0565 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0088    0.0007    0.0572 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0121    0.0065    0.0059    0.0631 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0084    0.0018    0.0648 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0284    0.0174    0.0088    0.0736 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)     0.0239    0.0071    0.0807 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0807


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
Latency             : 0.0806
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0086    0.0219    0.0229 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0087    0.0012    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0159    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0410 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0079    0.0086    0.0155    0.0565 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0088    0.0007    0.0572 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0121    0.0065    0.0059    0.0631 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0084    0.0018    0.0648 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0284    0.0174    0.0088    0.0736 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0238    0.0070    0.0806 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0806


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
Latency             : 0.0806
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0086    0.0219    0.0229 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0087    0.0012    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0159    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0410 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0079    0.0086    0.0155    0.0565 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0088    0.0007    0.0572 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0121    0.0065    0.0059    0.0631 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0084    0.0018    0.0648 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0284    0.0174    0.0088    0.0736 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPD)     0.0239    0.0070    0.0806 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0806


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
Latency             : 0.0805
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0086    0.0219    0.0229 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0087    0.0012    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0159    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0410 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0079    0.0086    0.0155    0.0565 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0088    0.0007    0.0572 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0121    0.0065    0.0059    0.0631 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0084    0.0018    0.0648 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0284    0.0174    0.0088    0.0736 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP (DFCNQD1BWP16P90CPD)     0.0239    0.0069    0.0805 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0805


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
Latency             : 0.0804
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0077    0.0086    0.0219    0.0229 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0087    0.0012    0.0242 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0159    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0092    0.0009    0.0410 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0079    0.0086    0.0155    0.0565 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0088    0.0007    0.0572 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0121    0.0065    0.0059    0.0631 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0084    0.0018    0.0648 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0284    0.0174    0.0088    0.0736 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP (DFCNQD1BWP16P90CPD)     0.0239    0.0068    0.0804 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0804


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0702
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0007    0.0007 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0195 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0196 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0323 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0324 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0452 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0454 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0102    0.0082    0.0535 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0105    0.0010    0.0545 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0261    0.0237    0.0134    0.0678 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0257    0.0024    0.0702 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0702


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0702
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0007    0.0007 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0195 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0196 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0323 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0324 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0452 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0454 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0102    0.0082    0.0535 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0105    0.0010    0.0545 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0261    0.0237    0.0134    0.0678 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0257    0.0024    0.0702 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0702


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0706
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 f
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 f
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0058    0.0172    0.0179 f
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0179 f
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0050    0.0122    0.0301 f
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0302 f
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0053    0.0123    0.0425 f
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0001    0.0426 f
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0124    0.0091    0.0517 r
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0126    0.0010    0.0526 r
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0268    0.0245    0.0151    0.0677 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0270    0.0029    0.0706 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0706


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0707
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 f
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 f
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0058    0.0172    0.0179 f
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0179 f
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0050    0.0122    0.0301 f
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0302 f
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0053    0.0123    0.0425 f
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0053    0.0001    0.0426 f
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0124    0.0091    0.0517 r
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0126    0.0010    0.0526 r
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0268    0.0245    0.0151    0.0677 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)              0.0271    0.0030    0.0707 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0707


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0710
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0855    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0007    0.0007 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0195 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0196 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0051    0.0128    0.0323 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0001    0.0324 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0452 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0454 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0054    0.0102    0.0082    0.0535 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0105    0.0010    0.0545 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0261    0.0237    0.0134    0.0678 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0258    0.0031    0.0710 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0710


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0065        --    0.0638    0.0573    0.0621    0.0022        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0065        --    0.0638    0.0573        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0638 r    0.0638 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
                                                                        0.0638 r    0.0638 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
                                                                        0.0637 r    0.0637 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
                                                                        0.0637 r    0.0637 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
                                                                        0.0636 r    0.0636 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_1_/CP
                                                                        0.0573 r    0.0573 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0573 r    0.0573 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0573 r    0.0573 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
                                                                        0.0573 r    0.0573 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
                                                                        0.0573 r    0.0573 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0638
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0083    0.0073    0.0186    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0007    0.0199 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0127    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0074    0.0005    0.0331 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0080    0.0070    0.0123    0.0455 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0071    0.0004    0.0458 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0130    0.0060    0.0054    0.0513 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0062    0.0007    0.0519 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0293    0.0146    0.0078    0.0598 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)     0.0175    0.0040    0.0638 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0638


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
Latency             : 0.0638
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0083    0.0073    0.0186    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0007    0.0199 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0127    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0074    0.0005    0.0331 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0080    0.0070    0.0123    0.0455 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0071    0.0004    0.0458 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0130    0.0060    0.0054    0.0513 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0062    0.0007    0.0519 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0293    0.0146    0.0078    0.0598 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0174    0.0040    0.0638 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0638


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
Latency             : 0.0637
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0083    0.0073    0.0186    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0007    0.0199 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0127    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0074    0.0005    0.0331 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0080    0.0070    0.0123    0.0455 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0071    0.0004    0.0458 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0130    0.0060    0.0054    0.0513 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0062    0.0007    0.0519 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0293    0.0146    0.0078    0.0598 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPD)     0.0175    0.0039    0.0637 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0637


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP
Latency             : 0.0637
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0083    0.0073    0.0186    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0007    0.0199 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0127    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0074    0.0005    0.0331 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0080    0.0070    0.0123    0.0455 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0071    0.0004    0.0458 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0130    0.0060    0.0054    0.0513 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0062    0.0007    0.0519 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0293    0.0146    0.0078    0.0598 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_39_/CP (DFCNQD1BWP16P90CPD)     0.0175    0.0039    0.0637 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0637


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP
Latency             : 0.0636
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0083    0.0073    0.0186    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0007    0.0199 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0127    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0074    0.0005    0.0331 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0080    0.0070    0.0123    0.0455 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0071    0.0004    0.0458 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0130    0.0060    0.0054    0.0513 f
  ctstcts_inv_790970/I (DCCKND6BWP16P90CPDULVT)                      0.0062    0.0007    0.0519 f
  ctstcts_inv_790970/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0293    0.0146    0.0078    0.0598 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP (DFCNQD1BWP16P90CPD)     0.0174    0.0038    0.0636 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0636


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_1_/CP
Latency             : 0.0573
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0083    0.0073    0.0186    0.0192 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0075    0.0007    0.0199 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)         1      0.0043    0.0071    0.0111    0.0310 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0071    0.0003    0.0313 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0139    0.0214    0.0253    0.0566 r
  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPD)          0.0214    0.0006    0.0573 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0573


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0573
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0004    0.0004 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0051    0.0161    0.0165 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0165 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0104    0.0269 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0000    0.0269 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0044    0.0104    0.0373 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0044    0.0001    0.0374 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0084    0.0067    0.0440 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0085    0.0005    0.0446 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0269    0.0200    0.0115    0.0561 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0204    0.0012    0.0573 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0573


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0573
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0004    0.0004 r
  ctstcto_buf_1191/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0051    0.0161    0.0165 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0165 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0104    0.0269 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0000    0.0269 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0044    0.0104    0.0373 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0044    0.0001    0.0374 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0084    0.0067    0.0440 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0085    0.0005    0.0446 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0269    0.0200    0.0115    0.0561 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0204    0.0012    0.0573 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0573


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
Latency             : 0.0573
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0083    0.0073    0.0186    0.0192 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0075    0.0007    0.0199 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)         1      0.0043    0.0071    0.0111    0.0310 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0071    0.0003    0.0313 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0139    0.0214    0.0253    0.0566 r
  i_img2_jtag_attn_cont_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0214    0.0006    0.0573 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0573


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
Latency             : 0.0573
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0670    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0083    0.0073    0.0186    0.0192 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0075    0.0007    0.0199 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)         1      0.0043    0.0071    0.0111    0.0310 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0071    0.0003    0.0313 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0139    0.0214    0.0253    0.0566 r
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)     0.0214    0.0006    0.0573 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0573


1
