
Eth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070b0  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  080072b0  080072b0  000082b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007528  08007528  0000de80  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007528  08007528  00008528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007530  08007530  0000de80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007530  08007530  00008530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007534  08007534  00008534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00004e80  20000000  08007538  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004dd0  20004e80  0800c3b8  0000de80  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  20009c50  0800c3b8  0000ec50  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000de80  2**0
                  CONTENTS, READONLY
 12 .debug_info   000149ef  00000000  00000000  0000deae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036d5  00000000  00000000  0002289d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  00025f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b68  00000000  00000000  00026e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000305c6  00000000  00000000  000279f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001474d  00000000  00000000  00057fb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d74d  00000000  00000000  0006c703  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00189e50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003da4  00000000  00000000  00189e94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  0018dc38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20004e80 	.word	0x20004e80
 800021c:	00000000 	.word	0x00000000
 8000220:	08007298 	.word	0x08007298

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20004e84 	.word	0x20004e84
 800023c:	08007298 	.word	0x08007298

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <__aeabi_uldivmod>:
 8000250:	b953      	cbnz	r3, 8000268 <__aeabi_uldivmod+0x18>
 8000252:	b94a      	cbnz	r2, 8000268 <__aeabi_uldivmod+0x18>
 8000254:	2900      	cmp	r1, #0
 8000256:	bf08      	it	eq
 8000258:	2800      	cmpeq	r0, #0
 800025a:	bf1c      	itt	ne
 800025c:	f04f 31ff 	movne.w	r1, #4294967295
 8000260:	f04f 30ff 	movne.w	r0, #4294967295
 8000264:	f000 b988 	b.w	8000578 <__aeabi_idiv0>
 8000268:	f1ad 0c08 	sub.w	ip, sp, #8
 800026c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000270:	f000 f806 	bl	8000280 <__udivmoddi4>
 8000274:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000278:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800027c:	b004      	add	sp, #16
 800027e:	4770      	bx	lr

08000280 <__udivmoddi4>:
 8000280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000284:	9d08      	ldr	r5, [sp, #32]
 8000286:	468e      	mov	lr, r1
 8000288:	4604      	mov	r4, r0
 800028a:	4688      	mov	r8, r1
 800028c:	2b00      	cmp	r3, #0
 800028e:	d14a      	bne.n	8000326 <__udivmoddi4+0xa6>
 8000290:	428a      	cmp	r2, r1
 8000292:	4617      	mov	r7, r2
 8000294:	d962      	bls.n	800035c <__udivmoddi4+0xdc>
 8000296:	fab2 f682 	clz	r6, r2
 800029a:	b14e      	cbz	r6, 80002b0 <__udivmoddi4+0x30>
 800029c:	f1c6 0320 	rsb	r3, r6, #32
 80002a0:	fa01 f806 	lsl.w	r8, r1, r6
 80002a4:	fa20 f303 	lsr.w	r3, r0, r3
 80002a8:	40b7      	lsls	r7, r6
 80002aa:	ea43 0808 	orr.w	r8, r3, r8
 80002ae:	40b4      	lsls	r4, r6
 80002b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b4:	fa1f fc87 	uxth.w	ip, r7
 80002b8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002bc:	0c23      	lsrs	r3, r4, #16
 80002be:	fb0e 8811 	mls	r8, lr, r1, r8
 80002c2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002c6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ca:	429a      	cmp	r2, r3
 80002cc:	d909      	bls.n	80002e2 <__udivmoddi4+0x62>
 80002ce:	18fb      	adds	r3, r7, r3
 80002d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002d4:	f080 80ea 	bcs.w	80004ac <__udivmoddi4+0x22c>
 80002d8:	429a      	cmp	r2, r3
 80002da:	f240 80e7 	bls.w	80004ac <__udivmoddi4+0x22c>
 80002de:	3902      	subs	r1, #2
 80002e0:	443b      	add	r3, r7
 80002e2:	1a9a      	subs	r2, r3, r2
 80002e4:	b2a3      	uxth	r3, r4
 80002e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002f2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002f6:	459c      	cmp	ip, r3
 80002f8:	d909      	bls.n	800030e <__udivmoddi4+0x8e>
 80002fa:	18fb      	adds	r3, r7, r3
 80002fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000300:	f080 80d6 	bcs.w	80004b0 <__udivmoddi4+0x230>
 8000304:	459c      	cmp	ip, r3
 8000306:	f240 80d3 	bls.w	80004b0 <__udivmoddi4+0x230>
 800030a:	443b      	add	r3, r7
 800030c:	3802      	subs	r0, #2
 800030e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000312:	eba3 030c 	sub.w	r3, r3, ip
 8000316:	2100      	movs	r1, #0
 8000318:	b11d      	cbz	r5, 8000322 <__udivmoddi4+0xa2>
 800031a:	40f3      	lsrs	r3, r6
 800031c:	2200      	movs	r2, #0
 800031e:	e9c5 3200 	strd	r3, r2, [r5]
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	428b      	cmp	r3, r1
 8000328:	d905      	bls.n	8000336 <__udivmoddi4+0xb6>
 800032a:	b10d      	cbz	r5, 8000330 <__udivmoddi4+0xb0>
 800032c:	e9c5 0100 	strd	r0, r1, [r5]
 8000330:	2100      	movs	r1, #0
 8000332:	4608      	mov	r0, r1
 8000334:	e7f5      	b.n	8000322 <__udivmoddi4+0xa2>
 8000336:	fab3 f183 	clz	r1, r3
 800033a:	2900      	cmp	r1, #0
 800033c:	d146      	bne.n	80003cc <__udivmoddi4+0x14c>
 800033e:	4573      	cmp	r3, lr
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0xc8>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 8105 	bhi.w	8000552 <__udivmoddi4+0x2d2>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb6e 0203 	sbc.w	r2, lr, r3
 800034e:	2001      	movs	r0, #1
 8000350:	4690      	mov	r8, r2
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0e5      	beq.n	8000322 <__udivmoddi4+0xa2>
 8000356:	e9c5 4800 	strd	r4, r8, [r5]
 800035a:	e7e2      	b.n	8000322 <__udivmoddi4+0xa2>
 800035c:	2a00      	cmp	r2, #0
 800035e:	f000 8090 	beq.w	8000482 <__udivmoddi4+0x202>
 8000362:	fab2 f682 	clz	r6, r2
 8000366:	2e00      	cmp	r6, #0
 8000368:	f040 80a4 	bne.w	80004b4 <__udivmoddi4+0x234>
 800036c:	1a8a      	subs	r2, r1, r2
 800036e:	0c03      	lsrs	r3, r0, #16
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	b280      	uxth	r0, r0
 8000376:	b2bc      	uxth	r4, r7
 8000378:	2101      	movs	r1, #1
 800037a:	fbb2 fcfe 	udiv	ip, r2, lr
 800037e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000382:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000386:	fb04 f20c 	mul.w	r2, r4, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d907      	bls.n	800039e <__udivmoddi4+0x11e>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x11c>
 8000396:	429a      	cmp	r2, r3
 8000398:	f200 80e0 	bhi.w	800055c <__udivmoddi4+0x2dc>
 800039c:	46c4      	mov	ip, r8
 800039e:	1a9b      	subs	r3, r3, r2
 80003a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003a8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ac:	fb02 f404 	mul.w	r4, r2, r4
 80003b0:	429c      	cmp	r4, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x144>
 80003b4:	18fb      	adds	r3, r7, r3
 80003b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x142>
 80003bc:	429c      	cmp	r4, r3
 80003be:	f200 80ca 	bhi.w	8000556 <__udivmoddi4+0x2d6>
 80003c2:	4602      	mov	r2, r0
 80003c4:	1b1b      	subs	r3, r3, r4
 80003c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ca:	e7a5      	b.n	8000318 <__udivmoddi4+0x98>
 80003cc:	f1c1 0620 	rsb	r6, r1, #32
 80003d0:	408b      	lsls	r3, r1
 80003d2:	fa22 f706 	lsr.w	r7, r2, r6
 80003d6:	431f      	orrs	r7, r3
 80003d8:	fa0e f401 	lsl.w	r4, lr, r1
 80003dc:	fa20 f306 	lsr.w	r3, r0, r6
 80003e0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003e4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003e8:	4323      	orrs	r3, r4
 80003ea:	fa00 f801 	lsl.w	r8, r0, r1
 80003ee:	fa1f fc87 	uxth.w	ip, r7
 80003f2:	fbbe f0f9 	udiv	r0, lr, r9
 80003f6:	0c1c      	lsrs	r4, r3, #16
 80003f8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003fc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000400:	fb00 fe0c 	mul.w	lr, r0, ip
 8000404:	45a6      	cmp	lr, r4
 8000406:	fa02 f201 	lsl.w	r2, r2, r1
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x1a0>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000412:	f080 809c 	bcs.w	800054e <__udivmoddi4+0x2ce>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f240 8099 	bls.w	800054e <__udivmoddi4+0x2ce>
 800041c:	3802      	subs	r0, #2
 800041e:	443c      	add	r4, r7
 8000420:	eba4 040e 	sub.w	r4, r4, lr
 8000424:	fa1f fe83 	uxth.w	lr, r3
 8000428:	fbb4 f3f9 	udiv	r3, r4, r9
 800042c:	fb09 4413 	mls	r4, r9, r3, r4
 8000430:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000434:	fb03 fc0c 	mul.w	ip, r3, ip
 8000438:	45a4      	cmp	ip, r4
 800043a:	d908      	bls.n	800044e <__udivmoddi4+0x1ce>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000442:	f080 8082 	bcs.w	800054a <__udivmoddi4+0x2ca>
 8000446:	45a4      	cmp	ip, r4
 8000448:	d97f      	bls.n	800054a <__udivmoddi4+0x2ca>
 800044a:	3b02      	subs	r3, #2
 800044c:	443c      	add	r4, r7
 800044e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000452:	eba4 040c 	sub.w	r4, r4, ip
 8000456:	fba0 ec02 	umull	lr, ip, r0, r2
 800045a:	4564      	cmp	r4, ip
 800045c:	4673      	mov	r3, lr
 800045e:	46e1      	mov	r9, ip
 8000460:	d362      	bcc.n	8000528 <__udivmoddi4+0x2a8>
 8000462:	d05f      	beq.n	8000524 <__udivmoddi4+0x2a4>
 8000464:	b15d      	cbz	r5, 800047e <__udivmoddi4+0x1fe>
 8000466:	ebb8 0203 	subs.w	r2, r8, r3
 800046a:	eb64 0409 	sbc.w	r4, r4, r9
 800046e:	fa04 f606 	lsl.w	r6, r4, r6
 8000472:	fa22 f301 	lsr.w	r3, r2, r1
 8000476:	431e      	orrs	r6, r3
 8000478:	40cc      	lsrs	r4, r1
 800047a:	e9c5 6400 	strd	r6, r4, [r5]
 800047e:	2100      	movs	r1, #0
 8000480:	e74f      	b.n	8000322 <__udivmoddi4+0xa2>
 8000482:	fbb1 fcf2 	udiv	ip, r1, r2
 8000486:	0c01      	lsrs	r1, r0, #16
 8000488:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800048c:	b280      	uxth	r0, r0
 800048e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000492:	463b      	mov	r3, r7
 8000494:	4638      	mov	r0, r7
 8000496:	463c      	mov	r4, r7
 8000498:	46b8      	mov	r8, r7
 800049a:	46be      	mov	lr, r7
 800049c:	2620      	movs	r6, #32
 800049e:	fbb1 f1f7 	udiv	r1, r1, r7
 80004a2:	eba2 0208 	sub.w	r2, r2, r8
 80004a6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004aa:	e766      	b.n	800037a <__udivmoddi4+0xfa>
 80004ac:	4601      	mov	r1, r0
 80004ae:	e718      	b.n	80002e2 <__udivmoddi4+0x62>
 80004b0:	4610      	mov	r0, r2
 80004b2:	e72c      	b.n	800030e <__udivmoddi4+0x8e>
 80004b4:	f1c6 0220 	rsb	r2, r6, #32
 80004b8:	fa2e f302 	lsr.w	r3, lr, r2
 80004bc:	40b7      	lsls	r7, r6
 80004be:	40b1      	lsls	r1, r6
 80004c0:	fa20 f202 	lsr.w	r2, r0, r2
 80004c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004c8:	430a      	orrs	r2, r1
 80004ca:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ce:	b2bc      	uxth	r4, r7
 80004d0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb08 f904 	mul.w	r9, r8, r4
 80004de:	40b0      	lsls	r0, r6
 80004e0:	4589      	cmp	r9, r1
 80004e2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004e6:	b280      	uxth	r0, r0
 80004e8:	d93e      	bls.n	8000568 <__udivmoddi4+0x2e8>
 80004ea:	1879      	adds	r1, r7, r1
 80004ec:	f108 3cff 	add.w	ip, r8, #4294967295
 80004f0:	d201      	bcs.n	80004f6 <__udivmoddi4+0x276>
 80004f2:	4589      	cmp	r9, r1
 80004f4:	d81f      	bhi.n	8000536 <__udivmoddi4+0x2b6>
 80004f6:	eba1 0109 	sub.w	r1, r1, r9
 80004fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fe:	fb09 f804 	mul.w	r8, r9, r4
 8000502:	fb0e 1119 	mls	r1, lr, r9, r1
 8000506:	b292      	uxth	r2, r2
 8000508:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800050c:	4542      	cmp	r2, r8
 800050e:	d229      	bcs.n	8000564 <__udivmoddi4+0x2e4>
 8000510:	18ba      	adds	r2, r7, r2
 8000512:	f109 31ff 	add.w	r1, r9, #4294967295
 8000516:	d2c4      	bcs.n	80004a2 <__udivmoddi4+0x222>
 8000518:	4542      	cmp	r2, r8
 800051a:	d2c2      	bcs.n	80004a2 <__udivmoddi4+0x222>
 800051c:	f1a9 0102 	sub.w	r1, r9, #2
 8000520:	443a      	add	r2, r7
 8000522:	e7be      	b.n	80004a2 <__udivmoddi4+0x222>
 8000524:	45f0      	cmp	r8, lr
 8000526:	d29d      	bcs.n	8000464 <__udivmoddi4+0x1e4>
 8000528:	ebbe 0302 	subs.w	r3, lr, r2
 800052c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000530:	3801      	subs	r0, #1
 8000532:	46e1      	mov	r9, ip
 8000534:	e796      	b.n	8000464 <__udivmoddi4+0x1e4>
 8000536:	eba7 0909 	sub.w	r9, r7, r9
 800053a:	4449      	add	r1, r9
 800053c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000540:	fbb1 f9fe 	udiv	r9, r1, lr
 8000544:	fb09 f804 	mul.w	r8, r9, r4
 8000548:	e7db      	b.n	8000502 <__udivmoddi4+0x282>
 800054a:	4673      	mov	r3, lr
 800054c:	e77f      	b.n	800044e <__udivmoddi4+0x1ce>
 800054e:	4650      	mov	r0, sl
 8000550:	e766      	b.n	8000420 <__udivmoddi4+0x1a0>
 8000552:	4608      	mov	r0, r1
 8000554:	e6fd      	b.n	8000352 <__udivmoddi4+0xd2>
 8000556:	443b      	add	r3, r7
 8000558:	3a02      	subs	r2, #2
 800055a:	e733      	b.n	80003c4 <__udivmoddi4+0x144>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	443b      	add	r3, r7
 8000562:	e71c      	b.n	800039e <__udivmoddi4+0x11e>
 8000564:	4649      	mov	r1, r9
 8000566:	e79c      	b.n	80004a2 <__udivmoddi4+0x222>
 8000568:	eba1 0109 	sub.w	r1, r1, r9
 800056c:	46c4      	mov	ip, r8
 800056e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000572:	fb09 f804 	mul.w	r8, r9, r4
 8000576:	e7c4      	b.n	8000502 <__udivmoddi4+0x282>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <find_str>:
static CONSOLE_CB console_cb;
#define get_myself() (&console_cb)

// 特定の文字位置を取得
uint8_t find_str(char str, char *data)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	6039      	str	r1, [r7, #0]
 8000586:	71fb      	strb	r3, [r7, #7]
	char *start_addr, *end_addr;
	uint8_t pos = 0;
 8000588:	2300      	movs	r3, #0
 800058a:	75fb      	strb	r3, [r7, #23]
	
	// 開始アドレスを取得
	start_addr = data;
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	613b      	str	r3, [r7, #16]
	
	// 特定の文字の位置を取得
	end_addr = strchr(data, str);
 8000590:	79fb      	ldrb	r3, [r7, #7]
 8000592:	4619      	mov	r1, r3
 8000594:	6838      	ldr	r0, [r7, #0]
 8000596:	f006 fe39 	bl	800720c <strchr>
 800059a:	60f8      	str	r0, [r7, #12]
	
	if (end_addr != NULL) {
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d003      	beq.n	80005aa <find_str+0x2e>
		pos = (uint8_t)(end_addr - start_addr);
 80005a2:	68fa      	ldr	r2, [r7, #12]
 80005a4:	693b      	ldr	r3, [r7, #16]
 80005a6:	1ad3      	subs	r3, r2, r3
 80005a8:	75fb      	strb	r3, [r7, #23]
	}
	
	return pos;
 80005aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	3718      	adds	r7, #24
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}

080005b4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b087      	sub	sp, #28
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	607a      	str	r2, [r7, #4]
	int div = 1;
 80005c0:	2301      	movs	r3, #1
 80005c2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80005c4:	e004      	b.n	80005d0 <ts_itoa+0x1c>
		div *= base;
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	fb02 f303 	mul.w	r3, r2, r3
 80005ce:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	68ba      	ldr	r2, [r7, #8]
 80005d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	429a      	cmp	r2, r3
 80005dc:	d2f3      	bcs.n	80005c6 <ts_itoa+0x12>

	while (div != 0)
 80005de:	e029      	b.n	8000634 <ts_itoa+0x80>
	{
		int num = d/div;
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	68ba      	ldr	r2, [r7, #8]
 80005e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80005e8:	613b      	str	r3, [r7, #16]
		d = d%div;
 80005ea:	697a      	ldr	r2, [r7, #20]
 80005ec:	68bb      	ldr	r3, [r7, #8]
 80005ee:	fbb3 f1f2 	udiv	r1, r3, r2
 80005f2:	fb01 f202 	mul.w	r2, r1, r2
 80005f6:	1a9b      	subs	r3, r3, r2
 80005f8:	60bb      	str	r3, [r7, #8]
		div /= base;
 80005fa:	697a      	ldr	r2, [r7, #20]
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8000602:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8000604:	693b      	ldr	r3, [r7, #16]
 8000606:	2b09      	cmp	r3, #9
 8000608:	dd0a      	ble.n	8000620 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800060a:	693b      	ldr	r3, [r7, #16]
 800060c:	b2da      	uxtb	r2, r3
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	1c58      	adds	r0, r3, #1
 8000614:	68f9      	ldr	r1, [r7, #12]
 8000616:	6008      	str	r0, [r1, #0]
 8000618:	3237      	adds	r2, #55	@ 0x37
 800061a:	b2d2      	uxtb	r2, r2
 800061c:	701a      	strb	r2, [r3, #0]
 800061e:	e009      	b.n	8000634 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8000620:	693b      	ldr	r3, [r7, #16]
 8000622:	b2da      	uxtb	r2, r3
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	1c58      	adds	r0, r3, #1
 800062a:	68f9      	ldr	r1, [r7, #12]
 800062c:	6008      	str	r0, [r1, #0]
 800062e:	3230      	adds	r2, #48	@ 0x30
 8000630:	b2d2      	uxtb	r2, r2
 8000632:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8000634:	697b      	ldr	r3, [r7, #20]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d1d2      	bne.n	80005e0 <ts_itoa+0x2c>
	}
}
 800063a:	bf00      	nop
 800063c:	bf00      	nop
 800063e:	371c      	adds	r7, #28
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
static int ts_formatlength(const char *fmt, va_list va)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
	int length = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8000656:	e080      	b.n	800075a <ts_formatlength+0x112>
	{
		if (*fmt == '%')
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	2b25      	cmp	r3, #37	@ 0x25
 800065e:	d176      	bne.n	800074e <ts_formatlength+0x106>
		{
			++fmt;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	3301      	adds	r3, #1
 8000664:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	3b58      	subs	r3, #88	@ 0x58
 800066c:	2b20      	cmp	r3, #32
 800066e:	d86a      	bhi.n	8000746 <ts_formatlength+0xfe>
 8000670:	a201      	add	r2, pc, #4	@ (adr r2, 8000678 <ts_formatlength+0x30>)
 8000672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000676:	bf00      	nop
 8000678:	08000739 	.word	0x08000739
 800067c:	08000747 	.word	0x08000747
 8000680:	08000747 	.word	0x08000747
 8000684:	08000747 	.word	0x08000747
 8000688:	08000747 	.word	0x08000747
 800068c:	08000747 	.word	0x08000747
 8000690:	08000747 	.word	0x08000747
 8000694:	08000747 	.word	0x08000747
 8000698:	08000747 	.word	0x08000747
 800069c:	08000747 	.word	0x08000747
 80006a0:	08000747 	.word	0x08000747
 80006a4:	080006fd 	.word	0x080006fd
 80006a8:	0800070b 	.word	0x0800070b
 80006ac:	08000747 	.word	0x08000747
 80006b0:	08000747 	.word	0x08000747
 80006b4:	08000747 	.word	0x08000747
 80006b8:	08000747 	.word	0x08000747
 80006bc:	0800070b 	.word	0x0800070b
 80006c0:	08000747 	.word	0x08000747
 80006c4:	08000747 	.word	0x08000747
 80006c8:	08000747 	.word	0x08000747
 80006cc:	08000747 	.word	0x08000747
 80006d0:	08000747 	.word	0x08000747
 80006d4:	08000747 	.word	0x08000747
 80006d8:	08000747 	.word	0x08000747
 80006dc:	08000747 	.word	0x08000747
 80006e0:	08000747 	.word	0x08000747
 80006e4:	08000719 	.word	0x08000719
 80006e8:	08000747 	.word	0x08000747
 80006ec:	0800070b 	.word	0x0800070b
 80006f0:	08000747 	.word	0x08000747
 80006f4:	08000747 	.word	0x08000747
 80006f8:	08000739 	.word	0x08000739
			{
			  case 'c':
		  		  va_arg(va, int);
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	3304      	adds	r3, #4
 8000700:	603b      	str	r3, [r7, #0]
				  ++length;
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	3301      	adds	r3, #1
 8000706:	60fb      	str	r3, [r7, #12]
				  break;
 8000708:	e024      	b.n	8000754 <ts_formatlength+0x10c>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	330b      	adds	r3, #11
 800070e:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	3304      	adds	r3, #4
 8000714:	603b      	str	r3, [r7, #0]
				  break;
 8000716:	e01d      	b.n	8000754 <ts_formatlength+0x10c>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	1d1a      	adds	r2, r3, #4
 800071c:	603a      	str	r2, [r7, #0]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8000722:	e002      	b.n	800072a <ts_formatlength+0xe2>
			  			  ++length;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	3301      	adds	r3, #1
 8000728:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 800072a:	68bb      	ldr	r3, [r7, #8]
 800072c:	1c5a      	adds	r2, r3, #1
 800072e:	60ba      	str	r2, [r7, #8]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d1f6      	bne.n	8000724 <ts_formatlength+0xdc>
			  	  }
				  break;
 8000736:	e00d      	b.n	8000754 <ts_formatlength+0x10c>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	3308      	adds	r3, #8
 800073c:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 800073e:	683b      	ldr	r3, [r7, #0]
 8000740:	3304      	adds	r3, #4
 8000742:	603b      	str	r3, [r7, #0]
				  break;
 8000744:	e006      	b.n	8000754 <ts_formatlength+0x10c>
			  default:
				  ++length;
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	3301      	adds	r3, #1
 800074a:	60fb      	str	r3, [r7, #12]
				  break;
 800074c:	e002      	b.n	8000754 <ts_formatlength+0x10c>
			}
		}
		else
		{
			++length;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	3301      	adds	r3, #1
 8000752:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3301      	adds	r3, #1
 8000758:	607b      	str	r3, [r7, #4]
	while (*fmt)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	f47f af7a 	bne.w	8000658 <ts_formatlength+0x10>
	}
	return length;
 8000764:	68fb      	ldr	r3, [r7, #12]
}
 8000766:	4618      	mov	r0, r3
 8000768:	3714      	adds	r7, #20
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop

08000774 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b088      	sub	sp, #32
 8000778:	af00      	add	r7, sp, #0
 800077a:	60f8      	str	r0, [r7, #12]
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8000784:	e0bc      	b.n	8000900 <ts_formatstring+0x18c>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8000786:	68bb      	ldr	r3, [r7, #8]
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	2b25      	cmp	r3, #37	@ 0x25
 800078c:	f040 80b0 	bne.w	80008f0 <ts_formatstring+0x17c>
		{
			switch (*(++fmt))
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	3301      	adds	r3, #1
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	2b25      	cmp	r3, #37	@ 0x25
 800079c:	f000 809e 	beq.w	80008dc <ts_formatstring+0x168>
 80007a0:	2b25      	cmp	r3, #37	@ 0x25
 80007a2:	f2c0 80a1 	blt.w	80008e8 <ts_formatstring+0x174>
 80007a6:	2b78      	cmp	r3, #120	@ 0x78
 80007a8:	f300 809e 	bgt.w	80008e8 <ts_formatstring+0x174>
 80007ac:	2b58      	cmp	r3, #88	@ 0x58
 80007ae:	f2c0 809b 	blt.w	80008e8 <ts_formatstring+0x174>
 80007b2:	3b58      	subs	r3, #88	@ 0x58
 80007b4:	2b20      	cmp	r3, #32
 80007b6:	f200 8097 	bhi.w	80008e8 <ts_formatstring+0x174>
 80007ba:	a201      	add	r2, pc, #4	@ (adr r2, 80007c0 <ts_formatstring+0x4c>)
 80007bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007c0:	080008c5 	.word	0x080008c5
 80007c4:	080008e9 	.word	0x080008e9
 80007c8:	080008e9 	.word	0x080008e9
 80007cc:	080008e9 	.word	0x080008e9
 80007d0:	080008e9 	.word	0x080008e9
 80007d4:	080008e9 	.word	0x080008e9
 80007d8:	080008e9 	.word	0x080008e9
 80007dc:	080008e9 	.word	0x080008e9
 80007e0:	080008e9 	.word	0x080008e9
 80007e4:	080008e9 	.word	0x080008e9
 80007e8:	080008e9 	.word	0x080008e9
 80007ec:	08000845 	.word	0x08000845
 80007f0:	08000859 	.word	0x08000859
 80007f4:	080008e9 	.word	0x080008e9
 80007f8:	080008e9 	.word	0x080008e9
 80007fc:	080008e9 	.word	0x080008e9
 8000800:	080008e9 	.word	0x080008e9
 8000804:	08000859 	.word	0x08000859
 8000808:	080008e9 	.word	0x080008e9
 800080c:	080008e9 	.word	0x080008e9
 8000810:	080008e9 	.word	0x080008e9
 8000814:	080008e9 	.word	0x080008e9
 8000818:	080008e9 	.word	0x080008e9
 800081c:	080008e9 	.word	0x080008e9
 8000820:	080008e9 	.word	0x080008e9
 8000824:	080008e9 	.word	0x080008e9
 8000828:	080008e9 	.word	0x080008e9
 800082c:	08000889 	.word	0x08000889
 8000830:	080008e9 	.word	0x080008e9
 8000834:	080008af 	.word	0x080008af
 8000838:	080008e9 	.word	0x080008e9
 800083c:	080008e9 	.word	0x080008e9
 8000840:	080008c5 	.word	0x080008c5
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	1d1a      	adds	r2, r3, #4
 8000848:	607a      	str	r2, [r7, #4]
 800084a:	6819      	ldr	r1, [r3, #0]
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	1c5a      	adds	r2, r3, #1
 8000850:	60fa      	str	r2, [r7, #12]
 8000852:	b2ca      	uxtb	r2, r1
 8000854:	701a      	strb	r2, [r3, #0]
				break;
 8000856:	e047      	b.n	80008e8 <ts_formatstring+0x174>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	1d1a      	adds	r2, r3, #4
 800085c:	607a      	str	r2, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8000862:	69fb      	ldr	r3, [r7, #28]
 8000864:	2b00      	cmp	r3, #0
 8000866:	da07      	bge.n	8000878 <ts_formatstring+0x104>
					{
						val *= -1;
 8000868:	69fb      	ldr	r3, [r7, #28]
 800086a:	425b      	negs	r3, r3
 800086c:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	1c5a      	adds	r2, r3, #1
 8000872:	60fa      	str	r2, [r7, #12]
 8000874:	222d      	movs	r2, #45	@ 0x2d
 8000876:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8000878:	69f9      	ldr	r1, [r7, #28]
 800087a:	f107 030c 	add.w	r3, r7, #12
 800087e:	220a      	movs	r2, #10
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff fe97 	bl	80005b4 <ts_itoa>
				}
				break;
 8000886:	e02f      	b.n	80008e8 <ts_formatstring+0x174>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	1d1a      	adds	r2, r3, #4
 800088c:	607a      	str	r2, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8000892:	e007      	b.n	80008a4 <ts_formatstring+0x130>
					{
						*buf++ = *arg++;
 8000894:	69ba      	ldr	r2, [r7, #24]
 8000896:	1c53      	adds	r3, r2, #1
 8000898:	61bb      	str	r3, [r7, #24]
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	1c59      	adds	r1, r3, #1
 800089e:	60f9      	str	r1, [r7, #12]
 80008a0:	7812      	ldrb	r2, [r2, #0]
 80008a2:	701a      	strb	r2, [r3, #0]
					while (*arg)
 80008a4:	69bb      	ldr	r3, [r7, #24]
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d1f3      	bne.n	8000894 <ts_formatstring+0x120>
					}
				}
				break;
 80008ac:	e01c      	b.n	80008e8 <ts_formatstring+0x174>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	1d1a      	adds	r2, r3, #4
 80008b2:	607a      	str	r2, [r7, #4]
 80008b4:	6819      	ldr	r1, [r3, #0]
 80008b6:	f107 030c 	add.w	r3, r7, #12
 80008ba:	220a      	movs	r2, #10
 80008bc:	4618      	mov	r0, r3
 80008be:	f7ff fe79 	bl	80005b4 <ts_itoa>
				break;
 80008c2:	e011      	b.n	80008e8 <ts_formatstring+0x174>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	1d1a      	adds	r2, r3, #4
 80008c8:	607a      	str	r2, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4619      	mov	r1, r3
 80008ce:	f107 030c 	add.w	r3, r7, #12
 80008d2:	2210      	movs	r2, #16
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fe6d 	bl	80005b4 <ts_itoa>
				break;
 80008da:	e005      	b.n	80008e8 <ts_formatstring+0x174>
			  case '%':
				  *buf++ = '%';
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	1c5a      	adds	r2, r3, #1
 80008e0:	60fa      	str	r2, [r7, #12]
 80008e2:	2225      	movs	r2, #37	@ 0x25
 80008e4:	701a      	strb	r2, [r3, #0]
				  break;
 80008e6:	bf00      	nop
			}
			fmt++;
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	3301      	adds	r3, #1
 80008ec:	60bb      	str	r3, [r7, #8]
 80008ee:	e007      	b.n	8000900 <ts_formatstring+0x18c>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80008f0:	68ba      	ldr	r2, [r7, #8]
 80008f2:	1c53      	adds	r3, r2, #1
 80008f4:	60bb      	str	r3, [r7, #8]
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	1c59      	adds	r1, r3, #1
 80008fa:	60f9      	str	r1, [r7, #12]
 80008fc:	7812      	ldrb	r2, [r2, #0]
 80008fe:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	f47f af3e 	bne.w	8000786 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8000910:	68fa      	ldr	r2, [r7, #12]
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	1ad3      	subs	r3, r2, r3
}
 8000916:	4618      	mov	r0, r3
 8000918:	3720      	adds	r7, #32
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop

08000920 <console_recv>:

// コンソールからの入力を受信する関数
static uint8_t console_recv(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
	uint8_t data;
	int32_t size;
	
	while(1) {
		// 受信できるで待つ
		size = usart_drv_recv(USART_DRV_DEV_CONSOLE, &data, 1, 1000);
 8000926:	1cf9      	adds	r1, r7, #3
 8000928:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800092c:	2201      	movs	r2, #1
 800092e:	2000      	movs	r0, #0
 8000930:	f000 fb9a 	bl	8001068 <usart_drv_recv>
 8000934:	6078      	str	r0, [r7, #4]
		// 期待したサイズ読めた？
		if (size == 1) {
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	2b01      	cmp	r3, #1
 800093a:	d000      	beq.n	800093e <console_recv+0x1e>
		size = usart_drv_recv(USART_DRV_DEV_CONSOLE, &data, 1, 1000);
 800093c:	e7f3      	b.n	8000926 <console_recv+0x6>
			break;
 800093e:	bf00      	nop
		}
	}
	
	return data;
 8000940:	78fb      	ldrb	r3, [r7, #3]
}
 8000942:	4618      	mov	r0, r3
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
	...

0800094c <console_analysis>:

// コンソールからの入力を受信する関数
static void console_analysis(uint8_t data)
{
 800094c:	b5b0      	push	{r4, r5, r7, lr}
 800094e:	b090      	sub	sp, #64	@ 0x40
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	71fb      	strb	r3, [r7, #7]
	CONSOLE_CB *this = get_myself();
 8000956:	4b6c      	ldr	r3, [pc, #432]	@ (8000b08 <console_analysis+0x1bc>)
 8000958:	63bb      	str	r3, [r7, #56]	@ 0x38
	COMMAND_INFO *cmd_info;
	uint8_t i, j;
	uint8_t argc = 0;
 800095a:	2300      	movs	r3, #0
 800095c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	char *argv[CONSOLE_ARG_MAX];
	uint8_t base_pos = 0;
 8000960:	2300      	movs	r3, #0
 8000962:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t sp_pos = 0;
 8000966:	2300      	movs	r3, #0
 8000968:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	
	switch (data) {
 800096c:	79fb      	ldrb	r3, [r7, #7]
 800096e:	2b0a      	cmp	r3, #10
 8000970:	d02e      	beq.n	80009d0 <console_analysis+0x84>
 8000972:	2b0a      	cmp	r3, #10
 8000974:	f300 80b5 	bgt.w	8000ae2 <console_analysis+0x196>
 8000978:	2b08      	cmp	r3, #8
 800097a:	f000 80c0 	beq.w	8000afe <console_analysis+0x1b2>
 800097e:	2b09      	cmp	r3, #9
 8000980:	f040 80af 	bne.w	8000ae2 <console_analysis+0x196>
		case '\t':	// tab
			// コマンドの一覧を表示
			console_printf("\n");
 8000984:	4861      	ldr	r0, [pc, #388]	@ (8000b0c <console_analysis+0x1c0>)
 8000986:	f000 f979 	bl	8000c7c <console_printf>
			for (i = 0; i < this->cmd_idx; i++) {
 800098a:	2300      	movs	r3, #0
 800098c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000990:	e013      	b.n	80009ba <console_analysis+0x6e>
				cmd_info = &(this->cmd_info[i]);
 8000992:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000996:	330a      	adds	r3, #10
 8000998:	00db      	lsls	r3, r3, #3
 800099a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800099c:	4413      	add	r3, r2
 800099e:	633b      	str	r3, [r7, #48]	@ 0x30
				console_printf(cmd_info->input);
 80009a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4618      	mov	r0, r3
 80009a6:	f000 f969 	bl	8000c7c <console_printf>
				console_printf("\n");
 80009aa:	4858      	ldr	r0, [pc, #352]	@ (8000b0c <console_analysis+0x1c0>)
 80009ac:	f000 f966 	bl	8000c7c <console_printf>
			for (i = 0; i < this->cmd_idx; i++) {
 80009b0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80009b4:	3301      	adds	r3, #1
 80009b6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80009ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009bc:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 80009c0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d3e4      	bcc.n	8000992 <console_analysis+0x46>
			}
			console_printf("\n");
 80009c8:	4850      	ldr	r0, [pc, #320]	@ (8000b0c <console_analysis+0x1c0>)
 80009ca:	f000 f957 	bl	8000c7c <console_printf>
			break;
 80009ce:	e097      	b.n	8000b00 <console_analysis+0x1b4>
		case '\b':	// back space
			break;
		case '\n':	// Enter
			// NULL文字を設定
			this->buf[this->buf_idx++] = '\0';
 80009d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009d2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80009d6:	1c5a      	adds	r2, r3, #1
 80009d8:	b2d1      	uxtb	r1, r2
 80009da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80009dc:	f882 104c 	strb.w	r1, [r2, #76]	@ 0x4c
 80009e0:	461a      	mov	r2, r3
 80009e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009e4:	4413      	add	r3, r2
 80009e6:	2200      	movs	r2, #0
 80009e8:	731a      	strb	r2, [r3, #12]
			// コマンドに設定されている？
			for (i = 0; i < this->cmd_idx; i++) {
 80009ea:	2300      	movs	r3, #0
 80009ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80009f0:	e06b      	b.n	8000aca <console_analysis+0x17e>
				cmd_info = &(this->cmd_info[i]);
 80009f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80009f6:	330a      	adds	r3, #10
 80009f8:	00db      	lsls	r3, r3, #3
 80009fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80009fc:	4413      	add	r3, r2
 80009fe:	633b      	str	r3, [r7, #48]	@ 0x30
				// コマンド名が一致した
				if (memcmp(this->buf, cmd_info->input, strlen(cmd_info->input)) == 0) {
 8000a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a02:	f103 040c 	add.w	r4, r3, #12
 8000a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a08:	681d      	ldr	r5, [r3, #0]
 8000a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff fc16 	bl	8000240 <strlen>
 8000a14:	4603      	mov	r3, r0
 8000a16:	461a      	mov	r2, r3
 8000a18:	4629      	mov	r1, r5
 8000a1a:	4620      	mov	r0, r4
 8000a1c:	f006 fbde 	bl	80071dc <memcmp>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d14c      	bne.n	8000ac0 <console_analysis+0x174>
					// 引数解析 (*) 先頭に空白は絶対に入れないこと！！
					for (j = 0; j < CONSOLE_ARG_MAX; j++) {
 8000a26:	2300      	movs	r3, #0
 8000a28:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8000a2c:	e039      	b.n	8000aa2 <console_analysis+0x156>
						// 空白を検索
						sp_pos = find_str(' ', &(this->buf[base_pos]));
 8000a2e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000a32:	3308      	adds	r3, #8
 8000a34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000a36:	4413      	add	r3, r2
 8000a38:	3304      	adds	r3, #4
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	2020      	movs	r0, #32
 8000a3e:	f7ff fd9d 	bl	800057c <find_str>
 8000a42:	4603      	mov	r3, r0
 8000a44:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						// 引数設定
						argv[argc++] = &(this->buf[base_pos]);
 8000a48:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8000a4c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8000a50:	1c59      	adds	r1, r3, #1
 8000a52:	f887 103d 	strb.w	r1, [r7, #61]	@ 0x3d
 8000a56:	4619      	mov	r1, r3
 8000a58:	f102 0308 	add.w	r3, r2, #8
 8000a5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000a5e:	4413      	add	r3, r2
 8000a60:	1d1a      	adds	r2, r3, #4
 8000a62:	008b      	lsls	r3, r1, #2
 8000a64:	3340      	adds	r3, #64	@ 0x40
 8000a66:	443b      	add	r3, r7
 8000a68:	f843 2c38 	str.w	r2, [r3, #-56]
						// 空白がなかった
						if (sp_pos == 0) {
 8000a6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d01b      	beq.n	8000aac <console_analysis+0x160>
							break;
						}
						// 空白をNULL文字に設定
						this->buf[base_pos+sp_pos] = '\0';
 8000a74:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8000a78:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000a7c:	4413      	add	r3, r2
 8000a7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000a80:	4413      	add	r3, r2
 8000a82:	2200      	movs	r2, #0
 8000a84:	731a      	strb	r2, [r3, #12]
						// 検索開始位置を更新 
						base_pos += sp_pos + 1;
 8000a86:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8000a8a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000a8e:	4413      	add	r3, r2
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	3301      	adds	r3, #1
 8000a94:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
					for (j = 0; j < CONSOLE_ARG_MAX; j++) {
 8000a98:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8000aa2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000aa6:	2b09      	cmp	r3, #9
 8000aa8:	d9c1      	bls.n	8000a2e <console_analysis+0xe2>
 8000aaa:	e000      	b.n	8000aae <console_analysis+0x162>
							break;
 8000aac:	bf00      	nop
					}
					// コマンド実行
					cmd_info->func(argc, argv);
 8000aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8000ab6:	f107 0108 	add.w	r1, r7, #8
 8000aba:	4610      	mov	r0, r2
 8000abc:	4798      	blx	r3
					break;
 8000abe:	e00b      	b.n	8000ad8 <console_analysis+0x18c>
			for (i = 0; i < this->cmd_idx; i++) {
 8000ac0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000acc:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8000ad0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d38c      	bcc.n	80009f2 <console_analysis+0xa6>
				}
			}
			// その他あればここで処理する
			// コマンドラインバッファインデックスをクリア
			this->buf_idx = 0;
 8000ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ada:	2200      	movs	r2, #0
 8000adc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			break;
 8000ae0:	e00e      	b.n	8000b00 <console_analysis+0x1b4>
		default:
			// データをバッファを格納
			this->buf[this->buf_idx++] = data;
 8000ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ae4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8000ae8:	1c5a      	adds	r2, r3, #1
 8000aea:	b2d1      	uxtb	r1, r2
 8000aec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000aee:	f882 104c 	strb.w	r1, [r2, #76]	@ 0x4c
 8000af2:	461a      	mov	r2, r3
 8000af4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000af6:	4413      	add	r3, r2
 8000af8:	79fa      	ldrb	r2, [r7, #7]
 8000afa:	731a      	strb	r2, [r3, #12]
			break;
 8000afc:	e000      	b.n	8000b00 <console_analysis+0x1b4>
			break;
 8000afe:	bf00      	nop
	}
	
	return;
 8000b00:	bf00      	nop
}
 8000b02:	3740      	adds	r7, #64	@ 0x40
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bdb0      	pop	{r4, r5, r7, pc}
 8000b08:	20004e9c 	.word	0x20004e9c
 8000b0c:	080072b0 	.word	0x080072b0

08000b10 <StartConsoleSend>:

// コンソール送信タスク
void StartConsoleSend(void const * argument)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b0a8      	sub	sp, #160	@ 0xa0
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	CONSOLE_CB *this =  get_myself();
 8000b18:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <StartConsoleSend+0x70>)
 8000b1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	int8_t print_buf[CONSOLE_SEND_MAX];
	uint32_t size;
	
	while (1) {
		// 送信データ待ち
		evt = osMailGet(this->ConsoleSendMailHandle, 10);
 8000b1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000b22:	6899      	ldr	r1, [r3, #8]
 8000b24:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000b28:	220a      	movs	r2, #10
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f003 ff58 	bl	80049e0 <osMailGet>
		// イベントがないなら次の送信データを待つ
		if (evt.status == osEventMail) {
 8000b30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000b34:	2b20      	cmp	r3, #32
 8000b36:	d1f2      	bne.n	8000b1e <StartConsoleSend+0xe>
			// 早く開放したいからローカル変数にコピー
			memcpy(print_buf, evt.value.p, CONSOLE_SEND_MAX);
 8000b38:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8000b3c:	f107 0308 	add.w	r3, r7, #8
 8000b40:	4611      	mov	r1, r2
 8000b42:	2280      	movs	r2, #128	@ 0x80
 8000b44:	4618      	mov	r0, r3
 8000b46:	f006 fb99 	bl	800727c <memcpy>
			// 解放
			osMailFree(this->ConsoleSendMailHandle, evt.value.p);
 8000b4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8000b54:	4611      	mov	r1, r2
 8000b56:	4618      	mov	r0, r3
 8000b58:	f003 ffb6 	bl	8004ac8 <osMailFree>
			// サイズ取得
			size = strlen(print_buf);
 8000b5c:	f107 0308 	add.w	r3, r7, #8
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fb6d 	bl	8000240 <strlen>
 8000b66:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
			// コンソール出力
			ercd = usart_drv_send(USART_DRV_DEV_CONSOLE, (uint8_t*)print_buf, size, 10);
 8000b6a:	f107 0108 	add.w	r1, r7, #8
 8000b6e:	230a      	movs	r3, #10
 8000b70:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8000b74:	2000      	movs	r0, #0
 8000b76:	f000 fa07 	bl	8000f88 <usart_drv_send>
 8000b7a:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
		evt = osMailGet(this->ConsoleSendMailHandle, 10);
 8000b7e:	e7ce      	b.n	8000b1e <StartConsoleSend+0xe>
 8000b80:	20004e9c 	.word	0x20004e9c

08000b84 <StartConsoleRecv>:
	}
}

// コンソール受信タスク
void StartConsoleRecv(void const * argument)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
	CONSOLE_CB *this =  get_myself();
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <StartConsoleRecv+0x48>)
 8000b8e:	60fb      	str	r3, [r7, #12]
	uint8_t data[2];
	
	while (1) {
		// "command>"を出力
		if (this->buf_idx == 0) {
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d102      	bne.n	8000ba0 <StartConsoleRecv+0x1c>
			console_printf("command>");
 8000b9a:	480d      	ldr	r0, [pc, #52]	@ (8000bd0 <StartConsoleRecv+0x4c>)
 8000b9c:	f000 f86e 	bl	8000c7c <console_printf>
		}
		// コンソールからの入力を受信する
		data[0] = console_recv();
 8000ba0:	f7ff febe 	bl	8000920 <console_recv>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	723b      	strb	r3, [r7, #8]
		data[1] = '\0';
 8000ba8:	2300      	movs	r3, #0
 8000baa:	727b      	strb	r3, [r7, #9]
		// 改行コード変換(\r→\n)
		if (data[0] == '\r') data[0] = '\n';
 8000bac:	7a3b      	ldrb	r3, [r7, #8]
 8000bae:	2b0d      	cmp	r3, #13
 8000bb0:	d101      	bne.n	8000bb6 <StartConsoleRecv+0x32>
 8000bb2:	230a      	movs	r3, #10
 8000bb4:	723b      	strb	r3, [r7, #8]
		// エコーバック
		console_printf("%c", data[0]);
 8000bb6:	7a3b      	ldrb	r3, [r7, #8]
 8000bb8:	4619      	mov	r1, r3
 8000bba:	4806      	ldr	r0, [pc, #24]	@ (8000bd4 <StartConsoleRecv+0x50>)
 8000bbc:	f000 f85e 	bl	8000c7c <console_printf>
		// 受信データ解析
		console_analysis(data[0]);
 8000bc0:	7a3b      	ldrb	r3, [r7, #8]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f7ff fec2 	bl	800094c <console_analysis>
		if (this->buf_idx == 0) {
 8000bc8:	e7e2      	b.n	8000b90 <StartConsoleRecv+0xc>
 8000bca:	bf00      	nop
 8000bcc:	20004e9c 	.word	0x20004e9c
 8000bd0:	080072b4 	.word	0x080072b4
 8000bd4:	080072c0 	.word	0x080072c0

08000bd8 <console_init>:
	}
}

// 初期化
osStatus console_init(void)
{
 8000bd8:	b5b0      	push	{r4, r5, r7, lr}
 8000bda:	b094      	sub	sp, #80	@ 0x50
 8000bdc:	af00      	add	r7, sp, #0
	CONSOLE_CB *this =  get_myself();
 8000bde:	4b24      	ldr	r3, [pc, #144]	@ (8000c70 <console_init+0x98>)
 8000be0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t ercd;
	
	// 初期化
	memset(this, 0x00, sizeof(CONSOLE_CB));
 8000be2:	22d4      	movs	r2, #212	@ 0xd4
 8000be4:	2100      	movs	r1, #0
 8000be6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000be8:	f006 fb08 	bl	80071fc <memset>
	
	// オープン
	if ((ercd = usart_drv_open(USART_DRV_DEV_CONSOLE)) != osOK) {
 8000bec:	2000      	movs	r0, #0
 8000bee:	f000 f987 	bl	8000f00 <usart_drv_open>
 8000bf2:	64b8      	str	r0, [r7, #72]	@ 0x48
 8000bf4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d134      	bne.n	8000c64 <console_init+0x8c>
		goto EXIT;
	}
	
	// メールキュー作成
	osMailQDef(ConsoleSendBuf, 32, CONSOLE_SEND_MAX);
 8000bfa:	2320      	movs	r3, #32
 8000bfc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000bfe:	2304      	movs	r3, #4
 8000c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c02:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000c06:	643b      	str	r3, [r7, #64]	@ 0x40
	this->ConsoleSendMailHandle = osMailCreate(osMailQ(ConsoleSendBuf), NULL);
 8000c08:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f003 fe3a 	bl	8004888 <osMailCreate>
 8000c14:	4602      	mov	r2, r0
 8000c16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c18:	609a      	str	r2, [r3, #8]
	
	osThreadDef(ConsoleSend, StartConsoleSend, osPriorityNormal, 0, 512);
 8000c1a:	4b16      	ldr	r3, [pc, #88]	@ (8000c74 <console_init+0x9c>)
 8000c1c:	f107 041c 	add.w	r4, r7, #28
 8000c20:	461d      	mov	r5, r3
 8000c22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c26:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	this->ConsoleSendTaskHandle = osThreadCreate(osThread(ConsoleSend), NULL);
 8000c2e:	f107 031c 	add.w	r3, r7, #28
 8000c32:	2100      	movs	r1, #0
 8000c34:	4618      	mov	r0, r3
 8000c36:	f003 fc31 	bl	800449c <osThreadCreate>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c3e:	601a      	str	r2, [r3, #0]
	
	osThreadDef(ConsoleRecv, StartConsoleRecv, osPriorityLow, 0, 512);
 8000c40:	4b0d      	ldr	r3, [pc, #52]	@ (8000c78 <console_init+0xa0>)
 8000c42:	463c      	mov	r4, r7
 8000c44:	461d      	mov	r5, r3
 8000c46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c4a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c4e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	this->ConsoleRecvTaskHandle = osThreadCreate(osThread(ConsoleRecv), NULL);
 8000c52:	463b      	mov	r3, r7
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f003 fc20 	bl	800449c <osThreadCreate>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	e000      	b.n	8000c66 <console_init+0x8e>
		goto EXIT;
 8000c64:	bf00      	nop
	
EXIT:
	return ercd;
 8000c66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3750      	adds	r7, #80	@ 0x50
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bdb0      	pop	{r4, r5, r7, pc}
 8000c70:	20004e9c 	.word	0x20004e9c
 8000c74:	080072d0 	.word	0x080072d0
 8000c78:	080072f8 	.word	0x080072f8

08000c7c <console_printf>:

void console_printf(const char *fmt, ...)
{
 8000c7c:	b40f      	push	{r0, r1, r2, r3}
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b084      	sub	sp, #16
 8000c82:	af00      	add	r7, sp, #0
	CONSOLE_CB *this = get_myself();
 8000c84:	4b19      	ldr	r3, [pc, #100]	@ (8000cec <console_printf+0x70>)
 8000c86:	60fb      	str	r3, [r7, #12]
	int32_t length = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60bb      	str	r3, [r7, #8]
	va_list va;
	char *output;
	
	va_start(va, fmt);
 8000c8c:	f107 031c 	add.w	r3, r7, #28
 8000c90:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8000c92:	6839      	ldr	r1, [r7, #0]
 8000c94:	69b8      	ldr	r0, [r7, #24]
 8000c96:	f7ff fcd7 	bl	8000648 <ts_formatlength>
 8000c9a:	60b8      	str	r0, [r7, #8]
	va_end(va);
	
	// 最大数を超えている場合は終了
	if (length > CONSOLE_SEND_MAX) {
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	2b80      	cmp	r3, #128	@ 0x80
 8000ca0:	dc1c      	bgt.n	8000cdc <console_printf+0x60>
		return;
	}
	
	// メモリ確保
	output = osMailAlloc(this->ConsoleSendMailHandle, osWaitForever);
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	689b      	ldr	r3, [r3, #8]
 8000ca6:	f04f 31ff 	mov.w	r1, #4294967295
 8000caa:	4618      	mov	r0, r3
 8000cac:	f003 fe44 	bl	8004938 <osMailAlloc>
 8000cb0:	6078      	str	r0, [r7, #4]
	
	// 初期化
	memset(output, 0x00, CONSOLE_SEND_MAX);
 8000cb2:	2280      	movs	r2, #128	@ 0x80
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f006 faa0 	bl	80071fc <memset>
	
	va_start(va, fmt);
 8000cbc:	f107 031c 	add.w	r3, r7, #28
 8000cc0:	603b      	str	r3, [r7, #0]
	length = ts_formatstring(output, fmt, va);
 8000cc2:	683a      	ldr	r2, [r7, #0]
 8000cc4:	69b9      	ldr	r1, [r7, #24]
 8000cc6:	6878      	ldr	r0, [r7, #4]
 8000cc8:	f7ff fd54 	bl	8000774 <ts_formatstring>
 8000ccc:	60b8      	str	r0, [r7, #8]
	// コンソール送信タスクへ送信
	osMailPut(this->ConsoleSendMailHandle, output);
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	689b      	ldr	r3, [r3, #8]
 8000cd2:	6879      	ldr	r1, [r7, #4]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f003 fe45 	bl	8004964 <osMailPut>
 8000cda:	e000      	b.n	8000cde <console_printf+0x62>
		return;
 8000cdc:	bf00      	nop
	va_end(va);
	
}
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ce6:	b004      	add	sp, #16
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	20004e9c 	.word	0x20004e9c

08000cf0 <console_set_command>:

// コマンドを設定する関数
osStatus console_set_command(COMMAND_INFO *cmd_info)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	CONSOLE_CB *this;
	
	// コマンド関数がNULLの場合エラーを返して終了
	if (cmd_info == NULL) {
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d102      	bne.n	8000d04 <console_set_command+0x14>
		return -1;
 8000cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000d02:	e028      	b.n	8000d56 <console_set_command+0x66>
	}
	
	// 制御ブロックの取得
	this = get_myself();
 8000d04:	4b17      	ldr	r3, [pc, #92]	@ (8000d64 <console_set_command+0x74>)
 8000d06:	60fb      	str	r3, [r7, #12]
	
	// もうコマンド関数を登録できない場合はエラーを返して終了
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8000d0e:	2b0f      	cmp	r3, #15
 8000d10:	d902      	bls.n	8000d18 <console_set_command+0x28>
		return -1;
 8000d12:	f04f 33ff 	mov.w	r3, #4294967295
 8000d16:	e01e      	b.n	8000d56 <console_set_command+0x66>
	}
	
	// 登録
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8000d1e:	461a      	mov	r2, r3
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6819      	ldr	r1, [r3, #0]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	320a      	adds	r2, #10
 8000d28:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8000d32:	4618      	mov	r0, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	685a      	ldr	r2, [r3, #4]
 8000d38:	68f9      	ldr	r1, [r7, #12]
 8000d3a:	f100 030a 	add.w	r3, r0, #10
 8000d3e:	00db      	lsls	r3, r3, #3
 8000d40:	440b      	add	r3, r1
 8000d42:	605a      	str	r2, [r3, #4]
	this->cmd_idx++;
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
	
	return 0;
 8000d54:	2300      	movs	r3, #0
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3714      	adds	r7, #20
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	20004e9c 	.word	0x20004e9c

08000d68 <eth_test_open>:
	COM_MODE_FULL_DUPLEX,
};

// オープン
void eth_test_open(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
	osStatus ercd;
	
	// 送信
	ercd = eth_open(&eth_open_par);
 8000d6e:	4806      	ldr	r0, [pc, #24]	@ (8000d88 <eth_test_open+0x20>)
 8000d70:	f000 feba 	bl	8001ae8 <eth_open>
 8000d74:	6078      	str	r0, [r7, #4]
	console_printf("eth_open:ercd = %d\n", ercd);
 8000d76:	6879      	ldr	r1, [r7, #4]
 8000d78:	4804      	ldr	r0, [pc, #16]	@ (8000d8c <eth_test_open+0x24>)
 8000d7a:	f7ff ff7f 	bl	8000c7c <console_printf>
	
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	080073b4 	.word	0x080073b4
 8000d8c:	08007314 	.word	0x08007314

08000d90 <eth_test_send>:

// 送信
void eth_test_send(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
	osStatus ercd;
	
	// 送信
	ercd = eth_send(eth_send_data, sizeof(eth_send_data));
 8000d96:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000d9a:	4806      	ldr	r0, [pc, #24]	@ (8000db4 <eth_test_send+0x24>)
 8000d9c:	f000 feca 	bl	8001b34 <eth_send>
 8000da0:	6078      	str	r0, [r7, #4]
	console_printf("eth_send:ercd = %d\n", ercd);
 8000da2:	6879      	ldr	r1, [r7, #4]
 8000da4:	4804      	ldr	r0, [pc, #16]	@ (8000db8 <eth_test_send+0x28>)
 8000da6:	f7ff ff69 	bl	8000c7c <console_printf>
	
}
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	20000000 	.word	0x20000000
 8000db8:	08007328 	.word	0x08007328

08000dbc <eth_test_cmd>:

// コマンド
static void eth_test_cmd(int argc, char *argv[])
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
	uint8_t idx;
	
	// 引数チェック
	if (argc < 2) {
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	dc09      	bgt.n	8000de0 <eth_test_cmd+0x24>
		console_printf("eth_cmd <idx>\n");
 8000dcc:	480f      	ldr	r0, [pc, #60]	@ (8000e0c <eth_test_cmd+0x50>)
 8000dce:	f7ff ff55 	bl	8000c7c <console_printf>
		console_printf("eth_cmd 0 : eth_open\n");
 8000dd2:	480f      	ldr	r0, [pc, #60]	@ (8000e10 <eth_test_cmd+0x54>)
 8000dd4:	f7ff ff52 	bl	8000c7c <console_printf>
		console_printf("eth_cmd 1 : eth_send\n");
 8000dd8:	480e      	ldr	r0, [pc, #56]	@ (8000e14 <eth_test_cmd+0x58>)
 8000dda:	f7ff ff4f 	bl	8000c7c <console_printf>
		return;
 8000dde:	e012      	b.n	8000e06 <eth_test_cmd+0x4a>
	}
	
	// 値設定
	idx = atoi(argv[1]);
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	3304      	adds	r3, #4
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4618      	mov	r0, r3
 8000de8:	f006 f970 	bl	80070cc <atoi>
 8000dec:	4603      	mov	r3, r0
 8000dee:	73fb      	strb	r3, [r7, #15]
	
	if (idx == 0) {
 8000df0:	7bfb      	ldrb	r3, [r7, #15]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d102      	bne.n	8000dfc <eth_test_cmd+0x40>
		eth_test_open();
 8000df6:	f7ff ffb7 	bl	8000d68 <eth_test_open>
 8000dfa:	e004      	b.n	8000e06 <eth_test_cmd+0x4a>
	} else if (idx == 1) {
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d101      	bne.n	8000e06 <eth_test_cmd+0x4a>
		eth_test_send();
 8000e02:	f7ff ffc5 	bl	8000d90 <eth_test_send>
	} else {
		
	}
}
 8000e06:	3710      	adds	r7, #16
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	0800733c 	.word	0x0800733c
 8000e10:	0800734c 	.word	0x0800734c
 8000e14:	08007364 	.word	0x08007364

08000e18 <eth_test_set_cmd>:

// コマンド設定関数
void eth_test_set_cmd(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// コマンドの設定
	cmd.input = "eth_cmd";
 8000e1e:	4b06      	ldr	r3, [pc, #24]	@ (8000e38 <eth_test_set_cmd+0x20>)
 8000e20:	603b      	str	r3, [r7, #0]
	cmd.func = eth_test_cmd;
 8000e22:	4b06      	ldr	r3, [pc, #24]	@ (8000e3c <eth_test_set_cmd+0x24>)
 8000e24:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8000e26:	463b      	mov	r3, r7
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff ff61 	bl	8000cf0 <console_set_command>
}
 8000e2e:	bf00      	nop
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	0800737c 	.word	0x0800737c
 8000e3c:	08000dbd 	.word	0x08000dbd

08000e40 <usart_recv_callback>:
	{USART_CH_1, {USART_LEN_8, USART_STOPBIT_1, USART_PARITY_DISABLE, 115200}},
};

// 受信コールバック
void usart_recv_callback(USART_CH ch, void* p_ctx)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	6039      	str	r1, [r7, #0]
 8000e4a:	71fb      	strb	r3, [r7, #7]
	USART_DRV_CB *this = (USART_DRV_CB*)p_ctx;
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	60fb      	str	r3, [r7, #12]
	
	if (this->rcv_thread_id != NULL) {
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	689b      	ldr	r3, [r3, #8]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d005      	beq.n	8000e64 <usart_recv_callback+0x24>
		// イベント送信
		osSignalSet(this->rcv_thread_id, UART_DRV_RECV_DONE);
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	689b      	ldr	r3, [r3, #8]
 8000e5c:	2102      	movs	r1, #2
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f003 fb84 	bl	800456c <osSignalSet>
	}
}
 8000e64:	bf00      	nop
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <usart_send_callback>:

// 送信コールバック
void usart_send_callback(USART_CH ch, void* p_ctx)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	6039      	str	r1, [r7, #0]
 8000e76:	71fb      	strb	r3, [r7, #7]
	USART_DRV_CB *this = (USART_DRV_CB*)p_ctx;
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	60fb      	str	r3, [r7, #12]
	
	if (this->snd_thread_id != NULL) {
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d005      	beq.n	8000e90 <usart_send_callback+0x24>
		// イベント送信
		osSignalSet(this->snd_thread_id, UART_DRV_SEND_DONE);
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	2101      	movs	r1, #1
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f003 fb6e 	bl	800456c <osSignalSet>
	}
}
 8000e90:	bf00      	nop
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <usart_err_callback>:

// エラーコールバック
void usart_err_callback(USART_CH ch, void* p_ctx)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	6039      	str	r1, [r7, #0]
 8000ea2:	71fb      	strb	r3, [r7, #7]
	USART_DRV_CB *this = (USART_DRV_CB*)p_ctx;
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	60fb      	str	r3, [r7, #12]
	
}
 8000ea8:	bf00      	nop
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <usart_drv_init>:

// 初期化
osStatus usart_drv_init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
	USART_DRV_CB *this;
	USART_DRV_DEV dev;
	
	// 初期化
	for (dev = 0; dev < USART_DRV_DEV_MAX; dev++) {
 8000eba:	2300      	movs	r3, #0
 8000ebc:	71fb      	strb	r3, [r7, #7]
 8000ebe:	e012      	b.n	8000ee6 <usart_drv_init+0x32>
		// 制御ブロックを取得
		this = get_myself(dev);
 8000ec0:	79fa      	ldrb	r2, [r7, #7]
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	4413      	add	r3, r2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	4a0c      	ldr	r2, [pc, #48]	@ (8000efc <usart_drv_init+0x48>)
 8000ecc:	4413      	add	r3, r2
 8000ece:	603b      	str	r3, [r7, #0]
		// 初期化
		memset(this, 0, sizeof(USART_DRV_CB));
 8000ed0:	220c      	movs	r2, #12
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	6838      	ldr	r0, [r7, #0]
 8000ed6:	f006 f991 	bl	80071fc <memset>
		// 状態をクローズ状態に更新
		this->status = ST_CLOSE;
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	2201      	movs	r2, #1
 8000ede:	601a      	str	r2, [r3, #0]
	for (dev = 0; dev < USART_DRV_DEV_MAX; dev++) {
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	71fb      	strb	r3, [r7, #7]
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d0e9      	beq.n	8000ec0 <usart_drv_init+0xc>
	}
	
	return usart_init();
 8000eec:	f000 ffdc 	bl	8001ea8 <usart_init>
 8000ef0:	4603      	mov	r3, r0
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	20004f70 	.word	0x20004f70

08000f00 <usart_drv_open>:

// オープン
osStatus usart_drv_open(USART_DRV_DEV dev)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b088      	sub	sp, #32
 8000f04:	af02      	add	r7, sp, #8
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
	USART_DRV_CB *this;
	const USART_DEV_INFO *p_info;
	uint32_t ercd;
	
	// パラメータチェック
	if (dev >= USART_DRV_DEV_MAX) {
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <usart_drv_open+0x14>
		return osErrorParameter;
 8000f10:	2380      	movs	r3, #128	@ 0x80
 8000f12:	e02b      	b.n	8000f6c <usart_drv_open+0x6c>
	}
	
	// 制御ブロック取得
	this = get_myself(dev);
 8000f14:	79fa      	ldrb	r2, [r7, #7]
 8000f16:	4613      	mov	r3, r2
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	4413      	add	r3, r2
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	4a15      	ldr	r2, [pc, #84]	@ (8000f74 <usart_drv_open+0x74>)
 8000f20:	4413      	add	r3, r2
 8000f22:	617b      	str	r3, [r7, #20]
	
	// クローズ状態でなければ終了
	if (this->status != ST_CLOSE) {
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d001      	beq.n	8000f30 <usart_drv_open+0x30>
		return osErrorParameter;
 8000f2c:	2380      	movs	r3, #128	@ 0x80
 8000f2e:	e01d      	b.n	8000f6c <usart_drv_open+0x6c>
	}
	
	// USART情報取得
	p_info = &usart_info_tbl[dev];
 8000f30:	79fa      	ldrb	r2, [r7, #7]
 8000f32:	4613      	mov	r3, r2
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	4413      	add	r3, r2
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f78 <usart_drv_open+0x78>)
 8000f3c:	4413      	add	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]
	
	// オープン
	if ((ercd = usart_open(p_info->ch, &(p_info->open_par), usart_send_callback, usart_recv_callback, usart_err_callback, this)) != osOK) {
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	7818      	ldrb	r0, [r3, #0]
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	1d19      	adds	r1, r3, #4
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	9301      	str	r3, [sp, #4]
 8000f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f7c <usart_drv_open+0x7c>)
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <usart_drv_open+0x80>)
 8000f52:	4a0c      	ldr	r2, [pc, #48]	@ (8000f84 <usart_drv_open+0x84>)
 8000f54:	f000 ffcc 	bl	8001ef0 <usart_open>
 8000f58:	60f8      	str	r0, [r7, #12]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d103      	bne.n	8000f68 <usart_drv_open+0x68>
		goto EXIT;
	}
	
	// 状態を更新
	this->status = ST_OPEN;
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	2202      	movs	r2, #2
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	e000      	b.n	8000f6a <usart_drv_open+0x6a>
		goto EXIT;
 8000f68:	bf00      	nop
	
EXIT:
	return ercd;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20004f70 	.word	0x20004f70
 8000f78:	080073b8 	.word	0x080073b8
 8000f7c:	08000e99 	.word	0x08000e99
 8000f80:	08000e41 	.word	0x08000e41
 8000f84:	08000e6d 	.word	0x08000e6d

08000f88 <usart_drv_send>:

// 送信
int32_t usart_drv_send(USART_DRV_DEV dev, uint8_t *p_data, uint32_t size, int32_t tmout)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08c      	sub	sp, #48	@ 0x30
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	61b9      	str	r1, [r7, #24]
 8000f90:	617a      	str	r2, [r7, #20]
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	4603      	mov	r3, r0
 8000f96:	77fb      	strb	r3, [r7, #31]
	USART_DRV_CB *this;
	const USART_DEV_INFO *p_info;
	uint32_t ercd;
	uint32_t cnt = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
	
	// パラメータチェック
	if (dev >= USART_DRV_DEV_MAX) {
 8000f9c:	7ffb      	ldrb	r3, [r7, #31]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d002      	beq.n	8000fa8 <usart_drv_send+0x20>
		return -1;
 8000fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa6:	e057      	b.n	8001058 <usart_drv_send+0xd0>
	}
	if (p_data == NULL) {
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d102      	bne.n	8000fb4 <usart_drv_send+0x2c>
		return -1;
 8000fae:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb2:	e051      	b.n	8001058 <usart_drv_send+0xd0>
	}
	
	// 制御ブロック取得
	this = get_myself(dev);
 8000fb4:	7ffa      	ldrb	r2, [r7, #31]
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	4413      	add	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4a28      	ldr	r2, [pc, #160]	@ (8001060 <usart_drv_send+0xd8>)
 8000fc0:	4413      	add	r3, r2
 8000fc2:	627b      	str	r3, [r7, #36]	@ 0x24
	
	// クローズ状態でなければ終了
	if (this->status != ST_OPEN) {
 8000fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d002      	beq.n	8000fd2 <usart_drv_send+0x4a>
		return -1;
 8000fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd0:	e042      	b.n	8001058 <usart_drv_send+0xd0>
	}
	
	// タスク情報を取得
	this->snd_thread_id = osThreadGetId();
 8000fd2:	f003 faaf 	bl	8004534 <osThreadGetId>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fda:	605a      	str	r2, [r3, #4]
	
	// USART情報取得
	p_info = &usart_info_tbl[dev];
 8000fdc:	7ffa      	ldrb	r2, [r7, #31]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	4413      	add	r3, r2
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	4a1f      	ldr	r2, [pc, #124]	@ (8001064 <usart_drv_send+0xdc>)
 8000fe8:	4413      	add	r3, r2
 8000fea:	623b      	str	r3, [r7, #32]
	
	while(1) {
		// 送信
		if ((ercd = usart_send(p_info->ch, p_data, size)) < 0) {
 8000fec:	6a3b      	ldr	r3, [r7, #32]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	697a      	ldr	r2, [r7, #20]
 8000ff2:	69b9      	ldr	r1, [r7, #24]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f000 ffc1 	bl	8001f7c <usart_send>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			goto EXIT;
		} else {
			// 送信できたサイズ分だけ更新
			p_data += ercd;
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001002:	4413      	add	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
			size -= ercd;
 8001006:	697a      	ldr	r2, [r7, #20]
 8001008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800100a:	1ad3      	subs	r3, r2, r3
 800100c:	617b      	str	r3, [r7, #20]
			cnt += ercd;
 800100e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001012:	4413      	add	r3, r2
 8001014:	62bb      	str	r3, [r7, #40]	@ 0x28
			
			// 全データ送信完了
			if (size == 0) {
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d102      	bne.n	8001022 <usart_drv_send+0x9a>
				ercd = cnt;
 800101c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800101e:	62fb      	str	r3, [r7, #44]	@ 0x2c
				break;
 8001020:	e016      	b.n	8001050 <usart_drv_send+0xc8>
				
			// 送信を待たない
			} else if (tmout == 0) {
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d102      	bne.n	800102e <usart_drv_send+0xa6>
				ercd = cnt;
 8001028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800102a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				break;
 800102c:	e010      	b.n	8001050 <usart_drv_send+0xc8>
				
			// 全部送信できていないから待つ場合
			} else if (tmout > 0) {
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	2b00      	cmp	r3, #0
 8001032:	dddb      	ble.n	8000fec <usart_drv_send+0x64>
				// いったんウェイト
				osSignalWait(UART_DRV_SEND_DONE, SLEEP_TIME);
 8001034:	463b      	mov	r3, r7
 8001036:	220a      	movs	r2, #10
 8001038:	2101      	movs	r1, #1
 800103a:	4618      	mov	r0, r3
 800103c:	f003 fad6 	bl	80045ec <osSignalWait>
				tmout -= SLEEP_TIME;
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	3b0a      	subs	r3, #10
 8001044:	613b      	str	r3, [r7, #16]
				// タイムアウト発生
				if (tmout < 0) {
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	2b00      	cmp	r3, #0
 800104a:	dacf      	bge.n	8000fec <usart_drv_send+0x64>
					ercd = cnt;
 800104c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800104e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
		
	}
	
EXIT:
	this->snd_thread_id = NULL;
 8001050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001052:	2200      	movs	r2, #0
 8001054:	605a      	str	r2, [r3, #4]
	
	return ercd;
 8001056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001058:	4618      	mov	r0, r3
 800105a:	3730      	adds	r7, #48	@ 0x30
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20004f70 	.word	0x20004f70
 8001064:	080073b8 	.word	0x080073b8

08001068 <usart_drv_recv>:

// 受信
int32_t usart_drv_recv(USART_DRV_DEV dev, uint8_t *p_data, uint32_t size, int32_t tmout)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b08c      	sub	sp, #48	@ 0x30
 800106c:	af00      	add	r7, sp, #0
 800106e:	61b9      	str	r1, [r7, #24]
 8001070:	617a      	str	r2, [r7, #20]
 8001072:	613b      	str	r3, [r7, #16]
 8001074:	4603      	mov	r3, r0
 8001076:	77fb      	strb	r3, [r7, #31]
	USART_DRV_CB *this;
	const USART_DEV_INFO *p_info;
	uint32_t ercd;
	uint32_t cnt = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	62bb      	str	r3, [r7, #40]	@ 0x28
	
	// パラメータチェック
	if (dev >= USART_DRV_DEV_MAX) {
 800107c:	7ffb      	ldrb	r3, [r7, #31]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d002      	beq.n	8001088 <usart_drv_recv+0x20>
		return -1;
 8001082:	f04f 33ff 	mov.w	r3, #4294967295
 8001086:	e057      	b.n	8001138 <usart_drv_recv+0xd0>
	}
	if (p_data == NULL) {
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d102      	bne.n	8001094 <usart_drv_recv+0x2c>
		return -1;
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
 8001092:	e051      	b.n	8001138 <usart_drv_recv+0xd0>
	}
	
	// 制御ブロック取得
	this = get_myself(dev);
 8001094:	7ffa      	ldrb	r2, [r7, #31]
 8001096:	4613      	mov	r3, r2
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	4413      	add	r3, r2
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	4a28      	ldr	r2, [pc, #160]	@ (8001140 <usart_drv_recv+0xd8>)
 80010a0:	4413      	add	r3, r2
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
	
	// クローズ状態でなければ終了
	if (this->status != ST_OPEN) {
 80010a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d002      	beq.n	80010b2 <usart_drv_recv+0x4a>
		return -1;
 80010ac:	f04f 33ff 	mov.w	r3, #4294967295
 80010b0:	e042      	b.n	8001138 <usart_drv_recv+0xd0>
	}
	
	// タスク情報を取得
	this->rcv_thread_id = osThreadGetId();
 80010b2:	f003 fa3f 	bl	8004534 <osThreadGetId>
 80010b6:	4602      	mov	r2, r0
 80010b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ba:	609a      	str	r2, [r3, #8]
	
	// USART情報取得
	p_info = &usart_info_tbl[dev];
 80010bc:	7ffa      	ldrb	r2, [r7, #31]
 80010be:	4613      	mov	r3, r2
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	4413      	add	r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	4a1f      	ldr	r2, [pc, #124]	@ (8001144 <usart_drv_recv+0xdc>)
 80010c8:	4413      	add	r3, r2
 80010ca:	623b      	str	r3, [r7, #32]
	
	while(1) {
		// 送信
		if ((ercd = usart_recv(p_info->ch, p_data, size)) < 0) {
 80010cc:	6a3b      	ldr	r3, [r7, #32]
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	697a      	ldr	r2, [r7, #20]
 80010d2:	69b9      	ldr	r1, [r7, #24]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f000 ffbd 	bl	8002054 <usart_recv>
 80010da:	4603      	mov	r3, r0
 80010dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			goto EXIT;
		} else {
			// 受信できたサイズ分だけ更新
			p_data += ercd;
 80010de:	69ba      	ldr	r2, [r7, #24]
 80010e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010e2:	4413      	add	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
			size -= ercd;
 80010e6:	697a      	ldr	r2, [r7, #20]
 80010e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	617b      	str	r3, [r7, #20]
			cnt += ercd;
 80010ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010f2:	4413      	add	r3, r2
 80010f4:	62bb      	str	r3, [r7, #40]	@ 0x28
			
			// 全データ受信完了
			if (size == 0) {
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d102      	bne.n	8001102 <usart_drv_recv+0x9a>
				ercd = cnt;
 80010fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
				break;
 8001100:	e016      	b.n	8001130 <usart_drv_recv+0xc8>
				
			// 受信を待たない
			} else if (tmout == 0) {
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <usart_drv_recv+0xa6>
				ercd = cnt;
 8001108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800110a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				break;
 800110c:	e010      	b.n	8001130 <usart_drv_recv+0xc8>
				
			// 全部送信できていないから待つ場合
			} else if (tmout > 0) {
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	2b00      	cmp	r3, #0
 8001112:	dddb      	ble.n	80010cc <usart_drv_recv+0x64>
				// いったんウェイト
				osSignalWait(UART_DRV_RECV_DONE, SLEEP_TIME);
 8001114:	463b      	mov	r3, r7
 8001116:	220a      	movs	r2, #10
 8001118:	2102      	movs	r1, #2
 800111a:	4618      	mov	r0, r3
 800111c:	f003 fa66 	bl	80045ec <osSignalWait>
				tmout -= SLEEP_TIME;
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	3b0a      	subs	r3, #10
 8001124:	613b      	str	r3, [r7, #16]
				// タイムアウト発生
				if (tmout < 0) {
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	2b00      	cmp	r3, #0
 800112a:	dacf      	bge.n	80010cc <usart_drv_recv+0x64>
					ercd = cnt;
 800112c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800112e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
		
	}
	
EXIT:
	this->rcv_thread_id = NULL;
 8001130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001132:	2200      	movs	r2, #0
 8001134:	609a      	str	r2, [r3, #8]
	
	return ercd;
 8001136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	
}
 8001138:	4618      	mov	r0, r3
 800113a:	3730      	adds	r7, #48	@ 0x30
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20004f70 	.word	0x20004f70
 8001144:	080073b8 	.word	0x080073b8

08001148 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	4a07      	ldr	r2, [pc, #28]	@ (8001174 <vApplicationGetIdleTaskMemory+0x2c>)
 8001158:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	4a06      	ldr	r2, [pc, #24]	@ (8001178 <vApplicationGetIdleTaskMemory+0x30>)
 800115e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001166:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001168:	bf00      	nop
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	20004f7c 	.word	0x20004f7c
 8001178:	20004fd0 	.word	0x20004fd0

0800117c <tmp_mx_eth_init>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static ETH_HandleTypeDef tmp_heth;
extern void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle);
static void tmp_mx_eth_init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	tmp_heth.Instance = ETH;
 8001180:	4b03      	ldr	r3, [pc, #12]	@ (8001190 <tmp_mx_eth_init+0x14>)
 8001182:	4a04      	ldr	r2, [pc, #16]	@ (8001194 <tmp_mx_eth_init+0x18>)
 8001184:	601a      	str	r2, [r3, #0]
	
	HAL_ETH_MspInit(&tmp_heth);
 8001186:	4802      	ldr	r0, [pc, #8]	@ (8001190 <tmp_mx_eth_init+0x14>)
 8001188:	f000 f982 	bl	8001490 <HAL_ETH_MspInit>
}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}
 8001190:	2000545c 	.word	0x2000545c
 8001194:	40028000 	.word	0x40028000

08001198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001198:	b5b0      	push	{r4, r5, r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t i, size;
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800119e:	f000 f91d 	bl	80013dc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011a2:	f000 ffde 	bl	8002162 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a6:	f000 f843 	bl	8001230 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011aa:	f000 f8df 	bl	800136c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80011ae:	f000 f8ad 	bl	800130c <MX_USART1_UART_Init>
  //MX_ETH_Init();
  /* USER CODE BEGIN 2 */
	tmp_mx_eth_init();
 80011b2:	f7ff ffe3 	bl	800117c <tmp_mx_eth_init>
	// 初期化
	size = sizeof(init_func)/sizeof(init_func[0]);
 80011b6:	2303      	movs	r3, #3
 80011b8:	77bb      	strb	r3, [r7, #30]
	for (i = 0; i < size; i++) {
 80011ba:	2300      	movs	r3, #0
 80011bc:	77fb      	strb	r3, [r7, #31]
 80011be:	e007      	b.n	80011d0 <main+0x38>
		init_func[i]();
 80011c0:	7ffb      	ldrb	r3, [r7, #31]
 80011c2:	4a17      	ldr	r2, [pc, #92]	@ (8001220 <main+0x88>)
 80011c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c8:	4798      	blx	r3
	for (i = 0; i < size; i++) {
 80011ca:	7ffb      	ldrb	r3, [r7, #31]
 80011cc:	3301      	adds	r3, #1
 80011ce:	77fb      	strb	r3, [r7, #31]
 80011d0:	7ffa      	ldrb	r2, [r7, #31]
 80011d2:	7fbb      	ldrb	r3, [r7, #30]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d3f3      	bcc.n	80011c0 <main+0x28>
	}
	// コマンド
	size = sizeof(cmd_func)/sizeof(cmd_func[0]);
 80011d8:	2301      	movs	r3, #1
 80011da:	77bb      	strb	r3, [r7, #30]
	for (i = 0; i < size; i++) {
 80011dc:	2300      	movs	r3, #0
 80011de:	77fb      	strb	r3, [r7, #31]
 80011e0:	e004      	b.n	80011ec <main+0x54>
		cmd_func[i]();
 80011e2:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <main+0x8c>)
 80011e4:	4798      	blx	r3
	for (i = 0; i < size; i++) {
 80011e6:	7ffb      	ldrb	r3, [r7, #31]
 80011e8:	3301      	adds	r3, #1
 80011ea:	77fb      	strb	r3, [r7, #31]
 80011ec:	7ffa      	ldrb	r2, [r7, #31]
 80011ee:	7fbb      	ldrb	r3, [r7, #30]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d3f6      	bcc.n	80011e2 <main+0x4a>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80011f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001228 <main+0x90>)
 80011f6:	463c      	mov	r4, r7
 80011f8:	461d      	mov	r5, r3
 80011fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001202:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001206:	463b      	mov	r3, r7
 8001208:	2100      	movs	r1, #0
 800120a:	4618      	mov	r0, r3
 800120c:	f003 f946 	bl	800449c <osThreadCreate>
 8001210:	4603      	mov	r3, r0
 8001212:	4a06      	ldr	r2, [pc, #24]	@ (800122c <main+0x94>)
 8001214:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001216:	f003 f93a 	bl	800448e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800121a:	bf00      	nop
 800121c:	e7fd      	b.n	800121a <main+0x82>
 800121e:	bf00      	nop
 8001220:	080073c4 	.word	0x080073c4
 8001224:	08000e19 	.word	0x08000e19
 8001228:	08007390 	.word	0x08007390
 800122c:	20005458 	.word	0x20005458

08001230 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b094      	sub	sp, #80	@ 0x50
 8001234:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	2234      	movs	r2, #52	@ 0x34
 800123c:	2100      	movs	r1, #0
 800123e:	4618      	mov	r0, r3
 8001240:	f005 ffdc 	bl	80071fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001244:	f107 0308 	add.w	r3, r7, #8
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001254:	4b2b      	ldr	r3, [pc, #172]	@ (8001304 <SystemClock_Config+0xd4>)
 8001256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001258:	4a2a      	ldr	r2, [pc, #168]	@ (8001304 <SystemClock_Config+0xd4>)
 800125a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800125e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001260:	4b28      	ldr	r3, [pc, #160]	@ (8001304 <SystemClock_Config+0xd4>)
 8001262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001264:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001268:	607b      	str	r3, [r7, #4]
 800126a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800126c:	4b26      	ldr	r3, [pc, #152]	@ (8001308 <SystemClock_Config+0xd8>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a25      	ldr	r2, [pc, #148]	@ (8001308 <SystemClock_Config+0xd8>)
 8001272:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001276:	6013      	str	r3, [r2, #0]
 8001278:	4b23      	ldr	r3, [pc, #140]	@ (8001308 <SystemClock_Config+0xd8>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001280:	603b      	str	r3, [r7, #0]
 8001282:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001284:	2302      	movs	r3, #2
 8001286:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001288:	2301      	movs	r3, #1
 800128a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800128c:	2310      	movs	r3, #16
 800128e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001290:	2302      	movs	r3, #2
 8001292:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001294:	2300      	movs	r3, #0
 8001296:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001298:	2308      	movs	r3, #8
 800129a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 800129c:	23d8      	movs	r3, #216	@ 0xd8
 800129e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012a0:	2302      	movs	r3, #2
 80012a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80012a4:	2302      	movs	r3, #2
 80012a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80012a8:	2302      	movs	r3, #2
 80012aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ac:	f107 031c 	add.w	r3, r7, #28
 80012b0:	4618      	mov	r0, r3
 80012b2:	f001 fb39 	bl	8002928 <HAL_RCC_OscConfig>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80012bc:	f000 f8ba 	bl	8001434 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80012c0:	f001 fae2 	bl	8002888 <HAL_PWREx_EnableOverDrive>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80012ca:	f000 f8b3 	bl	8001434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ce:	230f      	movs	r3, #15
 80012d0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012d2:	2302      	movs	r3, #2
 80012d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012da:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80012de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012e4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80012e6:	f107 0308 	add.w	r3, r7, #8
 80012ea:	2107      	movs	r1, #7
 80012ec:	4618      	mov	r0, r3
 80012ee:	f001 fdc9 	bl	8002e84 <HAL_RCC_ClockConfig>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80012f8:	f000 f89c 	bl	8001434 <Error_Handler>
  }
}
 80012fc:	bf00      	nop
 80012fe:	3750      	adds	r7, #80	@ 0x50
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40023800 	.word	0x40023800
 8001308:	40007000 	.word	0x40007000

0800130c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001310:	4b14      	ldr	r3, [pc, #80]	@ (8001364 <MX_USART1_UART_Init+0x58>)
 8001312:	4a15      	ldr	r2, [pc, #84]	@ (8001368 <MX_USART1_UART_Init+0x5c>)
 8001314:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001316:	4b13      	ldr	r3, [pc, #76]	@ (8001364 <MX_USART1_UART_Init+0x58>)
 8001318:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800131c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800131e:	4b11      	ldr	r3, [pc, #68]	@ (8001364 <MX_USART1_UART_Init+0x58>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001324:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <MX_USART1_UART_Init+0x58>)
 8001326:	2200      	movs	r2, #0
 8001328:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800132a:	4b0e      	ldr	r3, [pc, #56]	@ (8001364 <MX_USART1_UART_Init+0x58>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001330:	4b0c      	ldr	r3, [pc, #48]	@ (8001364 <MX_USART1_UART_Init+0x58>)
 8001332:	220c      	movs	r2, #12
 8001334:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001336:	4b0b      	ldr	r3, [pc, #44]	@ (8001364 <MX_USART1_UART_Init+0x58>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800133c:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <MX_USART1_UART_Init+0x58>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001342:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <MX_USART1_UART_Init+0x58>)
 8001344:	2200      	movs	r2, #0
 8001346:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001348:	4b06      	ldr	r3, [pc, #24]	@ (8001364 <MX_USART1_UART_Init+0x58>)
 800134a:	2200      	movs	r2, #0
 800134c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800134e:	4805      	ldr	r0, [pc, #20]	@ (8001364 <MX_USART1_UART_Init+0x58>)
 8001350:	f002 fba6 	bl	8003aa0 <HAL_UART_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800135a:	f000 f86b 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	200053d0 	.word	0x200053d0
 8001368:	40011000 	.word	0x40011000

0800136c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001372:	4b15      	ldr	r3, [pc, #84]	@ (80013c8 <MX_GPIO_Init+0x5c>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a14      	ldr	r2, [pc, #80]	@ (80013c8 <MX_GPIO_Init+0x5c>)
 8001378:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <MX_GPIO_Init+0x5c>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	4b0f      	ldr	r3, [pc, #60]	@ (80013c8 <MX_GPIO_Init+0x5c>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	4a0e      	ldr	r2, [pc, #56]	@ (80013c8 <MX_GPIO_Init+0x5c>)
 8001390:	f043 0301 	orr.w	r3, r3, #1
 8001394:	6313      	str	r3, [r2, #48]	@ 0x30
 8001396:	4b0c      	ldr	r3, [pc, #48]	@ (80013c8 <MX_GPIO_Init+0x5c>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	60bb      	str	r3, [r7, #8]
 80013a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a2:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <MX_GPIO_Init+0x5c>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	4a08      	ldr	r2, [pc, #32]	@ (80013c8 <MX_GPIO_Init+0x5c>)
 80013a8:	f043 0304 	orr.w	r3, r3, #4
 80013ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ae:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <MX_GPIO_Init+0x5c>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	f003 0304 	and.w	r3, r3, #4
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80013ba:	bf00      	nop
 80013bc:	3714      	adds	r7, #20
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	40023800 	.word	0x40023800

080013cc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80013d4:	2001      	movs	r0, #1
 80013d6:	f003 f8b4 	bl	8004542 <osDelay>
 80013da:	e7fb      	b.n	80013d4 <StartDefaultTask+0x8>

080013dc <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80013e2:	463b      	mov	r3, r7
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80013ee:	f001 f827 	bl	8002440 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80013f2:	2301      	movs	r3, #1
 80013f4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80013fe:	231f      	movs	r3, #31
 8001400:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001402:	2387      	movs	r3, #135	@ 0x87
 8001404:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001406:	2300      	movs	r3, #0
 8001408:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800140a:	2300      	movs	r3, #0
 800140c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800140e:	2301      	movs	r3, #1
 8001410:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001412:	2301      	movs	r3, #1
 8001414:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001416:	2300      	movs	r3, #0
 8001418:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800141a:	2300      	movs	r3, #0
 800141c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800141e:	463b      	mov	r3, r7
 8001420:	4618      	mov	r0, r3
 8001422:	f001 f845 	bl	80024b0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001426:	2004      	movs	r0, #4
 8001428:	f001 f822 	bl	8002470 <HAL_MPU_Enable>

}
 800142c:	bf00      	nop
 800142e:	3710      	adds	r7, #16
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001438:	b672      	cpsid	i
}
 800143a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <Error_Handler+0x8>

08001440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001446:	4b11      	ldr	r3, [pc, #68]	@ (800148c <HAL_MspInit+0x4c>)
 8001448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144a:	4a10      	ldr	r2, [pc, #64]	@ (800148c <HAL_MspInit+0x4c>)
 800144c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001450:	6413      	str	r3, [r2, #64]	@ 0x40
 8001452:	4b0e      	ldr	r3, [pc, #56]	@ (800148c <HAL_MspInit+0x4c>)
 8001454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001456:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800145e:	4b0b      	ldr	r3, [pc, #44]	@ (800148c <HAL_MspInit+0x4c>)
 8001460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001462:	4a0a      	ldr	r2, [pc, #40]	@ (800148c <HAL_MspInit+0x4c>)
 8001464:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001468:	6453      	str	r3, [r2, #68]	@ 0x44
 800146a:	4b08      	ldr	r3, [pc, #32]	@ (800148c <HAL_MspInit+0x4c>)
 800146c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800146e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001472:	603b      	str	r3, [r7, #0]
 8001474:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	210f      	movs	r1, #15
 800147a:	f06f 0001 	mvn.w	r0, #1
 800147e:	f000 ffa8 	bl	80023d2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40023800 	.word	0x40023800

08001490 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08e      	sub	sp, #56	@ 0x38
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
 80014a6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a48      	ldr	r2, [pc, #288]	@ (80015d0 <HAL_ETH_MspInit+0x140>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	f040 8089 	bne.w	80015c6 <HAL_ETH_MspInit+0x136>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80014b4:	4b47      	ldr	r3, [pc, #284]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 80014b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b8:	4a46      	ldr	r2, [pc, #280]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 80014ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014be:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c0:	4b44      	ldr	r3, [pc, #272]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 80014c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014c8:	623b      	str	r3, [r7, #32]
 80014ca:	6a3b      	ldr	r3, [r7, #32]
 80014cc:	4b41      	ldr	r3, [pc, #260]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 80014ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d0:	4a40      	ldr	r2, [pc, #256]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 80014d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80014d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d8:	4b3e      	ldr	r3, [pc, #248]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 80014da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014e0:	61fb      	str	r3, [r7, #28]
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	4b3b      	ldr	r3, [pc, #236]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 80014e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e8:	4a3a      	ldr	r2, [pc, #232]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 80014ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80014ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f0:	4b38      	ldr	r3, [pc, #224]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 80014f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80014f8:	61bb      	str	r3, [r7, #24]
 80014fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80014fc:	4b35      	ldr	r3, [pc, #212]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 80014fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001500:	4a34      	ldr	r2, [pc, #208]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 8001502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001506:	6313      	str	r3, [r2, #48]	@ 0x30
 8001508:	4b32      	ldr	r3, [pc, #200]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 800150a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001514:	4b2f      	ldr	r3, [pc, #188]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 8001516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001518:	4a2e      	ldr	r2, [pc, #184]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 800151a:	f043 0304 	orr.w	r3, r3, #4
 800151e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001520:	4b2c      	ldr	r3, [pc, #176]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 8001522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001524:	f003 0304 	and.w	r3, r3, #4
 8001528:	613b      	str	r3, [r7, #16]
 800152a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152c:	4b29      	ldr	r3, [pc, #164]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 800152e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001530:	4a28      	ldr	r2, [pc, #160]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 8001532:	f043 0301 	orr.w	r3, r3, #1
 8001536:	6313      	str	r3, [r2, #48]	@ 0x30
 8001538:	4b26      	ldr	r3, [pc, #152]	@ (80015d4 <HAL_ETH_MspInit+0x144>)
 800153a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_11;
 8001544:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154a:	2302      	movs	r3, #2
 800154c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001552:	2303      	movs	r3, #3
 8001554:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001556:	230b      	movs	r3, #11
 8001558:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800155a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800155e:	4619      	mov	r1, r3
 8001560:	481d      	ldr	r0, [pc, #116]	@ (80015d8 <HAL_ETH_MspInit+0x148>)
 8001562:	f000 ffe5 	bl	8002530 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001566:	2332      	movs	r3, #50	@ 0x32
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156a:	2302      	movs	r3, #2
 800156c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156e:	2300      	movs	r3, #0
 8001570:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001572:	2303      	movs	r3, #3
 8001574:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001576:	230b      	movs	r3, #11
 8001578:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800157a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800157e:	4619      	mov	r1, r3
 8001580:	4816      	ldr	r0, [pc, #88]	@ (80015dc <HAL_ETH_MspInit+0x14c>)
 8001582:	f000 ffd5 	bl	8002530 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8001586:	2386      	movs	r3, #134	@ 0x86
 8001588:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158a:	2302      	movs	r3, #2
 800158c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158e:	2300      	movs	r3, #0
 8001590:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001592:	2303      	movs	r3, #3
 8001594:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001596:	230b      	movs	r3, #11
 8001598:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800159e:	4619      	mov	r1, r3
 80015a0:	480f      	ldr	r0, [pc, #60]	@ (80015e0 <HAL_ETH_MspInit+0x150>)
 80015a2:	f000 ffc5 	bl	8002530 <HAL_GPIO_Init>

    /* ETH interrupt Init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2105      	movs	r1, #5
 80015aa:	203d      	movs	r0, #61	@ 0x3d
 80015ac:	f000 ff11 	bl	80023d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80015b0:	203d      	movs	r0, #61	@ 0x3d
 80015b2:	f000 ff2a 	bl	800240a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 5, 0);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2105      	movs	r1, #5
 80015ba:	203e      	movs	r0, #62	@ 0x3e
 80015bc:	f000 ff09 	bl	80023d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 80015c0:	203e      	movs	r0, #62	@ 0x3e
 80015c2:	f000 ff22 	bl	800240a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80015c6:	bf00      	nop
 80015c8:	3738      	adds	r7, #56	@ 0x38
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40028000 	.word	0x40028000
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40021800 	.word	0x40021800
 80015dc:	40020800 	.word	0x40020800
 80015e0:	40020000 	.word	0x40020000

080015e4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b0ae      	sub	sp, #184	@ 0xb8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ec:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	2290      	movs	r2, #144	@ 0x90
 8001602:	2100      	movs	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f005 fdf9 	bl	80071fc <memset>
  if(huart->Instance==USART1)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a25      	ldr	r2, [pc, #148]	@ (80016a4 <HAL_UART_MspInit+0xc0>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d143      	bne.n	800169c <HAL_UART_MspInit+0xb8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001614:	2340      	movs	r3, #64	@ 0x40
 8001616:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001618:	2300      	movs	r3, #0
 800161a:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800161c:	f107 0314 	add.w	r3, r7, #20
 8001620:	4618      	mov	r0, r3
 8001622:	f001 fe15 	bl	8003250 <HAL_RCCEx_PeriphCLKConfig>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800162c:	f7ff ff02 	bl	8001434 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001630:	4b1d      	ldr	r3, [pc, #116]	@ (80016a8 <HAL_UART_MspInit+0xc4>)
 8001632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001634:	4a1c      	ldr	r2, [pc, #112]	@ (80016a8 <HAL_UART_MspInit+0xc4>)
 8001636:	f043 0310 	orr.w	r3, r3, #16
 800163a:	6453      	str	r3, [r2, #68]	@ 0x44
 800163c:	4b1a      	ldr	r3, [pc, #104]	@ (80016a8 <HAL_UART_MspInit+0xc4>)
 800163e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001640:	f003 0310 	and.w	r3, r3, #16
 8001644:	613b      	str	r3, [r7, #16]
 8001646:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001648:	4b17      	ldr	r3, [pc, #92]	@ (80016a8 <HAL_UART_MspInit+0xc4>)
 800164a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164c:	4a16      	ldr	r2, [pc, #88]	@ (80016a8 <HAL_UART_MspInit+0xc4>)
 800164e:	f043 0301 	orr.w	r3, r3, #1
 8001652:	6313      	str	r3, [r2, #48]	@ 0x30
 8001654:	4b14      	ldr	r3, [pc, #80]	@ (80016a8 <HAL_UART_MspInit+0xc4>)
 8001656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001658:	f003 0301 	and.w	r3, r3, #1
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8001660:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001664:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001668:	2302      	movs	r3, #2
 800166a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001674:	2303      	movs	r3, #3
 8001676:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800167a:	2307      	movs	r3, #7
 800167c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001680:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001684:	4619      	mov	r1, r3
 8001686:	4809      	ldr	r0, [pc, #36]	@ (80016ac <HAL_UART_MspInit+0xc8>)
 8001688:	f000 ff52 	bl	8002530 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800168c:	2200      	movs	r2, #0
 800168e:	2105      	movs	r1, #5
 8001690:	2025      	movs	r0, #37	@ 0x25
 8001692:	f000 fe9e 	bl	80023d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001696:	2025      	movs	r0, #37	@ 0x25
 8001698:	f000 feb7 	bl	800240a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800169c:	bf00      	nop
 800169e:	37b8      	adds	r7, #184	@ 0xb8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40011000 	.word	0x40011000
 80016a8:	40023800 	.word	0x40023800
 80016ac:	40020000 	.word	0x40020000

080016b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016b4:	bf00      	nop
 80016b6:	e7fd      	b.n	80016b4 <NMI_Handler+0x4>

080016b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016bc:	bf00      	nop
 80016be:	e7fd      	b.n	80016bc <HardFault_Handler+0x4>

080016c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c4:	bf00      	nop
 80016c6:	e7fd      	b.n	80016c4 <MemManage_Handler+0x4>

080016c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016cc:	bf00      	nop
 80016ce:	e7fd      	b.n	80016cc <BusFault_Handler+0x4>

080016d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d4:	bf00      	nop
 80016d6:	e7fd      	b.n	80016d4 <UsageFault_Handler+0x4>

080016d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016dc:	bf00      	nop
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr

080016e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ea:	f000 fd77 	bl	80021dc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80016ee:	f004 fdb7 	bl	8006260 <xTaskGetSchedulerState>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d001      	beq.n	80016fc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80016f8:	f005 fa66 	bl	8006bc8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}

08001700 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001704:	4b06      	ldr	r3, [pc, #24]	@ (8001720 <SystemInit+0x20>)
 8001706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800170a:	4a05      	ldr	r2, [pc, #20]	@ (8001720 <SystemInit+0x20>)
 800170c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001710:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e000ed00 	.word	0xe000ed00

08001724 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8001724:	b480      	push	{r7}
 8001726:	b087      	sub	sp, #28
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8001736:	2320      	movs	r3, #32
 8001738:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800173a:	f3bf 8f4f 	dsb	sy
}
 800173e:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8001740:	e00b      	b.n	800175a <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 8001742:	4a0d      	ldr	r2, [pc, #52]	@ (8001778 <SCB_CleanDCache_by_Addr+0x54>)
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	4413      	add	r3, r2
 8001750:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8001752:	697a      	ldr	r2, [r7, #20]
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	2b00      	cmp	r3, #0
 800175e:	dcf0      	bgt.n	8001742 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8001760:	f3bf 8f4f 	dsb	sy
}
 8001764:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001766:	f3bf 8f6f 	isb	sy
}
 800176a:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 800176c:	bf00      	nop
 800176e:	371c      	adds	r7, #28
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <ETH_IRQHandler>:
} TX_DESCRIPTOR;
static TX_DESCRIPTOR tx_descriptor[TX_DISCRIPTOR_NUM] __ALIGNED(32);

// 割り込みハンドラ
void ETH_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
	ETH_CB *this = get_myself();
 8001782:	4b20      	ldr	r3, [pc, #128]	@ (8001804 <ETH_IRQHandler+0x88>)
 8001784:	617b      	str	r3, [r7, #20]
	uint16_t macsr;
	uint32_t dmasr;
	uint32_t dmaier;
	
	// レジスタのベースアドレスを取得
	p_reg = ch_info_tbl.p_reg;
 8001786:	4b20      	ldr	r3, [pc, #128]	@ (8001808 <ETH_IRQHandler+0x8c>)
 8001788:	613b      	str	r3, [r7, #16]
	
	// 各レジスタの値を取得
	macsr = p_reg->MACSR;
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800178e:	81fb      	strh	r3, [r7, #14]
	dmasr = p_reg->DMASR;
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001796:	695b      	ldr	r3, [r3, #20]
 8001798:	60bb      	str	r3, [r7, #8]
	dmaier = p_reg->DMAIER;
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	607b      	str	r3, [r7, #4]
	
	// エラー確認
	if ((dmasr & ETH_DMASR_EBS) != 0) {
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d006      	beq.n	80017bc <ETH_IRQHandler+0x40>
		// イベント送信
		osSignalSet(this->thread_id, EVT_SEND_FAIL);
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	2104      	movs	r1, #4
 80017b4:	4618      	mov	r0, r3
 80017b6:	f002 fed9 	bl	800456c <osSignalSet>
		return;
 80017ba:	e020      	b.n	80017fe <ETH_IRQHandler+0x82>
	}
	
	// 受信完了
	if (((dmaier & ETH_DMAIER_RIE) != 0) && ((dmasr & ETH_DMASR_RS) != 0)) {
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00b      	beq.n	80017de <ETH_IRQHandler+0x62>
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d006      	beq.n	80017de <ETH_IRQHandler+0x62>
		// イベント送信
		osSignalSet(this->thread_id, EVT_RECV_SUCCESS);
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	2102      	movs	r1, #2
 80017d6:	4618      	mov	r0, r3
 80017d8:	f002 fec8 	bl	800456c <osSignalSet>
 80017dc:	e00f      	b.n	80017fe <ETH_IRQHandler+0x82>
		
	// 送信完了
	} else if (((dmaier & ETH_DMAIER_TIE) != 0) && ((dmasr & ETH_DMASR_TS) != 0)) {
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d00a      	beq.n	80017fe <ETH_IRQHandler+0x82>
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d005      	beq.n	80017fe <ETH_IRQHandler+0x82>
		// イベント送信
		osSignalSet(this->thread_id, EVT_SEND_SUCCESS);
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	2101      	movs	r1, #1
 80017f8:	4618      	mov	r0, r3
 80017fa:	f002 feb7 	bl	800456c <osSignalSet>
	// その他
	} else {
		;
		
	}
}
 80017fe:	3718      	adds	r7, #24
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	2000550c 	.word	0x2000550c
 8001808:	40028000 	.word	0x40028000

0800180c <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
	
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
	...

0800181c <dma_reset>:

// DMAリセット
static void dma_reset(ETH_TypeDef *p_reg)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
	uint32_t timeout = 1000;
 8001824:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001828:	60fb      	str	r3, [r7, #12]
	
	p_reg->MACCR &= ~(ETH_MACCR_TE | ETH_MACCR_RE);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f023 020c 	bic.w	r2, r3, #12
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	601a      	str	r2, [r3, #0]
	p_reg->DMAOMR &= ~(ETH_DMAOMR_ST | ETH_DMAOMR_SR);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800183c:	699a      	ldr	r2, [r3, #24]
 800183e:	4b13      	ldr	r3, [pc, #76]	@ (800188c <dma_reset+0x70>)
 8001840:	4013      	ands	r3, r2
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001848:	6193      	str	r3, [r2, #24]
	p_reg->DMABMR |= ETH_DMABMR_SR;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f043 0301 	orr.w	r3, r3, #1
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800185c:	6013      	str	r3, [r2, #0]
	while ((p_reg->DMABMR & ETH_DMABMR_SR) != 0) {
 800185e:	e005      	b.n	800186c <dma_reset+0x50>
		if (--timeout == 0) {
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	3b01      	subs	r3, #1
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d008      	beq.n	800187e <dma_reset+0x62>
	while ((p_reg->DMABMR & ETH_DMABMR_SR) != 0) {
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0301 	and.w	r3, r3, #1
 8001878:	2b00      	cmp	r3, #0
 800187a:	d1f1      	bne.n	8001860 <dma_reset+0x44>
			break;  // SR が読めない errata 対策
		}
	}
}
 800187c:	e000      	b.n	8001880 <dma_reset+0x64>
			break;  // SR が読めない errata 対策
 800187e:	bf00      	nop
}
 8001880:	bf00      	nop
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	ffffdffd 	.word	0xffffdffd

08001890 <eth_config>:

// レジスタ設定
static void eth_config(ETH_TypeDef *p_reg)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
	uint32_t loopback_setting;
	volatile uint32_t tmp_reg;
	
	// クロック有効
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8001898:	4b49      	ldr	r3, [pc, #292]	@ (80019c0 <eth_config+0x130>)
 800189a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189c:	4a48      	ldr	r2, [pc, #288]	@ (80019c0 <eth_config+0x130>)
 800189e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80018a4:	4b46      	ldr	r3, [pc, #280]	@ (80019c0 <eth_config+0x130>)
 80018a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	68fb      	ldr	r3, [r7, #12]
	
	  /* Select MII or RMII Mode*/
	SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80018b0:	4b44      	ldr	r3, [pc, #272]	@ (80019c4 <eth_config+0x134>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	4a43      	ldr	r2, [pc, #268]	@ (80019c4 <eth_config+0x134>)
 80018b6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80018ba:	6053      	str	r3, [r2, #4]
	SYSCFG->PMC |= (uint32_t)HAL_ETH_RMII_MODE;	
 80018bc:	4b41      	ldr	r3, [pc, #260]	@ (80019c4 <eth_config+0x134>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	4a40      	ldr	r2, [pc, #256]	@ (80019c4 <eth_config+0x134>)
 80018c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80018c6:	6053      	str	r3, [r2, #4]
	
	// DMAリセット
	dma_reset(p_reg);
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f7ff ffa7 	bl	800181c <dma_reset>
	
	// 送信ディスクリプタのアドレスを設定
	p_reg->DMATDLAR = (uint32_t)&(tx_descriptor[0]);
 80018ce:	4a3e      	ldr	r2, [pc, #248]	@ (80019c8 <eth_config+0x138>)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018d6:	611a      	str	r2, [r3, #16]
	
	// DMA設定
	// Tx FIFO : 256 bytes
	// Rx FIFO : 128 bytes
	// バースト長は16word(16*4=64byte)
	p_reg->DMABMR |= (ETH_DMABMR_FB | ETH_DMABMR_AAB | ETH_DMABMR_PBL_16Beat);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	4b3a      	ldr	r3, [pc, #232]	@ (80019cc <eth_config+0x13c>)
 80018e2:	4313      	orrs	r3, r2
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80018ea:	6013      	str	r3, [r2, #0]
	tmp_reg = p_reg->DMABMR;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	613b      	str	r3, [r7, #16]
	// ディレイ
	osDelay(1);
 80018f6:	2001      	movs	r0, #1
 80018f8:	f002 fe23 	bl	8004542 <osDelay>
	
	// ループバック設定
#ifdef LOOPBACK_TEST_ENABLE
	// ROD(1)  : Receive own 有効 → 
	loopback_setting = ETH_MACCR_ROD | ETH_MACCR_LM;
 80018fc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001900:	617b      	str	r3, [r7, #20]
	// CSTF(1) : CRC stripping有効 → FCSを削除してバッファに格納
	// WD(0)   : ウォッチドッグ有効 → 2048byte以降は切り捨てる
	// JD(0)   : Jabber 有効 → 2048byte以上送信しようとすると
	// IPCO(1) : - IPヘッダー、TCP/UDPチェックサムを自動検証
	// APCS(1) : - パディング領域とFCSを自動的に除去
	p_reg->MACCR = ETH_MACCR_CSTF | ETH_MACCR_IPCO | ETH_MACCR_APCS;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a32      	ldr	r2, [pc, #200]	@ (80019d0 <eth_config+0x140>)
 8001906:	601a      	str	r2, [r3, #0]
	// PAM(0)  : マルチキャストアドレスは ハッシュテーブルや完全一致フィルタで選別される
	// DAIF(0) : 宛先MACアドレスが MACA1HR/MACA1LR に一致すれば受信
	// HM(0)   : マルチキャストアドレスはハッシュフィルタされない
	// HU(0)   : ユニキャストアドレスは完全一致（Perfect Filter）でのみ受信
	// PM(0)   : - MACアドレスフィルタが有効。自分宛のフレームのみ受信
 	p_reg->MACFFR = 0;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	605a      	str	r2, [r3, #4]
	
	// ハッシュフィルタは使用しない
	p_reg->MACHTHR = 0;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	609a      	str	r2, [r3, #8]
	p_reg->MACHTLR = 0;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	60da      	str	r2, [r3, #12]
	
	// フロー制御
	// いったんデフォルト設定
	p_reg->MACFCR = 0;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	619a      	str	r2, [r3, #24]
	
	// VLAN設定
	// VLANはいったん使わない
	p_reg->MACVLANTR = 0;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2200      	movs	r2, #0
 8001924:	61da      	str	r2, [r3, #28]
	
	// ウェイクアップ設定
	// ウェイクアップはいったん使わない
	p_reg->MACRWUFFR = 0;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	629a      	str	r2, [r3, #40]	@ 0x28
	p_reg->MACPMTCSR = 0;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	62da      	str	r2, [r3, #44]	@ 0x2c
	
	// マックアドレス設定
	p_reg->MACA0HR = (((uint32_t)mac_address[5] << 8) | ((uint32_t)mac_address[4] << 0));
 8001932:	2301      	movs	r3, #1
 8001934:	021b      	lsls	r3, r3, #8
 8001936:	2200      	movs	r2, #0
 8001938:	431a      	orrs	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	641a      	str	r2, [r3, #64]	@ 0x40
	p_reg->MACA0LR = (((uint32_t)mac_address[3] << 24) | ((uint32_t)mac_address[2] << 16) | 
 800193e:	2300      	movs	r3, #0
 8001940:	061a      	lsls	r2, r3, #24
 8001942:	2300      	movs	r3, #0
 8001944:	041b      	lsls	r3, r3, #16
 8001946:	431a      	orrs	r2, r3
	                   ((uint32_t)mac_address[1] << 8) | ((uint32_t)mac_address[0] << 0));
 8001948:	2300      	movs	r3, #0
 800194a:	021b      	lsls	r3, r3, #8
	p_reg->MACA0LR = (((uint32_t)mac_address[3] << 24) | ((uint32_t)mac_address[2] << 16) | 
 800194c:	4313      	orrs	r3, r2
	                   ((uint32_t)mac_address[1] << 8) | ((uint32_t)mac_address[0] << 0));
 800194e:	2202      	movs	r2, #2
 8001950:	431a      	orrs	r2, r3
	p_reg->MACA0LR = (((uint32_t)mac_address[3] << 24) | ((uint32_t)mac_address[2] << 16) | 
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	645a      	str	r2, [r3, #68]	@ 0x44
	
	// MACA1~3LR、MACA1~3HRはいったん使用しない
	
#ifdef MMC_ENABLE
	// カウンタリセット
	p_reg->MMCCR |= ETH_MMCCR_CR;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800195c:	f043 0201 	orr.w	r2, r3, #1
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
	
	// 送受信割り込み有効
	p_reg->MMCRIR |= (ETH_MMCRIR_RGUFS | ETH_MMCRIR_RFAES | ETH_MMCRIR_RFCES);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800196c:	4b19      	ldr	r3, [pc, #100]	@ (80019d4 <eth_config+0x144>)
 800196e:	4313      	orrs	r3, r2
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
	p_reg->MMCTIR |= (ETH_MMCTIR_TGFS | ETH_MMCTIR_TGFMSCS | ETH_MMCTIR_TGFSCS);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800197c:	f443 1203 	orr.w	r2, r3, #2146304	@ 0x20c000
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
	// タイムスタンプ機能は有効
	//  TSPFFMAE(1)  : 受信フレームの宛先MACアドレスが一致する場合にタイムスタンプを生成
	//  TSSMRME(1)   : マスター宛のメッセージに対してのみ受信時にタイムスタンプスナップショットを取得する
	//  TSSEME(1)    : PTPイベントメッセージ（Sync, Delay_Req など）に対してのみ、タイムスタンプスナップショットを取得する
	//  TSSIPV4FE(1) : IPv4パケットに対してのみタイムスタンプスナップショットを取得
	p_reg->PTPTSCR |= (ETH_PTPTSCR_TSPFFMAE | ETH_PTPTSCR_TSSMRME | ETH_PTPTSCR_TSSEME | ETH_PTPTSCR_TSSIPV4FE | ETH_PTPTSCR_TSE);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f8d3 2700 	ldr.w	r2, [r3, #1792]	@ 0x700
 800198c:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <eth_config+0x148>)
 800198e:	4313      	orrs	r3, r2
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	f8c2 3700 	str.w	r3, [r2, #1792]	@ 0x700
	
	// 割り込み設定
	p_reg->DMAIER |= (ETH_DMAIER_NISE | ETH_DMAIER_AISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800199c:	69da      	ldr	r2, [r3, #28]
 800199e:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <eth_config+0x14c>)
 80019a0:	4313      	orrs	r3, r2
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80019a8:	61d3      	str	r3, [r2, #28]
	
	// 送受信有効
	p_reg->MACCR |= (ETH_MACCR_TE | ETH_MACCR_RE);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f043 020c 	orr.w	r2, r3, #12
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	601a      	str	r2, [r3, #0]
	
}
 80019b6:	bf00      	nop
 80019b8:	3718      	adds	r7, #24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40013800 	.word	0x40013800
 80019c8:	20005520 	.word	0x20005520
 80019cc:	02011000 	.word	0x02011000
 80019d0:	02000480 	.word	0x02000480
 80019d4:	00020060 	.word	0x00020060
 80019d8:	0004e001 	.word	0x0004e001
 80019dc:	00018041 	.word	0x00018041

080019e0 <desc_config>:

// ディスクリプタ設定
static void desc_config(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
	TX_DESCRIPTOR *p_cur_desc;
	TX_DESCRIPTOR *p_nxt_desc;
	uint8_t i;
	
	// ディスクリプタ設定
	for (i = 0; i < (TX_DISCRIPTOR_NUM - 1); i++) {
 80019e6:	2300      	movs	r3, #0
 80019e8:	73fb      	strb	r3, [r7, #15]
 80019ea:	e010      	b.n	8001a0e <desc_config+0x2e>
		// ディスクリプタ取得
		p_cur_desc = &tx_descriptor[i];
 80019ec:	7bfb      	ldrb	r3, [r7, #15]
 80019ee:	011b      	lsls	r3, r3, #4
 80019f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001a24 <desc_config+0x44>)
 80019f2:	4413      	add	r3, r2
 80019f4:	60bb      	str	r3, [r7, #8]
		p_nxt_desc = &tx_descriptor[i + 1];
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
 80019f8:	3301      	adds	r3, #1
 80019fa:	011b      	lsls	r3, r3, #4
 80019fc:	4a09      	ldr	r2, [pc, #36]	@ (8001a24 <desc_config+0x44>)
 80019fe:	4413      	add	r3, r2
 8001a00:	607b      	str	r3, [r7, #4]
		// 次のディスクリプタのアドレスを取得
		p_cur_desc->TDES[3] = (uint32_t)p_nxt_desc;
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	60da      	str	r2, [r3, #12]
	for (i = 0; i < (TX_DISCRIPTOR_NUM - 1); i++) {
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	73fb      	strb	r3, [r7, #15]
 8001a0e:	7bfb      	ldrb	r3, [r7, #15]
 8001a10:	2b04      	cmp	r3, #4
 8001a12:	d9eb      	bls.n	80019ec <desc_config+0xc>
	}
}
 8001a14:	bf00      	nop
 8001a16:	bf00      	nop
 8001a18:	3714      	adds	r7, #20
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	20005520 	.word	0x20005520

08001a28 <send_wait>:
	return ercd;
}

// 送信完了待ち
static osStatus send_wait(ETH_TypeDef *p_reg)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b088      	sub	sp, #32
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
	TX_DESCRIPTOR *p_desc;
	osEvent event;
	osStatus ercd;
	
	// 先頭ディスクリプタのOWNビットをセット
	p_desc = &(tx_descriptor[0]);
 8001a30:	4b17      	ldr	r3, [pc, #92]	@ (8001a90 <send_wait+0x68>)
 8001a32:	61bb      	str	r3, [r7, #24]
	p_desc->TDES[0] |= TDES0_OWN;
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	601a      	str	r2, [r3, #0]
	
	// 送信開始
	p_reg->DMAOMR |= ETH_DMAOMR_ST;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001a52:	6193      	str	r3, [r2, #24]
	
	// 送信完了まち
	event = osSignalWait((EVT_SEND_SUCCESS|EVT_SEND_FAIL), osWaitForever);
 8001a54:	f107 030c 	add.w	r3, r7, #12
 8001a58:	f04f 32ff 	mov.w	r2, #4294967295
 8001a5c:	2105      	movs	r1, #5
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f002 fdc4 	bl	80045ec <osSignalWait>
	// OSエラー発生
	if (event.status != osEventSignal) {
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2b08      	cmp	r3, #8
 8001a68:	d002      	beq.n	8001a70 <send_wait+0x48>
		ercd = event.status;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	61fb      	str	r3, [r7, #28]
 8001a6e:	e00a      	b.n	8001a86 <send_wait+0x5e>
		
	// 送信成功
	} else if (event.value.signals == EVT_SEND_SUCCESS) {
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d102      	bne.n	8001a7c <send_wait+0x54>
		ercd = osOK;
 8001a76:	2300      	movs	r3, #0
 8001a78:	61fb      	str	r3, [r7, #28]
 8001a7a:	e004      	b.n	8001a86 <send_wait+0x5e>
		
	// 送信失敗
	} else if (event.value.signals == EVT_SEND_FAIL) {
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	2b04      	cmp	r3, #4
 8001a80:	d101      	bne.n	8001a86 <send_wait+0x5e>
		ercd = osErrorISR;	// 良いエラーコードがない...
 8001a82:	2382      	movs	r3, #130	@ 0x82
 8001a84:	61fb      	str	r3, [r7, #28]
		
	}
	
	return ercd;
 8001a86:	69fb      	ldr	r3, [r7, #28]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3720      	adds	r7, #32
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20005520 	.word	0x20005520

08001a94 <eth_init>:

// 初期化
void eth_init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
	ETH_CB *this = get_myself();
 8001a9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ae0 <eth_init+0x4c>)
 8001a9c:	617b      	str	r3, [r7, #20]
	
	// コンテキストクリア
	memset(this, 0, sizeof(ETH_CB));
 8001a9e:	220c      	movs	r2, #12
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	6978      	ldr	r0, [r7, #20]
 8001aa4:	f005 fbaa 	bl	80071fc <memset>
	
	// ディスクリプタクリア
	memset(&tx_descriptor[0], 0, sizeof(TX_DESCRIPTOR)*TX_DISCRIPTOR_NUM);
 8001aa8:	2260      	movs	r2, #96	@ 0x60
 8001aaa:	2100      	movs	r1, #0
 8001aac:	480d      	ldr	r0, [pc, #52]	@ (8001ae4 <eth_init+0x50>)
 8001aae:	f005 fba5 	bl	80071fc <memset>
	
	// メールキュー作成 (*) 64*1024byteのメモリを確保
	osMailQDef(ConsoleSendBuf, BUFF_SISE_K, 1024);
 8001ab2:	2340      	movs	r3, #64	@ 0x40
 8001ab4:	607b      	str	r3, [r7, #4]
 8001ab6:	2304      	movs	r3, #4
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	f107 0310 	add.w	r3, r7, #16
 8001abe:	60fb      	str	r3, [r7, #12]
	this->mail_handle = osMailCreate(osMailQ(ConsoleSendBuf), NULL);
 8001ac0:	1d3b      	adds	r3, r7, #4
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f002 fedf 	bl	8004888 <osMailCreate>
 8001aca:	4602      	mov	r2, r0
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	605a      	str	r2, [r3, #4]
	
	// 状態更新
	this->status = ST_CLOSE;
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	601a      	str	r2, [r3, #0]
	
}
 8001ad6:	bf00      	nop
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	2000550c 	.word	0x2000550c
 8001ae4:	20005520 	.word	0x20005520

08001ae8 <eth_open>:

// オープン
osStatus eth_open(ETH_OPEN *p_par)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	ETH_CB *this = get_myself();
 8001af0:	4b0e      	ldr	r3, [pc, #56]	@ (8001b2c <eth_open+0x44>)
 8001af2:	617b      	str	r3, [r7, #20]
	ETH_TypeDef *p_reg;
	uint32_t loopback_setting = 0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	613b      	str	r3, [r7, #16]
	
	// パラメータチェック
	if (p_par == NULL) {
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <eth_open+0x1a>
		return osErrorParameter;
 8001afe:	2380      	movs	r3, #128	@ 0x80
 8001b00:	e010      	b.n	8001b24 <eth_open+0x3c>
	}
	
	// 初期化していない場合はエラー
	if (this->status != ST_CLOSE) {
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d001      	beq.n	8001b0e <eth_open+0x26>
		return osErrorResource;
 8001b0a:	2381      	movs	r3, #129	@ 0x81
 8001b0c:	e00a      	b.n	8001b24 <eth_open+0x3c>
	}
	
	// レジスタのベースアドレスを取得
	p_reg = ch_info_tbl.p_reg;
 8001b0e:	4b08      	ldr	r3, [pc, #32]	@ (8001b30 <eth_open+0x48>)
 8001b10:	60fb      	str	r3, [r7, #12]
	
	// レジスタ設定
	eth_config(p_reg);
 8001b12:	68f8      	ldr	r0, [r7, #12]
 8001b14:	f7ff febc 	bl	8001890 <eth_config>
	
	// ディスクリプタ設定
	desc_config();
 8001b18:	f7ff ff62 	bl	80019e0 <desc_config>
	
	// 状態更新
	this->status = ST_OPEN;
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	2202      	movs	r2, #2
 8001b20:	601a      	str	r2, [r3, #0]
	
	return osOK;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	2000550c 	.word	0x2000550c
 8001b30:	40028000 	.word	0x40028000

08001b34 <eth_send>:

// 送信
osStatus eth_send(uint8_t *p_data, uint32_t size)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08a      	sub	sp, #40	@ 0x28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
	ETH_CB *this = get_myself();
 8001b3e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c28 <eth_send+0xf4>)
 8001b40:	617b      	str	r3, [r7, #20]
	ETH_TypeDef *p_reg;
	uint32_t remain_size = size;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t send_size;
	uint8_t descriptor_idx = 0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	77fb      	strb	r3, [r7, #31]
	uint32_t tdes0 = 0;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61bb      	str	r3, [r7, #24]
	TX_DESCRIPTOR *p_desc;
	osStatus ercd;
	
	// パラメータチェック
	if ((p_data == NULL) || (size == 0)) {
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d002      	beq.n	8001b5a <eth_send+0x26>
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <eth_send+0x2a>
		return osErrorParameter;
 8001b5a:	2380      	movs	r3, #128	@ 0x80
 8001b5c:	e05f      	b.n	8001c1e <eth_send+0xea>
	}
	
	// オープンしていない場合はエラー
	if (this->status != ST_OPEN) {
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d001      	beq.n	8001b6a <eth_send+0x36>
		return osErrorResource;
 8001b66:	2381      	movs	r3, #129	@ 0x81
 8001b68:	e059      	b.n	8001c1e <eth_send+0xea>
	}
	
	// タスク情報を取得
	this->thread_id = osThreadGetId();
 8001b6a:	f002 fce3 	bl	8004534 <osThreadGetId>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	609a      	str	r2, [r3, #8]
	
	// レジスタのベースアドレスを取得
	p_reg = ch_info_tbl.p_reg;
 8001b74:	4b2d      	ldr	r3, [pc, #180]	@ (8001c2c <eth_send+0xf8>)
 8001b76:	613b      	str	r3, [r7, #16]
	
	// tdes0設定
	tdes0 |= TDES0_FS | TDES0_TCH;
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	4b2d      	ldr	r3, [pc, #180]	@ (8001c30 <eth_send+0xfc>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	61bb      	str	r3, [r7, #24]
	
	// 全部送信
	while (remain_size != 0) {
 8001b80:	e047      	b.n	8001c12 <eth_send+0xde>
		// 初回データ or 中間データ
		if (remain_size > DATA_BUFF_SIZE_MAX) {
 8001b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b84:	f5b3 6fbc 	cmp.w	r3, #1504	@ 0x5e0
 8001b88:	d907      	bls.n	8001b9a <eth_send+0x66>
			// 送信サイズ決定
			send_size = DATA_BUFF_SIZE_MAX;
 8001b8a:	f44f 63bc 	mov.w	r3, #1504	@ 0x5e0
 8001b8e:	623b      	str	r3, [r7, #32]
			// 残りのサイズ計算
			remain_size -= DATA_BUFF_SIZE_MAX;
 8001b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b92:	f5a3 63bc 	sub.w	r3, r3, #1504	@ 0x5e0
 8001b96:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b98:	e007      	b.n	8001baa <eth_send+0x76>
			
		// 最終データ
		} else {
			// 送信サイズは残りのサイズ
			send_size = remain_size;
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9c:	623b      	str	r3, [r7, #32]
			// 最終セグメント、送信完了設定
			tdes0 |= (TDES0_LS|TDES0_IC);
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8001ba4:	61bb      	str	r3, [r7, #24]
			// 残りのサイズ計算
			remain_size = 0;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	627b      	str	r3, [r7, #36]	@ 0x24
			
		}
		
		// ディスクリプタ取得
		p_desc = &(tx_descriptor[descriptor_idx]);
 8001baa:	7ffb      	ldrb	r3, [r7, #31]
 8001bac:	011b      	lsls	r3, r3, #4
 8001bae:	4a21      	ldr	r2, [pc, #132]	@ (8001c34 <eth_send+0x100>)
 8001bb0:	4413      	add	r3, r2
 8001bb2:	60fb      	str	r3, [r7, #12]
		
		// TDES0～2設定
		p_desc->TDES[2] = (uint32_t)p_data;
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	609a      	str	r2, [r3, #8]
		p_desc->TDES[1] = TDES1_TBS1(send_size);
 8001bba:	6a3b      	ldr	r3, [r7, #32]
 8001bbc:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	605a      	str	r2, [r3, #4]
		
		// TDES0設定
		p_desc->TDES[0] = tdes0;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	601a      	str	r2, [r3, #0]
		
		// フラッシュ
		SCB_CleanDCache_by_Addr(p_data, send_size);
 8001bca:	6a3b      	ldr	r3, [r7, #32]
 8001bcc:	4619      	mov	r1, r3
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7ff fda8 	bl	8001724 <SCB_CleanDCache_by_Addr>
		
		// 次の送信準備
		descriptor_idx++;
 8001bd4:	7ffb      	ldrb	r3, [r7, #31]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	77fb      	strb	r3, [r7, #31]
		p_data += send_size;
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	6a3b      	ldr	r3, [r7, #32]
 8001bde:	4413      	add	r3, r2
 8001be0:	607b      	str	r3, [r7, #4]
		tdes0 &= ~TDES0_FS;		// 次のディスクリプタにはFSは立ててはいけない
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001be8:	61bb      	str	r3, [r7, #24]
		tdes0 |= TDES0_OWN;		// 最初のディスクリプタにはセットしない
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001bf0:	61bb      	str	r3, [r7, #24]
		
		// もう残りない
		if (remain_size == 0) {
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d004      	beq.n	8001c02 <eth_send+0xce>
			;
			
		// ディスクリプタももうない
		} else if (descriptor_idx >= TX_DISCRIPTOR_NUM) {
 8001bf8:	7ffb      	ldrb	r3, [r7, #31]
 8001bfa:	2b05      	cmp	r3, #5
 8001bfc:	d908      	bls.n	8001c10 <eth_send+0xdc>
			descriptor_idx = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	77fb      	strb	r3, [r7, #31]
			continue;
			
		}
		
		// 送信失敗したなら終了
		if (send_wait(p_reg) != osOK) {
 8001c02:	6938      	ldr	r0, [r7, #16]
 8001c04:	f7ff ff10 	bl	8001a28 <send_wait>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d105      	bne.n	8001c1a <eth_send+0xe6>
 8001c0e:	e000      	b.n	8001c12 <eth_send+0xde>
			continue;
 8001c10:	bf00      	nop
	while (remain_size != 0) {
 8001c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1b4      	bne.n	8001b82 <eth_send+0x4e>
 8001c18:	e000      	b.n	8001c1c <eth_send+0xe8>
			break;
 8001c1a:	bf00      	nop
		}
	}
	
	return ercd;
 8001c1c:	68bb      	ldr	r3, [r7, #8]
}	
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3728      	adds	r7, #40	@ 0x28
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	2000550c 	.word	0x2000550c
 8001c2c:	40028000 	.word	0x40028000
 8001c30:	10100000 	.word	0x10100000
 8001c34:	20005520 	.word	0x20005520

08001c38 <usart_common_handler>:
	USART_CR2_STOP_1,				// USART_STOPBIT_2
};

// 共通割り込み処理
void usart_common_handler(USART_CH ch)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	71fb      	strb	r3, [r7, #7]
	USART_CB *this = get_myself(ch);
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	f240 4224 	movw	r2, #1060	@ 0x424
 8001c48:	fb02 f303 	mul.w	r3, r2, r3
 8001c4c:	4a4a      	ldr	r2, [pc, #296]	@ (8001d78 <usart_common_handler+0x140>)
 8001c4e:	4413      	add	r3, r2
 8001c50:	617b      	str	r3, [r7, #20]
	USART_TypeDef *p_reg;
	RING_BUFF *p_ring_buf;
	uint8_t recv_data;
	
	// ベースレジスタ取得
	p_reg = get_reg(ch);
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	4a49      	ldr	r2, [pc, #292]	@ (8001d7c <usart_common_handler+0x144>)
 8001c56:	011b      	lsls	r3, r3, #4
 8001c58:	4413      	add	r3, r2
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	613b      	str	r3, [r7, #16]
	
	// エラーチェック
	if (p_reg->ISR & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE | USART_ISR_ORE)) {
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	69db      	ldr	r3, [r3, #28]
 8001c62:	f003 030f 	and.w	r3, r3, #15
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d00e      	beq.n	8001c88 <usart_common_handler+0x50>
		//clr_bit(p_reg->ICR, USART_ICR_PECF);
		//clr_bit(p_reg->ICR, USART_ICR_FECF);
		//clr_bit(p_reg->ICR, USART_ICR_NCF);
		//clr_bit(p_reg->ICR, USART_ICR_ORECF);
		// エラーコールバック通知
		if (this->err_cb != NULL) {
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d07c      	beq.n	8001d6e <usart_common_handler+0x136>
			this->err_cb(ch, this->p_ctx);
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8001c7a:	697a      	ldr	r2, [r7, #20]
 8001c7c:	f8d2 1420 	ldr.w	r1, [r2, #1056]	@ 0x420
 8001c80:	79fa      	ldrb	r2, [r7, #7]
 8001c82:	4610      	mov	r0, r2
 8001c84:	4798      	blx	r3
		}
		return;
 8001c86:	e072      	b.n	8001d6e <usart_common_handler+0x136>
	}
	
	// 受信データあり
	if (p_reg->ISR & USART_ISR_RXNE) {
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	69db      	ldr	r3, [r3, #28]
 8001c8c:	f003 0320 	and.w	r3, r3, #32
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d034      	beq.n	8001cfe <usart_common_handler+0xc6>
		// 受信データ取得
		recv_data = p_reg->RDR;
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c98:	73fb      	strb	r3, [r7, #15]
		//リングバッファ情報を取得
		p_ring_buf = &(this->rcv_buf);
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 8001ca0:	60bb      	str	r3, [r7, #8]
		// リングバッファに書き込み
		p_ring_buf->data[p_ring_buf->w_idx] = recv_data;
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001ca8:	68ba      	ldr	r2, [r7, #8]
 8001caa:	7bf9      	ldrb	r1, [r7, #15]
 8001cac:	54d1      	strb	r1, [r2, r3]
		p_ring_buf->w_idx = (p_ring_buf->w_idx + 1) & (BUFF_SIZE - 1);
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
		// 上書き発生
		if (p_ring_buf->w_idx == p_ring_buf->r_idx) {
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d108      	bne.n	8001ce2 <usart_common_handler+0xaa>
			p_ring_buf->r_idx = (p_ring_buf->r_idx + 1) & (BUFF_SIZE - 1);
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
		}
		// コールバック通知
		if (this->recv_cb != NULL) {
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d008      	beq.n	8001cfe <usart_common_handler+0xc6>
			this->recv_cb(ch, this->p_ctx);
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	f8d2 1420 	ldr.w	r1, [r2, #1056]	@ 0x420
 8001cf8:	79fa      	ldrb	r2, [r7, #7]
 8001cfa:	4610      	mov	r0, r2
 8001cfc:	4798      	blx	r3
		}
	}
	
	// 送信データがある
	p_ring_buf = &(this->snd_buf);
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	3304      	adds	r3, #4
 8001d02:	60bb      	str	r3, [r7, #8]
	if (p_ring_buf->w_idx != p_ring_buf->r_idx) {
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d025      	beq.n	8001d60 <usart_common_handler+0x128>
		// 送信レジスタが空いている
		if ((p_reg->ISR & USART_ISR_TXE) != 0) {
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	69db      	ldr	r3, [r3, #28]
 8001d18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d027      	beq.n	8001d70 <usart_common_handler+0x138>
			// 送信レジスタにデータをセット
			p_reg->TDR = p_ring_buf->data[p_ring_buf->r_idx];
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	5cd3      	ldrb	r3, [r2, r3]
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	629a      	str	r2, [r3, #40]	@ 0x28
			p_ring_buf->r_idx = (p_ring_buf->r_idx + 1) & (BUFF_SIZE - 1);
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001d36:	3301      	adds	r3, #1
 8001d38:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
			// コールバック通知
			if (this->send_cb != NULL) {
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d011      	beq.n	8001d70 <usart_common_handler+0x138>
				this->send_cb(ch, this->p_ctx);
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	f8d2 1420 	ldr.w	r1, [r2, #1056]	@ 0x420
 8001d58:	79fa      	ldrb	r2, [r7, #7]
 8001d5a:	4610      	mov	r0, r2
 8001d5c:	4798      	blx	r3
 8001d5e:	e007      	b.n	8001d70 <usart_common_handler+0x138>
			}
		}
	// 送信データがない
	} else {
		clr_bit(p_reg->CR1, USART_CR1_TXEIE_Pos);
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	e000      	b.n	8001d70 <usart_common_handler+0x138>
		return;
 8001d6e:	bf00      	nop
	}
}
 8001d70:	3718      	adds	r7, #24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20005580 	.word	0x20005580
 8001d7c:	080073e8 	.word	0x080073e8

08001d80 <USART1_IRQHandler>:
// 割り込みハンドラ
void USART1_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH_1);
 8001d84:	2000      	movs	r0, #0
 8001d86:	f7ff ff57 	bl	8001c38 <usart_common_handler>
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH_2);
 8001d92:	2001      	movs	r0, #1
 8001d94:	f7ff ff50 	bl	8001c38 <usart_common_handler>
}
 8001d98:	bf00      	nop
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <usart_config>:
//{
//	usart_common_handler(USART_CH_8);
//}
// コンフィグ
int32_t usart_config(USART_CH ch, USART_OPEN_PAR *p_open_par)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	6039      	str	r1, [r7, #0]
 8001da6:	71fb      	strb	r3, [r7, #7]
	USART_TypeDef *p_reg;
	uint32_t peri_clk;
	
	// パラメータチェック
	if ((p_open_par->len >= USART_LEN_MAX) ||			// 長さチェック
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d807      	bhi.n	8001dc0 <usart_config+0x24>
		(p_open_par->stopbit >= USART_STOPBIT_MAX) ||	// ストップビットチェック
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	785b      	ldrb	r3, [r3, #1]
	if ((p_open_par->len >= USART_LEN_MAX) ||			// 長さチェック
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d803      	bhi.n	8001dc0 <usart_config+0x24>
		(p_open_par->parity >= USART_PARITY_MAX)) {	// パリティチェック
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	789b      	ldrb	r3, [r3, #2]
		(p_open_par->stopbit >= USART_STOPBIT_MAX) ||	// ストップビットチェック
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <usart_config+0x28>
		return osErrorParameter;
 8001dc0:	2380      	movs	r3, #128	@ 0x80
 8001dc2:	e064      	b.n	8001e8e <usart_config+0xf2>
	}
	
	// ベースレジスタ取得
	p_reg = get_reg(ch);
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
 8001dc6:	4a34      	ldr	r2, [pc, #208]	@ (8001e98 <usart_config+0xfc>)
 8001dc8:	011b      	lsls	r3, r3, #4
 8001dca:	4413      	add	r3, r2
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	60fb      	str	r3, [r7, #12]
	
	// クロック設定
	//peri_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk(ch));
	//p_reg->BRR = peri_clk/p_open_par->baudrate;
	p_reg->BRR = 0x3aa;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f240 32aa 	movw	r2, #938	@ 0x3aa
 8001dd6:	60da      	str	r2, [r3, #12]
	
	// データ長、パリティ設定
	p_reg->CR1 |= length_reg_config_tbl[p_open_par->len];
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	683a      	ldr	r2, [r7, #0]
 8001dde:	7812      	ldrb	r2, [r2, #0]
 8001de0:	4611      	mov	r1, r2
 8001de2:	4a2e      	ldr	r2, [pc, #184]	@ (8001e9c <usart_config+0x100>)
 8001de4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8001de8:	431a      	orrs	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	601a      	str	r2, [r3, #0]
	p_reg->CR1 |= parity_reg_config_tbl[p_open_par->parity];
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	683a      	ldr	r2, [r7, #0]
 8001df4:	7892      	ldrb	r2, [r2, #2]
 8001df6:	4611      	mov	r1, r2
 8001df8:	4a29      	ldr	r2, [pc, #164]	@ (8001ea0 <usart_config+0x104>)
 8001dfa:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8001dfe:	431a      	orrs	r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	601a      	str	r2, [r3, #0]
	
	// ストップビット設定
	p_reg->CR2 |=  stopbit_reg_config_tbl[p_open_par->stopbit];
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	683a      	ldr	r2, [r7, #0]
 8001e0a:	7852      	ldrb	r2, [r2, #1]
 8001e0c:	4611      	mov	r1, r2
 8001e0e:	4a25      	ldr	r2, [pc, #148]	@ (8001ea4 <usart_config+0x108>)
 8001e10:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8001e14:	431a      	orrs	r2, r3
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	605a      	str	r2, [r3, #4]
	
	// USART有効
	set_bit(p_reg->CR1, USART_CR1_UE_Pos);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f043 0201 	orr.w	r2, r3, #1
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	601a      	str	r2, [r3, #0]
	
	// 割り込み有効
	set_bit(p_reg->CR1, USART_CR1_PEIE_Pos);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	601a      	str	r2, [r3, #0]
	set_bit(p_reg->CR1, USART_CR1_RXNEIE_Pos);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f043 0220 	orr.w	r2, r3, #32
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	601a      	str	r2, [r3, #0]
	set_bit(p_reg->CR1, USART_CR1_RE_Pos);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f043 0204 	orr.w	r2, r3, #4
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	601a      	str	r2, [r3, #0]
	set_bit(p_reg->CR1, USART_CR1_TE_Pos);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f043 0208 	orr.w	r2, r3, #8
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	601a      	str	r2, [r3, #0]
	
	// 割り込み有効
    HAL_NVIC_SetPriority(get_irqn(ch), get_pri(ch), 0);
 8001e56:	79fb      	ldrb	r3, [r7, #7]
 8001e58:	4a0f      	ldr	r2, [pc, #60]	@ (8001e98 <usart_config+0xfc>)
 8001e5a:	011b      	lsls	r3, r3, #4
 8001e5c:	4413      	add	r3, r2
 8001e5e:	3304      	adds	r3, #4
 8001e60:	f993 0000 	ldrsb.w	r0, [r3]
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	4a0c      	ldr	r2, [pc, #48]	@ (8001e98 <usart_config+0xfc>)
 8001e68:	011b      	lsls	r3, r3, #4
 8001e6a:	4413      	add	r3, r2
 8001e6c:	3308      	adds	r3, #8
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2200      	movs	r2, #0
 8001e72:	4619      	mov	r1, r3
 8001e74:	f000 faad 	bl	80023d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_irqn(ch));
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	4a07      	ldr	r2, [pc, #28]	@ (8001e98 <usart_config+0xfc>)
 8001e7c:	011b      	lsls	r3, r3, #4
 8001e7e:	4413      	add	r3, r2
 8001e80:	3304      	adds	r3, #4
 8001e82:	f993 3000 	ldrsb.w	r3, [r3]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f000 fabf 	bl	800240a <HAL_NVIC_EnableIRQ>
	
	return osOK;
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	080073e8 	.word	0x080073e8
 8001e9c:	08007408 	.word	0x08007408
 8001ea0:	08007410 	.word	0x08007410
 8001ea4:	0800741c 	.word	0x0800741c

08001ea8 <usart_init>:

// 初期化
osStatus usart_init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
	USART_CB *this;
	USART_CH ch;
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8001eae:	2300      	movs	r3, #0
 8001eb0:	71fb      	strb	r3, [r7, #7]
 8001eb2:	e013      	b.n	8001edc <usart_init+0x34>
		// 制御ブロックの取得
		this = get_myself(ch);
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	f240 4224 	movw	r2, #1060	@ 0x424
 8001eba:	fb02 f303 	mul.w	r3, r2, r3
 8001ebe:	4a0b      	ldr	r2, [pc, #44]	@ (8001eec <usart_init+0x44>)
 8001ec0:	4413      	add	r3, r2
 8001ec2:	603b      	str	r3, [r7, #0]
		// 制御ブロックのクリア
		memset(this, 0, sizeof(USART_CB));
 8001ec4:	f240 4224 	movw	r2, #1060	@ 0x424
 8001ec8:	2100      	movs	r1, #0
 8001eca:	6838      	ldr	r0, [r7, #0]
 8001ecc:	f005 f996 	bl	80071fc <memset>
		// ★割り込みの登録★
		
		// クローズ状態に更新
		this->status = ST_CLOSE;
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	71fb      	strb	r3, [r7, #7]
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d9e8      	bls.n	8001eb4 <usart_init+0xc>
	}
	
	return osOK;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20005580 	.word	0x20005580

08001ef0 <usart_open>:

// オープン関数
osStatus usart_open(USART_CH ch, USART_OPEN_PAR *p_open_par, USART_CALLBACK send_cb, USART_CALLBACK recv_cb, USART_CALLBACK err_cb, void* p_ctx)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
 8001efa:	603b      	str	r3, [r7, #0]
 8001efc:	4603      	mov	r3, r0
 8001efe:	73fb      	strb	r3, [r7, #15]
	USART_CB *this;
	osStatus ercd;
	
	// パラメータチェック
	if (ch >= USART_CH_MAX) {
 8001f00:	7bfb      	ldrb	r3, [r7, #15]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d901      	bls.n	8001f0a <usart_open+0x1a>
		return osErrorParameter;
 8001f06:	2380      	movs	r3, #128	@ 0x80
 8001f08:	e032      	b.n	8001f70 <usart_open+0x80>
	}
	if (p_open_par == NULL) {
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d101      	bne.n	8001f14 <usart_open+0x24>
		return osErrorParameter;
 8001f10:	2380      	movs	r3, #128	@ 0x80
 8001f12:	e02d      	b.n	8001f70 <usart_open+0x80>
	}
	
	// 制御ブロック取得
	this = get_myself(ch);
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
 8001f16:	f240 4224 	movw	r2, #1060	@ 0x424
 8001f1a:	fb02 f303 	mul.w	r3, r2, r3
 8001f1e:	4a16      	ldr	r2, [pc, #88]	@ (8001f78 <usart_open+0x88>)
 8001f20:	4413      	add	r3, r2
 8001f22:	617b      	str	r3, [r7, #20]
	
	// クローズ状態でなければ終了
	if (this->status != ST_CLOSE) {
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d001      	beq.n	8001f30 <usart_open+0x40>
		return osErrorParameter;
 8001f2c:	2380      	movs	r3, #128	@ 0x80
 8001f2e:	e01f      	b.n	8001f70 <usart_open+0x80>
	}
	
	// レジスタ設定
	if ((ercd = usart_config(ch, p_open_par)) != osOK) {
 8001f30:	7bfb      	ldrb	r3, [r7, #15]
 8001f32:	68b9      	ldr	r1, [r7, #8]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff ff31 	bl	8001d9c <usart_config>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	613b      	str	r3, [r7, #16]
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d113      	bne.n	8001f6c <usart_open+0x7c>
		goto EXIT;
	}
	
	// コールバック設定
	this->send_cb = send_cb;
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
	this->recv_cb = recv_cb;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
	this->err_cb = err_cb;
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	6a3a      	ldr	r2, [r7, #32]
 8001f58:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
	this->p_ctx = p_ctx;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f60:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
	
	// 状態をオープンにする
	this->status = ST_OPEN;
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	2202      	movs	r2, #2
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	e000      	b.n	8001f6e <usart_open+0x7e>
		goto EXIT;
 8001f6c:	bf00      	nop
	
EXIT:
	return ercd;
 8001f6e:	693b      	ldr	r3, [r7, #16]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20005580 	.word	0x20005580

08001f7c <usart_send>:
	// ★後で実装★
}

// 送信関数
int32_t usart_send(USART_CH ch, uint8_t *p_data, uint32_t size)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b089      	sub	sp, #36	@ 0x24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
 8001f88:	73fb      	strb	r3, [r7, #15]
	USART_CB *this;
	RING_BUFF *p_ring_buf;
	USART_TypeDef *p_reg;
	uint32_t send_sz = size;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	61fb      	str	r3, [r7, #28]
	
	// パラメータチェック
	if (ch >= USART_CH_MAX) {
 8001f8e:	7bfb      	ldrb	r3, [r7, #15]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d902      	bls.n	8001f9a <usart_send+0x1e>
		return -1;
 8001f94:	f04f 33ff 	mov.w	r3, #4294967295
 8001f98:	e052      	b.n	8002040 <usart_send+0xc4>
	}
	if (p_data == NULL) {
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d102      	bne.n	8001fa6 <usart_send+0x2a>
		return -1;
 8001fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa4:	e04c      	b.n	8002040 <usart_send+0xc4>
	}
	
	// 制御ブロック取得
	this = get_myself(ch);
 8001fa6:	7bfb      	ldrb	r3, [r7, #15]
 8001fa8:	f240 4224 	movw	r2, #1060	@ 0x424
 8001fac:	fb02 f303 	mul.w	r3, r2, r3
 8001fb0:	4a26      	ldr	r2, [pc, #152]	@ (800204c <usart_send+0xd0>)
 8001fb2:	4413      	add	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
	
	// オープン状態でなければ終了
	if (this->status != ST_OPEN) {
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d002      	beq.n	8001fc4 <usart_send+0x48>
		return -1;
 8001fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc2:	e03d      	b.n	8002040 <usart_send+0xc4>
	}
	
	// ベースレジスタ取得
	p_reg = get_reg(ch);
 8001fc4:	7bfb      	ldrb	r3, [r7, #15]
 8001fc6:	4a22      	ldr	r2, [pc, #136]	@ (8002050 <usart_send+0xd4>)
 8001fc8:	011b      	lsls	r3, r3, #4
 8001fca:	4413      	add	r3, r2
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001fd0:	b672      	cpsid	i
}
 8001fd2:	bf00      	nop
	
	// 割り込み禁止
	__disable_irq();
	
	// リングバッファ情報取得
	p_ring_buf = &(this->snd_buf);
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	3304      	adds	r3, #4
 8001fd8:	613b      	str	r3, [r7, #16]
	
	do {
		// 空いている場合は詰める
		if ((p_ring_buf->w_idx + 1) != p_ring_buf->r_idx) {
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001fe0:	1c5a      	adds	r2, r3, #1
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d018      	beq.n	800201e <usart_send+0xa2>
			p_ring_buf->data[p_ring_buf->w_idx] = *(p_data++);
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	1c5a      	adds	r2, r3, #1
 8001ff0:	60ba      	str	r2, [r7, #8]
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	f8d2 2200 	ldr.w	r2, [r2, #512]	@ 0x200
 8001ff8:	7819      	ldrb	r1, [r3, #0]
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	5499      	strb	r1, [r3, r2]
			p_ring_buf->w_idx = (p_ring_buf->w_idx + 1) & (BUFF_SIZE - 1);
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002004:	3301      	adds	r3, #1
 8002006:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
			size--;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3b01      	subs	r3, #1
 8002014:	607b      	str	r3, [r7, #4]
		// 空いていない場合は抜ける
		} else {
			break;
		}
	} while (size > 0);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d1de      	bne.n	8001fda <usart_send+0x5e>
 800201c:	e000      	b.n	8002020 <usart_send+0xa4>
			break;
 800201e:	bf00      	nop
	
	// 送信サイズ更新
	// (*)サイズはデクリメントしているため、送信したいサイズから引けば送信サイズが出る
	send_sz -= size;
 8002020:	69fa      	ldr	r2, [r7, #28]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	61fb      	str	r3, [r7, #28]
	// 送信割り込み有効
	if (send_sz > 0) {
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d005      	beq.n	800203a <usart_send+0xbe>
		set_bit(p_reg->CR1, USART_CR1_TXEIE_Pos);
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800203a:	b662      	cpsie	i
}
 800203c:	bf00      	nop
	}
	
	// 割り込み禁止解除
	__enable_irq();
	
	return send_sz;
 800203e:	69fb      	ldr	r3, [r7, #28]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3724      	adds	r7, #36	@ 0x24
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	20005580 	.word	0x20005580
 8002050:	080073e8 	.word	0x080073e8

08002054 <usart_recv>:

// 受信関数
int32_t usart_recv(USART_CH ch, uint8_t *p_data, uint32_t size)
{
 8002054:	b480      	push	{r7}
 8002056:	b089      	sub	sp, #36	@ 0x24
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	60b9      	str	r1, [r7, #8]
 800205e:	607a      	str	r2, [r7, #4]
 8002060:	73fb      	strb	r3, [r7, #15]
	RING_BUFF *p_ring_buf;
	uint32_t recv_sz;
	uint32_t data_sz;
	
	// パラメータチェック
	if (ch >= USART_CH_MAX) {
 8002062:	7bfb      	ldrb	r3, [r7, #15]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d902      	bls.n	800206e <usart_recv+0x1a>
		return -1;
 8002068:	f04f 33ff 	mov.w	r3, #4294967295
 800206c:	e047      	b.n	80020fe <usart_recv+0xaa>
	}
	if (p_data == NULL) {
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d102      	bne.n	800207a <usart_recv+0x26>
		return -1;
 8002074:	f04f 33ff 	mov.w	r3, #4294967295
 8002078:	e041      	b.n	80020fe <usart_recv+0xaa>
	}
	
	// 制御ブロック取得
	this = get_myself(ch);
 800207a:	7bfb      	ldrb	r3, [r7, #15]
 800207c:	f240 4224 	movw	r2, #1060	@ 0x424
 8002080:	fb02 f303 	mul.w	r3, r2, r3
 8002084:	4a21      	ldr	r2, [pc, #132]	@ (800210c <usart_recv+0xb8>)
 8002086:	4413      	add	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
	
	// オープン状態でなければ終了
	if (this->status != ST_OPEN) {
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2b02      	cmp	r3, #2
 8002090:	d002      	beq.n	8002098 <usart_recv+0x44>
		return -1;
 8002092:	f04f 33ff 	mov.w	r3, #4294967295
 8002096:	e032      	b.n	80020fe <usart_recv+0xaa>
  __ASM volatile ("cpsid i" : : : "memory");
 8002098:	b672      	cpsid	i
}
 800209a:	bf00      	nop
	
	// 割り込み禁止
	__disable_irq();
	
	// リングバッファ情報取得
	p_ring_buf = &(this->rcv_buf);
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	f503 7303 	add.w	r3, r3, #524	@ 0x20c
 80020a2:	617b      	str	r3, [r7, #20]
	
	// リングバッファに入っているデータ数を取得
	data_sz = ((p_ring_buf->w_idx - p_ring_buf->r_idx) & (BUFF_SIZE - 1));
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020b6:	61fb      	str	r3, [r7, #28]
	// 受信サイズ更新
	// (*) リングバッファに入っているデータ数以上はいらない
	if (data_sz > size) {
 80020b8:	69fa      	ldr	r2, [r7, #28]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d901      	bls.n	80020c4 <usart_recv+0x70>
		data_sz = size;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	61fb      	str	r3, [r7, #28]
	}
	recv_sz = data_sz;
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	613b      	str	r3, [r7, #16]
	
	// とりあえずリングバッファからとってくる
	while (data_sz-- > 0) {
 80020c8:	e011      	b.n	80020ee <usart_recv+0x9a>
		// リングバッファからデータを取得
		*(p_data++) = p_ring_buf->data[p_ring_buf->r_idx];
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	1c59      	adds	r1, r3, #1
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	6979      	ldr	r1, [r7, #20]
 80020d8:	5c8a      	ldrb	r2, [r1, r2]
 80020da:	701a      	strb	r2, [r3, #0]
		p_ring_buf->r_idx = ((p_ring_buf->r_idx + 1) & (BUFF_SIZE - 1));
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80020e2:	3301      	adds	r3, #1
 80020e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
	while (data_sz-- > 0) {
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	1e5a      	subs	r2, r3, #1
 80020f2:	61fa      	str	r2, [r7, #28]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1e8      	bne.n	80020ca <usart_recv+0x76>
  __ASM volatile ("cpsie i" : : : "memory");
 80020f8:	b662      	cpsie	i
}
 80020fa:	bf00      	nop
	}
	
	// 割り込み禁止解除
	__enable_irq();
	
	return recv_sz;
 80020fc:	693b      	ldr	r3, [r7, #16]
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3724      	adds	r7, #36	@ 0x24
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	20005580 	.word	0x20005580

08002110 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002110:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002148 <LoopFillZerobss+0xe>
 
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002114:	f7ff faf4 	bl	8001700 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002118:	480c      	ldr	r0, [pc, #48]	@ (800214c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800211a:	490d      	ldr	r1, [pc, #52]	@ (8002150 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800211c:	4a0d      	ldr	r2, [pc, #52]	@ (8002154 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800211e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002120:	e002      	b.n	8002128 <LoopCopyDataInit>

08002122 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002122:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002124:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002126:	3304      	adds	r3, #4

08002128 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002128:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800212a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800212c:	d3f9      	bcc.n	8002122 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800212e:	4a0a      	ldr	r2, [pc, #40]	@ (8002158 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002130:	4c0a      	ldr	r4, [pc, #40]	@ (800215c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002132:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002134:	e001      	b.n	800213a <LoopFillZerobss>

08002136 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002136:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002138:	3204      	adds	r2, #4

0800213a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800213a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800213c:	d3fb      	bcc.n	8002136 <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 800213e:	f005 f879 	bl	8007234 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002142:	f7ff f829 	bl	8001198 <main>
  bx  lr    
 8002146:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002148:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800214c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002150:	20004e80 	.word	0x20004e80
  ldr r2, =_sidata
 8002154:	08007538 	.word	0x08007538
  ldr r2, =_sbss
 8002158:	20004e80 	.word	0x20004e80
  ldr r4, =_ebss
 800215c:	20009c50 	.word	0x20009c50

08002160 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002160:	e7fe      	b.n	8002160 <ADC_IRQHandler>

08002162 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002166:	2003      	movs	r0, #3
 8002168:	f000 f928 	bl	80023bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800216c:	200f      	movs	r0, #15
 800216e:	f000 f805 	bl	800217c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002172:	f7ff f965 	bl	8001440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	bd80      	pop	{r7, pc}

0800217c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002184:	4b12      	ldr	r3, [pc, #72]	@ (80021d0 <HAL_InitTick+0x54>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	4b12      	ldr	r3, [pc, #72]	@ (80021d4 <HAL_InitTick+0x58>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	4619      	mov	r1, r3
 800218e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002192:	fbb3 f3f1 	udiv	r3, r3, r1
 8002196:	fbb2 f3f3 	udiv	r3, r2, r3
 800219a:	4618      	mov	r0, r3
 800219c:	f000 f943 	bl	8002426 <HAL_SYSTICK_Config>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e00e      	b.n	80021c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2b0f      	cmp	r3, #15
 80021ae:	d80a      	bhi.n	80021c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021b0:	2200      	movs	r2, #0
 80021b2:	6879      	ldr	r1, [r7, #4]
 80021b4:	f04f 30ff 	mov.w	r0, #4294967295
 80021b8:	f000 f90b 	bl	80023d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021bc:	4a06      	ldr	r2, [pc, #24]	@ (80021d8 <HAL_InitTick+0x5c>)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021c2:	2300      	movs	r3, #0
 80021c4:	e000      	b.n	80021c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	20004e20 	.word	0x20004e20
 80021d4:	20004e28 	.word	0x20004e28
 80021d8:	20004e24 	.word	0x20004e24

080021dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021e0:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <HAL_IncTick+0x20>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	461a      	mov	r2, r3
 80021e6:	4b06      	ldr	r3, [pc, #24]	@ (8002200 <HAL_IncTick+0x24>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4413      	add	r3, r2
 80021ec:	4a04      	ldr	r2, [pc, #16]	@ (8002200 <HAL_IncTick+0x24>)
 80021ee:	6013      	str	r3, [r2, #0]
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	20004e28 	.word	0x20004e28
 8002200:	20005dc8 	.word	0x20005dc8

08002204 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  return uwTick;
 8002208:	4b03      	ldr	r3, [pc, #12]	@ (8002218 <HAL_GetTick+0x14>)
 800220a:	681b      	ldr	r3, [r3, #0]
}
 800220c:	4618      	mov	r0, r3
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	20005dc8 	.word	0x20005dc8

0800221c <__NVIC_SetPriorityGrouping>:
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800222c:	4b0b      	ldr	r3, [pc, #44]	@ (800225c <__NVIC_SetPriorityGrouping+0x40>)
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002238:	4013      	ands	r3, r2
 800223a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002244:	4b06      	ldr	r3, [pc, #24]	@ (8002260 <__NVIC_SetPriorityGrouping+0x44>)
 8002246:	4313      	orrs	r3, r2
 8002248:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800224a:	4a04      	ldr	r2, [pc, #16]	@ (800225c <__NVIC_SetPriorityGrouping+0x40>)
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	60d3      	str	r3, [r2, #12]
}
 8002250:	bf00      	nop
 8002252:	3714      	adds	r7, #20
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	e000ed00 	.word	0xe000ed00
 8002260:	05fa0000 	.word	0x05fa0000

08002264 <__NVIC_GetPriorityGrouping>:
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002268:	4b04      	ldr	r3, [pc, #16]	@ (800227c <__NVIC_GetPriorityGrouping+0x18>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	0a1b      	lsrs	r3, r3, #8
 800226e:	f003 0307 	and.w	r3, r3, #7
}
 8002272:	4618      	mov	r0, r3
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <__NVIC_EnableIRQ>:
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800228a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228e:	2b00      	cmp	r3, #0
 8002290:	db0b      	blt.n	80022aa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002292:	79fb      	ldrb	r3, [r7, #7]
 8002294:	f003 021f 	and.w	r2, r3, #31
 8002298:	4907      	ldr	r1, [pc, #28]	@ (80022b8 <__NVIC_EnableIRQ+0x38>)
 800229a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229e:	095b      	lsrs	r3, r3, #5
 80022a0:	2001      	movs	r0, #1
 80022a2:	fa00 f202 	lsl.w	r2, r0, r2
 80022a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	e000e100 	.word	0xe000e100

080022bc <__NVIC_SetPriority>:
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	4603      	mov	r3, r0
 80022c4:	6039      	str	r1, [r7, #0]
 80022c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	db0a      	blt.n	80022e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	b2da      	uxtb	r2, r3
 80022d4:	490c      	ldr	r1, [pc, #48]	@ (8002308 <__NVIC_SetPriority+0x4c>)
 80022d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022da:	0112      	lsls	r2, r2, #4
 80022dc:	b2d2      	uxtb	r2, r2
 80022de:	440b      	add	r3, r1
 80022e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80022e4:	e00a      	b.n	80022fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	4908      	ldr	r1, [pc, #32]	@ (800230c <__NVIC_SetPriority+0x50>)
 80022ec:	79fb      	ldrb	r3, [r7, #7]
 80022ee:	f003 030f 	and.w	r3, r3, #15
 80022f2:	3b04      	subs	r3, #4
 80022f4:	0112      	lsls	r2, r2, #4
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	440b      	add	r3, r1
 80022fa:	761a      	strb	r2, [r3, #24]
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	e000e100 	.word	0xe000e100
 800230c:	e000ed00 	.word	0xe000ed00

08002310 <NVIC_EncodePriority>:
{
 8002310:	b480      	push	{r7}
 8002312:	b089      	sub	sp, #36	@ 0x24
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	f1c3 0307 	rsb	r3, r3, #7
 800232a:	2b04      	cmp	r3, #4
 800232c:	bf28      	it	cs
 800232e:	2304      	movcs	r3, #4
 8002330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	3304      	adds	r3, #4
 8002336:	2b06      	cmp	r3, #6
 8002338:	d902      	bls.n	8002340 <NVIC_EncodePriority+0x30>
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	3b03      	subs	r3, #3
 800233e:	e000      	b.n	8002342 <NVIC_EncodePriority+0x32>
 8002340:	2300      	movs	r3, #0
 8002342:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002344:	f04f 32ff 	mov.w	r2, #4294967295
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43da      	mvns	r2, r3
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	401a      	ands	r2, r3
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002358:	f04f 31ff 	mov.w	r1, #4294967295
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	fa01 f303 	lsl.w	r3, r1, r3
 8002362:	43d9      	mvns	r1, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002368:	4313      	orrs	r3, r2
}
 800236a:	4618      	mov	r0, r3
 800236c:	3724      	adds	r7, #36	@ 0x24
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
	...

08002378 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3b01      	subs	r3, #1
 8002384:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002388:	d301      	bcc.n	800238e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800238a:	2301      	movs	r3, #1
 800238c:	e00f      	b.n	80023ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800238e:	4a0a      	ldr	r2, [pc, #40]	@ (80023b8 <SysTick_Config+0x40>)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	3b01      	subs	r3, #1
 8002394:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002396:	210f      	movs	r1, #15
 8002398:	f04f 30ff 	mov.w	r0, #4294967295
 800239c:	f7ff ff8e 	bl	80022bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023a0:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <SysTick_Config+0x40>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023a6:	4b04      	ldr	r3, [pc, #16]	@ (80023b8 <SysTick_Config+0x40>)
 80023a8:	2207      	movs	r2, #7
 80023aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	e000e010 	.word	0xe000e010

080023bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff ff29 	bl	800221c <__NVIC_SetPriorityGrouping>
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b086      	sub	sp, #24
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	4603      	mov	r3, r0
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
 80023de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023e4:	f7ff ff3e 	bl	8002264 <__NVIC_GetPriorityGrouping>
 80023e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	68b9      	ldr	r1, [r7, #8]
 80023ee:	6978      	ldr	r0, [r7, #20]
 80023f0:	f7ff ff8e 	bl	8002310 <NVIC_EncodePriority>
 80023f4:	4602      	mov	r2, r0
 80023f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023fa:	4611      	mov	r1, r2
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff ff5d 	bl	80022bc <__NVIC_SetPriority>
}
 8002402:	bf00      	nop
 8002404:	3718      	adds	r7, #24
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}

0800240a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b082      	sub	sp, #8
 800240e:	af00      	add	r7, sp, #0
 8002410:	4603      	mov	r3, r0
 8002412:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff ff31 	bl	8002280 <__NVIC_EnableIRQ>
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b082      	sub	sp, #8
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f7ff ffa2 	bl	8002378 <SysTick_Config>
 8002434:	4603      	mov	r3, r0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002444:	f3bf 8f5f 	dmb	sy
}
 8002448:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800244a:	4b07      	ldr	r3, [pc, #28]	@ (8002468 <HAL_MPU_Disable+0x28>)
 800244c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244e:	4a06      	ldr	r2, [pc, #24]	@ (8002468 <HAL_MPU_Disable+0x28>)
 8002450:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002454:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002456:	4b05      	ldr	r3, [pc, #20]	@ (800246c <HAL_MPU_Disable+0x2c>)
 8002458:	2200      	movs	r2, #0
 800245a:	605a      	str	r2, [r3, #4]
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	e000ed00 	.word	0xe000ed00
 800246c:	e000ed90 	.word	0xe000ed90

08002470 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002478:	4a0b      	ldr	r2, [pc, #44]	@ (80024a8 <HAL_MPU_Enable+0x38>)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f043 0301 	orr.w	r3, r3, #1
 8002480:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002482:	4b0a      	ldr	r3, [pc, #40]	@ (80024ac <HAL_MPU_Enable+0x3c>)
 8002484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002486:	4a09      	ldr	r2, [pc, #36]	@ (80024ac <HAL_MPU_Enable+0x3c>)
 8002488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800248c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800248e:	f3bf 8f4f 	dsb	sy
}
 8002492:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002494:	f3bf 8f6f 	isb	sy
}
 8002498:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000ed90 	.word	0xe000ed90
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	785a      	ldrb	r2, [r3, #1]
 80024bc:	4b1b      	ldr	r3, [pc, #108]	@ (800252c <HAL_MPU_ConfigRegion+0x7c>)
 80024be:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80024c0:	4b1a      	ldr	r3, [pc, #104]	@ (800252c <HAL_MPU_ConfigRegion+0x7c>)
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	4a19      	ldr	r2, [pc, #100]	@ (800252c <HAL_MPU_ConfigRegion+0x7c>)
 80024c6:	f023 0301 	bic.w	r3, r3, #1
 80024ca:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80024cc:	4a17      	ldr	r2, [pc, #92]	@ (800252c <HAL_MPU_ConfigRegion+0x7c>)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	7b1b      	ldrb	r3, [r3, #12]
 80024d8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	7adb      	ldrb	r3, [r3, #11]
 80024de:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80024e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	7a9b      	ldrb	r3, [r3, #10]
 80024e6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80024e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	7b5b      	ldrb	r3, [r3, #13]
 80024ee:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80024f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	7b9b      	ldrb	r3, [r3, #14]
 80024f6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80024f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	7bdb      	ldrb	r3, [r3, #15]
 80024fe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002500:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	7a5b      	ldrb	r3, [r3, #9]
 8002506:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002508:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	7a1b      	ldrb	r3, [r3, #8]
 800250e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002510:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	7812      	ldrb	r2, [r2, #0]
 8002516:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002518:	4a04      	ldr	r2, [pc, #16]	@ (800252c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800251a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800251c:	6113      	str	r3, [r2, #16]
}
 800251e:	bf00      	nop
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	e000ed90 	.word	0xe000ed90

08002530 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002530:	b480      	push	{r7}
 8002532:	b089      	sub	sp, #36	@ 0x24
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800253e:	2300      	movs	r3, #0
 8002540:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002542:	2300      	movs	r3, #0
 8002544:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002546:	2300      	movs	r3, #0
 8002548:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800254a:	2300      	movs	r3, #0
 800254c:	61fb      	str	r3, [r7, #28]
 800254e:	e175      	b.n	800283c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002550:	2201      	movs	r2, #1
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	697a      	ldr	r2, [r7, #20]
 8002560:	4013      	ands	r3, r2
 8002562:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	429a      	cmp	r2, r3
 800256a:	f040 8164 	bne.w	8002836 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f003 0303 	and.w	r3, r3, #3
 8002576:	2b01      	cmp	r3, #1
 8002578:	d005      	beq.n	8002586 <HAL_GPIO_Init+0x56>
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f003 0303 	and.w	r3, r3, #3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d130      	bne.n	80025e8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	005b      	lsls	r3, r3, #1
 8002590:	2203      	movs	r2, #3
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	43db      	mvns	r3, r3
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	4013      	ands	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	68da      	ldr	r2, [r3, #12]
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	fa02 f303 	lsl.w	r3, r2, r3
 80025aa:	69ba      	ldr	r2, [r7, #24]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025bc:	2201      	movs	r2, #1
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	43db      	mvns	r3, r3
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	4013      	ands	r3, r2
 80025ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	091b      	lsrs	r3, r3, #4
 80025d2:	f003 0201 	and.w	r2, r3, #1
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	4313      	orrs	r3, r2
 80025e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f003 0303 	and.w	r3, r3, #3
 80025f0:	2b03      	cmp	r3, #3
 80025f2:	d017      	beq.n	8002624 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	2203      	movs	r2, #3
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	43db      	mvns	r3, r3
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	4013      	ands	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	4313      	orrs	r3, r2
 800261c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f003 0303 	and.w	r3, r3, #3
 800262c:	2b02      	cmp	r3, #2
 800262e:	d123      	bne.n	8002678 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	08da      	lsrs	r2, r3, #3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	3208      	adds	r2, #8
 8002638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800263c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	f003 0307 	and.w	r3, r3, #7
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	220f      	movs	r2, #15
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	43db      	mvns	r3, r3
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4013      	ands	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	691a      	ldr	r2, [r3, #16]
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	f003 0307 	and.w	r3, r3, #7
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	4313      	orrs	r3, r2
 8002668:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	08da      	lsrs	r2, r3, #3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	3208      	adds	r2, #8
 8002672:	69b9      	ldr	r1, [r7, #24]
 8002674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	2203      	movs	r2, #3
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	43db      	mvns	r3, r3
 800268a:	69ba      	ldr	r2, [r7, #24]
 800268c:	4013      	ands	r3, r2
 800268e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 0203 	and.w	r2, r3, #3
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	f000 80be 	beq.w	8002836 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026ba:	4b66      	ldr	r3, [pc, #408]	@ (8002854 <HAL_GPIO_Init+0x324>)
 80026bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026be:	4a65      	ldr	r2, [pc, #404]	@ (8002854 <HAL_GPIO_Init+0x324>)
 80026c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80026c6:	4b63      	ldr	r3, [pc, #396]	@ (8002854 <HAL_GPIO_Init+0x324>)
 80026c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026ce:	60fb      	str	r3, [r7, #12]
 80026d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80026d2:	4a61      	ldr	r2, [pc, #388]	@ (8002858 <HAL_GPIO_Init+0x328>)
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	089b      	lsrs	r3, r3, #2
 80026d8:	3302      	adds	r3, #2
 80026da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	f003 0303 	and.w	r3, r3, #3
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	220f      	movs	r2, #15
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	43db      	mvns	r3, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4013      	ands	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4a58      	ldr	r2, [pc, #352]	@ (800285c <HAL_GPIO_Init+0x32c>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d037      	beq.n	800276e <HAL_GPIO_Init+0x23e>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a57      	ldr	r2, [pc, #348]	@ (8002860 <HAL_GPIO_Init+0x330>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d031      	beq.n	800276a <HAL_GPIO_Init+0x23a>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a56      	ldr	r2, [pc, #344]	@ (8002864 <HAL_GPIO_Init+0x334>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d02b      	beq.n	8002766 <HAL_GPIO_Init+0x236>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a55      	ldr	r2, [pc, #340]	@ (8002868 <HAL_GPIO_Init+0x338>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d025      	beq.n	8002762 <HAL_GPIO_Init+0x232>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a54      	ldr	r2, [pc, #336]	@ (800286c <HAL_GPIO_Init+0x33c>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d01f      	beq.n	800275e <HAL_GPIO_Init+0x22e>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a53      	ldr	r2, [pc, #332]	@ (8002870 <HAL_GPIO_Init+0x340>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d019      	beq.n	800275a <HAL_GPIO_Init+0x22a>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a52      	ldr	r2, [pc, #328]	@ (8002874 <HAL_GPIO_Init+0x344>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d013      	beq.n	8002756 <HAL_GPIO_Init+0x226>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a51      	ldr	r2, [pc, #324]	@ (8002878 <HAL_GPIO_Init+0x348>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d00d      	beq.n	8002752 <HAL_GPIO_Init+0x222>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a50      	ldr	r2, [pc, #320]	@ (800287c <HAL_GPIO_Init+0x34c>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d007      	beq.n	800274e <HAL_GPIO_Init+0x21e>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a4f      	ldr	r2, [pc, #316]	@ (8002880 <HAL_GPIO_Init+0x350>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d101      	bne.n	800274a <HAL_GPIO_Init+0x21a>
 8002746:	2309      	movs	r3, #9
 8002748:	e012      	b.n	8002770 <HAL_GPIO_Init+0x240>
 800274a:	230a      	movs	r3, #10
 800274c:	e010      	b.n	8002770 <HAL_GPIO_Init+0x240>
 800274e:	2308      	movs	r3, #8
 8002750:	e00e      	b.n	8002770 <HAL_GPIO_Init+0x240>
 8002752:	2307      	movs	r3, #7
 8002754:	e00c      	b.n	8002770 <HAL_GPIO_Init+0x240>
 8002756:	2306      	movs	r3, #6
 8002758:	e00a      	b.n	8002770 <HAL_GPIO_Init+0x240>
 800275a:	2305      	movs	r3, #5
 800275c:	e008      	b.n	8002770 <HAL_GPIO_Init+0x240>
 800275e:	2304      	movs	r3, #4
 8002760:	e006      	b.n	8002770 <HAL_GPIO_Init+0x240>
 8002762:	2303      	movs	r3, #3
 8002764:	e004      	b.n	8002770 <HAL_GPIO_Init+0x240>
 8002766:	2302      	movs	r3, #2
 8002768:	e002      	b.n	8002770 <HAL_GPIO_Init+0x240>
 800276a:	2301      	movs	r3, #1
 800276c:	e000      	b.n	8002770 <HAL_GPIO_Init+0x240>
 800276e:	2300      	movs	r3, #0
 8002770:	69fa      	ldr	r2, [r7, #28]
 8002772:	f002 0203 	and.w	r2, r2, #3
 8002776:	0092      	lsls	r2, r2, #2
 8002778:	4093      	lsls	r3, r2
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4313      	orrs	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002780:	4935      	ldr	r1, [pc, #212]	@ (8002858 <HAL_GPIO_Init+0x328>)
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	089b      	lsrs	r3, r3, #2
 8002786:	3302      	adds	r3, #2
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800278e:	4b3d      	ldr	r3, [pc, #244]	@ (8002884 <HAL_GPIO_Init+0x354>)
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	43db      	mvns	r3, r3
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	4013      	ands	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027b2:	4a34      	ldr	r2, [pc, #208]	@ (8002884 <HAL_GPIO_Init+0x354>)
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027b8:	4b32      	ldr	r3, [pc, #200]	@ (8002884 <HAL_GPIO_Init+0x354>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d003      	beq.n	80027dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	4313      	orrs	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027dc:	4a29      	ldr	r2, [pc, #164]	@ (8002884 <HAL_GPIO_Init+0x354>)
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027e2:	4b28      	ldr	r3, [pc, #160]	@ (8002884 <HAL_GPIO_Init+0x354>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	43db      	mvns	r3, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4013      	ands	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d003      	beq.n	8002806 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	4313      	orrs	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002806:	4a1f      	ldr	r2, [pc, #124]	@ (8002884 <HAL_GPIO_Init+0x354>)
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800280c:	4b1d      	ldr	r3, [pc, #116]	@ (8002884 <HAL_GPIO_Init+0x354>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	43db      	mvns	r3, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4013      	ands	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d003      	beq.n	8002830 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	4313      	orrs	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002830:	4a14      	ldr	r2, [pc, #80]	@ (8002884 <HAL_GPIO_Init+0x354>)
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	3301      	adds	r3, #1
 800283a:	61fb      	str	r3, [r7, #28]
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	2b0f      	cmp	r3, #15
 8002840:	f67f ae86 	bls.w	8002550 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002844:	bf00      	nop
 8002846:	bf00      	nop
 8002848:	3724      	adds	r7, #36	@ 0x24
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	40023800 	.word	0x40023800
 8002858:	40013800 	.word	0x40013800
 800285c:	40020000 	.word	0x40020000
 8002860:	40020400 	.word	0x40020400
 8002864:	40020800 	.word	0x40020800
 8002868:	40020c00 	.word	0x40020c00
 800286c:	40021000 	.word	0x40021000
 8002870:	40021400 	.word	0x40021400
 8002874:	40021800 	.word	0x40021800
 8002878:	40021c00 	.word	0x40021c00
 800287c:	40022000 	.word	0x40022000
 8002880:	40022400 	.word	0x40022400
 8002884:	40013c00 	.word	0x40013c00

08002888 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800288e:	2300      	movs	r3, #0
 8002890:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002892:	4b23      	ldr	r3, [pc, #140]	@ (8002920 <HAL_PWREx_EnableOverDrive+0x98>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002896:	4a22      	ldr	r2, [pc, #136]	@ (8002920 <HAL_PWREx_EnableOverDrive+0x98>)
 8002898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800289c:	6413      	str	r3, [r2, #64]	@ 0x40
 800289e:	4b20      	ldr	r3, [pc, #128]	@ (8002920 <HAL_PWREx_EnableOverDrive+0x98>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028a6:	603b      	str	r3, [r7, #0]
 80028a8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80028aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002924 <HAL_PWREx_EnableOverDrive+0x9c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002924 <HAL_PWREx_EnableOverDrive+0x9c>)
 80028b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028b4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028b6:	f7ff fca5 	bl	8002204 <HAL_GetTick>
 80028ba:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80028bc:	e009      	b.n	80028d2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80028be:	f7ff fca1 	bl	8002204 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80028cc:	d901      	bls.n	80028d2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e022      	b.n	8002918 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80028d2:	4b14      	ldr	r3, [pc, #80]	@ (8002924 <HAL_PWREx_EnableOverDrive+0x9c>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028de:	d1ee      	bne.n	80028be <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80028e0:	4b10      	ldr	r3, [pc, #64]	@ (8002924 <HAL_PWREx_EnableOverDrive+0x9c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a0f      	ldr	r2, [pc, #60]	@ (8002924 <HAL_PWREx_EnableOverDrive+0x9c>)
 80028e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028ea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028ec:	f7ff fc8a 	bl	8002204 <HAL_GetTick>
 80028f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80028f2:	e009      	b.n	8002908 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80028f4:	f7ff fc86 	bl	8002204 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002902:	d901      	bls.n	8002908 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e007      	b.n	8002918 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002908:	4b06      	ldr	r3, [pc, #24]	@ (8002924 <HAL_PWREx_EnableOverDrive+0x9c>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002910:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002914:	d1ee      	bne.n	80028f4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3708      	adds	r7, #8
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40023800 	.word	0x40023800
 8002924:	40007000 	.word	0x40007000

08002928 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002930:	2300      	movs	r3, #0
 8002932:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e29b      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	2b00      	cmp	r3, #0
 8002948:	f000 8087 	beq.w	8002a5a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800294c:	4b96      	ldr	r3, [pc, #600]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 030c 	and.w	r3, r3, #12
 8002954:	2b04      	cmp	r3, #4
 8002956:	d00c      	beq.n	8002972 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002958:	4b93      	ldr	r3, [pc, #588]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f003 030c 	and.w	r3, r3, #12
 8002960:	2b08      	cmp	r3, #8
 8002962:	d112      	bne.n	800298a <HAL_RCC_OscConfig+0x62>
 8002964:	4b90      	ldr	r3, [pc, #576]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800296c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002970:	d10b      	bne.n	800298a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002972:	4b8d      	ldr	r3, [pc, #564]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d06c      	beq.n	8002a58 <HAL_RCC_OscConfig+0x130>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d168      	bne.n	8002a58 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e275      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002992:	d106      	bne.n	80029a2 <HAL_RCC_OscConfig+0x7a>
 8002994:	4b84      	ldr	r3, [pc, #528]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a83      	ldr	r2, [pc, #524]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 800299a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800299e:	6013      	str	r3, [r2, #0]
 80029a0:	e02e      	b.n	8002a00 <HAL_RCC_OscConfig+0xd8>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d10c      	bne.n	80029c4 <HAL_RCC_OscConfig+0x9c>
 80029aa:	4b7f      	ldr	r3, [pc, #508]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a7e      	ldr	r2, [pc, #504]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029b4:	6013      	str	r3, [r2, #0]
 80029b6:	4b7c      	ldr	r3, [pc, #496]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a7b      	ldr	r2, [pc, #492]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029c0:	6013      	str	r3, [r2, #0]
 80029c2:	e01d      	b.n	8002a00 <HAL_RCC_OscConfig+0xd8>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029cc:	d10c      	bne.n	80029e8 <HAL_RCC_OscConfig+0xc0>
 80029ce:	4b76      	ldr	r3, [pc, #472]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a75      	ldr	r2, [pc, #468]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	4b73      	ldr	r3, [pc, #460]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a72      	ldr	r2, [pc, #456]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	e00b      	b.n	8002a00 <HAL_RCC_OscConfig+0xd8>
 80029e8:	4b6f      	ldr	r3, [pc, #444]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a6e      	ldr	r2, [pc, #440]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	4b6c      	ldr	r3, [pc, #432]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a6b      	ldr	r2, [pc, #428]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 80029fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d013      	beq.n	8002a30 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a08:	f7ff fbfc 	bl	8002204 <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a10:	f7ff fbf8 	bl	8002204 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b64      	cmp	r3, #100	@ 0x64
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e229      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a22:	4b61      	ldr	r3, [pc, #388]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0xe8>
 8002a2e:	e014      	b.n	8002a5a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a30:	f7ff fbe8 	bl	8002204 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a38:	f7ff fbe4 	bl	8002204 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b64      	cmp	r3, #100	@ 0x64
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e215      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a4a:	4b57      	ldr	r3, [pc, #348]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x110>
 8002a56:	e000      	b.n	8002a5a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d069      	beq.n	8002b3a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a66:	4b50      	ldr	r3, [pc, #320]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00b      	beq.n	8002a8a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a72:	4b4d      	ldr	r3, [pc, #308]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 030c 	and.w	r3, r3, #12
 8002a7a:	2b08      	cmp	r3, #8
 8002a7c:	d11c      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x190>
 8002a7e:	4b4a      	ldr	r3, [pc, #296]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d116      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a8a:	4b47      	ldr	r3, [pc, #284]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d005      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x17a>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d001      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e1e9      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa2:	4b41      	ldr	r3, [pc, #260]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	493d      	ldr	r1, [pc, #244]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ab6:	e040      	b.n	8002b3a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d023      	beq.n	8002b08 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ac0:	4b39      	ldr	r3, [pc, #228]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a38      	ldr	r2, [pc, #224]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002ac6:	f043 0301 	orr.w	r3, r3, #1
 8002aca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002acc:	f7ff fb9a 	bl	8002204 <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ad2:	e008      	b.n	8002ae6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ad4:	f7ff fb96 	bl	8002204 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e1c7      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae6:	4b30      	ldr	r3, [pc, #192]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d0f0      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002af2:	4b2d      	ldr	r3, [pc, #180]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	4929      	ldr	r1, [pc, #164]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002b02:	4313      	orrs	r3, r2
 8002b04:	600b      	str	r3, [r1, #0]
 8002b06:	e018      	b.n	8002b3a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b08:	4b27      	ldr	r3, [pc, #156]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a26      	ldr	r2, [pc, #152]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002b0e:	f023 0301 	bic.w	r3, r3, #1
 8002b12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b14:	f7ff fb76 	bl	8002204 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b1a:	e008      	b.n	8002b2e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b1c:	f7ff fb72 	bl	8002204 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e1a3      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f0      	bne.n	8002b1c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0308 	and.w	r3, r3, #8
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d038      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d019      	beq.n	8002b82 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b4e:	4b16      	ldr	r3, [pc, #88]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b52:	4a15      	ldr	r2, [pc, #84]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002b54:	f043 0301 	orr.w	r3, r3, #1
 8002b58:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b5a:	f7ff fb53 	bl	8002204 <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b62:	f7ff fb4f 	bl	8002204 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e180      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002b76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0f0      	beq.n	8002b62 <HAL_RCC_OscConfig+0x23a>
 8002b80:	e01a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b82:	4b09      	ldr	r3, [pc, #36]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002b84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b86:	4a08      	ldr	r2, [pc, #32]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002b88:	f023 0301 	bic.w	r3, r3, #1
 8002b8c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b8e:	f7ff fb39 	bl	8002204 <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b94:	e00a      	b.n	8002bac <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b96:	f7ff fb35 	bl	8002204 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d903      	bls.n	8002bac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e166      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
 8002ba8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bac:	4b92      	ldr	r3, [pc, #584]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002bae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1ee      	bne.n	8002b96 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f000 80a4 	beq.w	8002d0e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bc6:	4b8c      	ldr	r3, [pc, #560]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10d      	bne.n	8002bee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bd2:	4b89      	ldr	r3, [pc, #548]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd6:	4a88      	ldr	r2, [pc, #544]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bde:	4b86      	ldr	r3, [pc, #536]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002be6:	60bb      	str	r3, [r7, #8]
 8002be8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bea:	2301      	movs	r3, #1
 8002bec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bee:	4b83      	ldr	r3, [pc, #524]	@ (8002dfc <HAL_RCC_OscConfig+0x4d4>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d118      	bne.n	8002c2c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002bfa:	4b80      	ldr	r3, [pc, #512]	@ (8002dfc <HAL_RCC_OscConfig+0x4d4>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a7f      	ldr	r2, [pc, #508]	@ (8002dfc <HAL_RCC_OscConfig+0x4d4>)
 8002c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c06:	f7ff fafd 	bl	8002204 <HAL_GetTick>
 8002c0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c0c:	e008      	b.n	8002c20 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c0e:	f7ff faf9 	bl	8002204 <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b64      	cmp	r3, #100	@ 0x64
 8002c1a:	d901      	bls.n	8002c20 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e12a      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c20:	4b76      	ldr	r3, [pc, #472]	@ (8002dfc <HAL_RCC_OscConfig+0x4d4>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d0f0      	beq.n	8002c0e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d106      	bne.n	8002c42 <HAL_RCC_OscConfig+0x31a>
 8002c34:	4b70      	ldr	r3, [pc, #448]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c38:	4a6f      	ldr	r2, [pc, #444]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c3a:	f043 0301 	orr.w	r3, r3, #1
 8002c3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c40:	e02d      	b.n	8002c9e <HAL_RCC_OscConfig+0x376>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10c      	bne.n	8002c64 <HAL_RCC_OscConfig+0x33c>
 8002c4a:	4b6b      	ldr	r3, [pc, #428]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c4e:	4a6a      	ldr	r2, [pc, #424]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c50:	f023 0301 	bic.w	r3, r3, #1
 8002c54:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c56:	4b68      	ldr	r3, [pc, #416]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c5a:	4a67      	ldr	r2, [pc, #412]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c5c:	f023 0304 	bic.w	r3, r3, #4
 8002c60:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c62:	e01c      	b.n	8002c9e <HAL_RCC_OscConfig+0x376>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	2b05      	cmp	r3, #5
 8002c6a:	d10c      	bne.n	8002c86 <HAL_RCC_OscConfig+0x35e>
 8002c6c:	4b62      	ldr	r3, [pc, #392]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c70:	4a61      	ldr	r2, [pc, #388]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c72:	f043 0304 	orr.w	r3, r3, #4
 8002c76:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c78:	4b5f      	ldr	r3, [pc, #380]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c7c:	4a5e      	ldr	r2, [pc, #376]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c7e:	f043 0301 	orr.w	r3, r3, #1
 8002c82:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c84:	e00b      	b.n	8002c9e <HAL_RCC_OscConfig+0x376>
 8002c86:	4b5c      	ldr	r3, [pc, #368]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c8a:	4a5b      	ldr	r2, [pc, #364]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c8c:	f023 0301 	bic.w	r3, r3, #1
 8002c90:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c92:	4b59      	ldr	r3, [pc, #356]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c96:	4a58      	ldr	r2, [pc, #352]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002c98:	f023 0304 	bic.w	r3, r3, #4
 8002c9c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d015      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca6:	f7ff faad 	bl	8002204 <HAL_GetTick>
 8002caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cac:	e00a      	b.n	8002cc4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cae:	f7ff faa9 	bl	8002204 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e0d8      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc4:	4b4c      	ldr	r3, [pc, #304]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002cc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0ee      	beq.n	8002cae <HAL_RCC_OscConfig+0x386>
 8002cd0:	e014      	b.n	8002cfc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd2:	f7ff fa97 	bl	8002204 <HAL_GetTick>
 8002cd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cd8:	e00a      	b.n	8002cf0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cda:	f7ff fa93 	bl	8002204 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d901      	bls.n	8002cf0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	e0c2      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cf0:	4b41      	ldr	r3, [pc, #260]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf4:	f003 0302 	and.w	r3, r3, #2
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d1ee      	bne.n	8002cda <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002cfc:	7dfb      	ldrb	r3, [r7, #23]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d105      	bne.n	8002d0e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d02:	4b3d      	ldr	r3, [pc, #244]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	4a3c      	ldr	r2, [pc, #240]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002d08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d0c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	f000 80ae 	beq.w	8002e74 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d18:	4b37      	ldr	r3, [pc, #220]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	f003 030c 	and.w	r3, r3, #12
 8002d20:	2b08      	cmp	r3, #8
 8002d22:	d06d      	beq.n	8002e00 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	699b      	ldr	r3, [r3, #24]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d14b      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d2c:	4b32      	ldr	r3, [pc, #200]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a31      	ldr	r2, [pc, #196]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002d32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d38:	f7ff fa64 	bl	8002204 <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d40:	f7ff fa60 	bl	8002204 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e091      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d52:	4b29      	ldr	r3, [pc, #164]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1f0      	bne.n	8002d40 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	69da      	ldr	r2, [r3, #28]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	431a      	orrs	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	019b      	lsls	r3, r3, #6
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d74:	085b      	lsrs	r3, r3, #1
 8002d76:	3b01      	subs	r3, #1
 8002d78:	041b      	lsls	r3, r3, #16
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d80:	061b      	lsls	r3, r3, #24
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d88:	071b      	lsls	r3, r3, #28
 8002d8a:	491b      	ldr	r1, [pc, #108]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d90:	4b19      	ldr	r3, [pc, #100]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a18      	ldr	r2, [pc, #96]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002d96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d9c:	f7ff fa32 	bl	8002204 <HAL_GetTick>
 8002da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da4:	f7ff fa2e 	bl	8002204 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e05f      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002db6:	4b10      	ldr	r3, [pc, #64]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d0f0      	beq.n	8002da4 <HAL_RCC_OscConfig+0x47c>
 8002dc2:	e057      	b.n	8002e74 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a0b      	ldr	r2, [pc, #44]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002dca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd0:	f7ff fa18 	bl	8002204 <HAL_GetTick>
 8002dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd8:	f7ff fa14 	bl	8002204 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e045      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dea:	4b03      	ldr	r3, [pc, #12]	@ (8002df8 <HAL_RCC_OscConfig+0x4d0>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1f0      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x4b0>
 8002df6:	e03d      	b.n	8002e74 <HAL_RCC_OscConfig+0x54c>
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002e00:	4b1f      	ldr	r3, [pc, #124]	@ (8002e80 <HAL_RCC_OscConfig+0x558>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d030      	beq.n	8002e70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d129      	bne.n	8002e70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d122      	bne.n	8002e70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e30:	4013      	ands	r3, r2
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e36:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d119      	bne.n	8002e70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e46:	085b      	lsrs	r3, r3, #1
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d10f      	bne.n	8002e70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d107      	bne.n	8002e70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d001      	beq.n	8002e74 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e000      	b.n	8002e76 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3718      	adds	r7, #24
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40023800 	.word	0x40023800

08002e84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d101      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e0d0      	b.n	800303e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e9c:	4b6a      	ldr	r3, [pc, #424]	@ (8003048 <HAL_RCC_ClockConfig+0x1c4>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 030f 	and.w	r3, r3, #15
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d910      	bls.n	8002ecc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eaa:	4b67      	ldr	r3, [pc, #412]	@ (8003048 <HAL_RCC_ClockConfig+0x1c4>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f023 020f 	bic.w	r2, r3, #15
 8002eb2:	4965      	ldr	r1, [pc, #404]	@ (8003048 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eba:	4b63      	ldr	r3, [pc, #396]	@ (8003048 <HAL_RCC_ClockConfig+0x1c4>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 030f 	and.w	r3, r3, #15
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d001      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e0b8      	b.n	800303e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d020      	beq.n	8002f1a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d005      	beq.n	8002ef0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ee4:	4b59      	ldr	r3, [pc, #356]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	4a58      	ldr	r2, [pc, #352]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002eea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002eee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0308 	and.w	r3, r3, #8
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d005      	beq.n	8002f08 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002efc:	4b53      	ldr	r3, [pc, #332]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	4a52      	ldr	r2, [pc, #328]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002f02:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f06:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f08:	4b50      	ldr	r3, [pc, #320]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	494d      	ldr	r1, [pc, #308]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d040      	beq.n	8002fa8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d107      	bne.n	8002f3e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f2e:	4b47      	ldr	r3, [pc, #284]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d115      	bne.n	8002f66 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e07f      	b.n	800303e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d107      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f46:	4b41      	ldr	r3, [pc, #260]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d109      	bne.n	8002f66 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e073      	b.n	800303e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f56:	4b3d      	ldr	r3, [pc, #244]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0302 	and.w	r3, r3, #2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e06b      	b.n	800303e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f66:	4b39      	ldr	r3, [pc, #228]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f023 0203 	bic.w	r2, r3, #3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	4936      	ldr	r1, [pc, #216]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002f74:	4313      	orrs	r3, r2
 8002f76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f78:	f7ff f944 	bl	8002204 <HAL_GetTick>
 8002f7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f7e:	e00a      	b.n	8002f96 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f80:	f7ff f940 	bl	8002204 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e053      	b.n	800303e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f96:	4b2d      	ldr	r3, [pc, #180]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f003 020c 	and.w	r2, r3, #12
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d1eb      	bne.n	8002f80 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fa8:	4b27      	ldr	r3, [pc, #156]	@ (8003048 <HAL_RCC_ClockConfig+0x1c4>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 030f 	and.w	r3, r3, #15
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d210      	bcs.n	8002fd8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fb6:	4b24      	ldr	r3, [pc, #144]	@ (8003048 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f023 020f 	bic.w	r2, r3, #15
 8002fbe:	4922      	ldr	r1, [pc, #136]	@ (8003048 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fc6:	4b20      	ldr	r3, [pc, #128]	@ (8003048 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 030f 	and.w	r3, r3, #15
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d001      	beq.n	8002fd8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e032      	b.n	800303e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0304 	and.w	r3, r3, #4
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d008      	beq.n	8002ff6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fe4:	4b19      	ldr	r3, [pc, #100]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	4916      	ldr	r1, [pc, #88]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0308 	and.w	r3, r3, #8
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d009      	beq.n	8003016 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003002:	4b12      	ldr	r3, [pc, #72]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	490e      	ldr	r1, [pc, #56]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8003012:	4313      	orrs	r3, r2
 8003014:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003016:	f000 f821 	bl	800305c <HAL_RCC_GetSysClockFreq>
 800301a:	4602      	mov	r2, r0
 800301c:	4b0b      	ldr	r3, [pc, #44]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	091b      	lsrs	r3, r3, #4
 8003022:	f003 030f 	and.w	r3, r3, #15
 8003026:	490a      	ldr	r1, [pc, #40]	@ (8003050 <HAL_RCC_ClockConfig+0x1cc>)
 8003028:	5ccb      	ldrb	r3, [r1, r3]
 800302a:	fa22 f303 	lsr.w	r3, r2, r3
 800302e:	4a09      	ldr	r2, [pc, #36]	@ (8003054 <HAL_RCC_ClockConfig+0x1d0>)
 8003030:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003032:	4b09      	ldr	r3, [pc, #36]	@ (8003058 <HAL_RCC_ClockConfig+0x1d4>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4618      	mov	r0, r3
 8003038:	f7ff f8a0 	bl	800217c <HAL_InitTick>

  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3710      	adds	r7, #16
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	40023c00 	.word	0x40023c00
 800304c:	40023800 	.word	0x40023800
 8003050:	080073d0 	.word	0x080073d0
 8003054:	20004e20 	.word	0x20004e20
 8003058:	20004e24 	.word	0x20004e24

0800305c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800305c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003060:	b090      	sub	sp, #64	@ 0x40
 8003062:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003064:	2300      	movs	r3, #0
 8003066:	637b      	str	r3, [r7, #52]	@ 0x34
 8003068:	2300      	movs	r3, #0
 800306a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800306c:	2300      	movs	r3, #0
 800306e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003070:	2300      	movs	r3, #0
 8003072:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003074:	4b59      	ldr	r3, [pc, #356]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x180>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 030c 	and.w	r3, r3, #12
 800307c:	2b08      	cmp	r3, #8
 800307e:	d00d      	beq.n	800309c <HAL_RCC_GetSysClockFreq+0x40>
 8003080:	2b08      	cmp	r3, #8
 8003082:	f200 80a1 	bhi.w	80031c8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003086:	2b00      	cmp	r3, #0
 8003088:	d002      	beq.n	8003090 <HAL_RCC_GetSysClockFreq+0x34>
 800308a:	2b04      	cmp	r3, #4
 800308c:	d003      	beq.n	8003096 <HAL_RCC_GetSysClockFreq+0x3a>
 800308e:	e09b      	b.n	80031c8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003090:	4b53      	ldr	r3, [pc, #332]	@ (80031e0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003092:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003094:	e09b      	b.n	80031ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003096:	4b53      	ldr	r3, [pc, #332]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003098:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800309a:	e098      	b.n	80031ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800309c:	4b4f      	ldr	r3, [pc, #316]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x180>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030a4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80030a6:	4b4d      	ldr	r3, [pc, #308]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x180>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d028      	beq.n	8003104 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030b2:	4b4a      	ldr	r3, [pc, #296]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x180>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	099b      	lsrs	r3, r3, #6
 80030b8:	2200      	movs	r2, #0
 80030ba:	623b      	str	r3, [r7, #32]
 80030bc:	627a      	str	r2, [r7, #36]	@ 0x24
 80030be:	6a3b      	ldr	r3, [r7, #32]
 80030c0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80030c4:	2100      	movs	r1, #0
 80030c6:	4b47      	ldr	r3, [pc, #284]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80030c8:	fb03 f201 	mul.w	r2, r3, r1
 80030cc:	2300      	movs	r3, #0
 80030ce:	fb00 f303 	mul.w	r3, r0, r3
 80030d2:	4413      	add	r3, r2
 80030d4:	4a43      	ldr	r2, [pc, #268]	@ (80031e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80030d6:	fba0 1202 	umull	r1, r2, r0, r2
 80030da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030dc:	460a      	mov	r2, r1
 80030de:	62ba      	str	r2, [r7, #40]	@ 0x28
 80030e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030e2:	4413      	add	r3, r2
 80030e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030e8:	2200      	movs	r2, #0
 80030ea:	61bb      	str	r3, [r7, #24]
 80030ec:	61fa      	str	r2, [r7, #28]
 80030ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030f2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80030f6:	f7fd f8ab 	bl	8000250 <__aeabi_uldivmod>
 80030fa:	4602      	mov	r2, r0
 80030fc:	460b      	mov	r3, r1
 80030fe:	4613      	mov	r3, r2
 8003100:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003102:	e053      	b.n	80031ac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003104:	4b35      	ldr	r3, [pc, #212]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x180>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	099b      	lsrs	r3, r3, #6
 800310a:	2200      	movs	r2, #0
 800310c:	613b      	str	r3, [r7, #16]
 800310e:	617a      	str	r2, [r7, #20]
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003116:	f04f 0b00 	mov.w	fp, #0
 800311a:	4652      	mov	r2, sl
 800311c:	465b      	mov	r3, fp
 800311e:	f04f 0000 	mov.w	r0, #0
 8003122:	f04f 0100 	mov.w	r1, #0
 8003126:	0159      	lsls	r1, r3, #5
 8003128:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800312c:	0150      	lsls	r0, r2, #5
 800312e:	4602      	mov	r2, r0
 8003130:	460b      	mov	r3, r1
 8003132:	ebb2 080a 	subs.w	r8, r2, sl
 8003136:	eb63 090b 	sbc.w	r9, r3, fp
 800313a:	f04f 0200 	mov.w	r2, #0
 800313e:	f04f 0300 	mov.w	r3, #0
 8003142:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003146:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800314a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800314e:	ebb2 0408 	subs.w	r4, r2, r8
 8003152:	eb63 0509 	sbc.w	r5, r3, r9
 8003156:	f04f 0200 	mov.w	r2, #0
 800315a:	f04f 0300 	mov.w	r3, #0
 800315e:	00eb      	lsls	r3, r5, #3
 8003160:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003164:	00e2      	lsls	r2, r4, #3
 8003166:	4614      	mov	r4, r2
 8003168:	461d      	mov	r5, r3
 800316a:	eb14 030a 	adds.w	r3, r4, sl
 800316e:	603b      	str	r3, [r7, #0]
 8003170:	eb45 030b 	adc.w	r3, r5, fp
 8003174:	607b      	str	r3, [r7, #4]
 8003176:	f04f 0200 	mov.w	r2, #0
 800317a:	f04f 0300 	mov.w	r3, #0
 800317e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003182:	4629      	mov	r1, r5
 8003184:	028b      	lsls	r3, r1, #10
 8003186:	4621      	mov	r1, r4
 8003188:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800318c:	4621      	mov	r1, r4
 800318e:	028a      	lsls	r2, r1, #10
 8003190:	4610      	mov	r0, r2
 8003192:	4619      	mov	r1, r3
 8003194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003196:	2200      	movs	r2, #0
 8003198:	60bb      	str	r3, [r7, #8]
 800319a:	60fa      	str	r2, [r7, #12]
 800319c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80031a0:	f7fd f856 	bl	8000250 <__aeabi_uldivmod>
 80031a4:	4602      	mov	r2, r0
 80031a6:	460b      	mov	r3, r1
 80031a8:	4613      	mov	r3, r2
 80031aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80031ac:	4b0b      	ldr	r3, [pc, #44]	@ (80031dc <HAL_RCC_GetSysClockFreq+0x180>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	0c1b      	lsrs	r3, r3, #16
 80031b2:	f003 0303 	and.w	r3, r3, #3
 80031b6:	3301      	adds	r3, #1
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80031bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80031be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031c6:	e002      	b.n	80031ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031c8:	4b05      	ldr	r3, [pc, #20]	@ (80031e0 <HAL_RCC_GetSysClockFreq+0x184>)
 80031ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3740      	adds	r7, #64	@ 0x40
 80031d4:	46bd      	mov	sp, r7
 80031d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031da:	bf00      	nop
 80031dc:	40023800 	.word	0x40023800
 80031e0:	00f42400 	.word	0x00f42400
 80031e4:	017d7840 	.word	0x017d7840

080031e8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031ec:	4b03      	ldr	r3, [pc, #12]	@ (80031fc <HAL_RCC_GetHCLKFreq+0x14>)
 80031ee:	681b      	ldr	r3, [r3, #0]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	20004e20 	.word	0x20004e20

08003200 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003204:	f7ff fff0 	bl	80031e8 <HAL_RCC_GetHCLKFreq>
 8003208:	4602      	mov	r2, r0
 800320a:	4b05      	ldr	r3, [pc, #20]	@ (8003220 <HAL_RCC_GetPCLK1Freq+0x20>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	0a9b      	lsrs	r3, r3, #10
 8003210:	f003 0307 	and.w	r3, r3, #7
 8003214:	4903      	ldr	r1, [pc, #12]	@ (8003224 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003216:	5ccb      	ldrb	r3, [r1, r3]
 8003218:	fa22 f303 	lsr.w	r3, r2, r3
}
 800321c:	4618      	mov	r0, r3
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40023800 	.word	0x40023800
 8003224:	080073e0 	.word	0x080073e0

08003228 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800322c:	f7ff ffdc 	bl	80031e8 <HAL_RCC_GetHCLKFreq>
 8003230:	4602      	mov	r2, r0
 8003232:	4b05      	ldr	r3, [pc, #20]	@ (8003248 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	0b5b      	lsrs	r3, r3, #13
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	4903      	ldr	r1, [pc, #12]	@ (800324c <HAL_RCC_GetPCLK2Freq+0x24>)
 800323e:	5ccb      	ldrb	r3, [r1, r3]
 8003240:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003244:	4618      	mov	r0, r3
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40023800 	.word	0x40023800
 800324c:	080073e0 	.word	0x080073e0

08003250 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b088      	sub	sp, #32
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800325c:	2300      	movs	r3, #0
 800325e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003260:	2300      	movs	r3, #0
 8003262:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003264:	2300      	movs	r3, #0
 8003266:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003268:	2300      	movs	r3, #0
 800326a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b00      	cmp	r3, #0
 8003276:	d012      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003278:	4b69      	ldr	r3, [pc, #420]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	4a68      	ldr	r2, [pc, #416]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800327e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003282:	6093      	str	r3, [r2, #8]
 8003284:	4b66      	ldr	r3, [pc, #408]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003286:	689a      	ldr	r2, [r3, #8]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800328c:	4964      	ldr	r1, [pc, #400]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800328e:	4313      	orrs	r3, r2
 8003290:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800329a:	2301      	movs	r3, #1
 800329c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d017      	beq.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80032aa:	4b5d      	ldr	r3, [pc, #372]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032b0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b8:	4959      	ldr	r1, [pc, #356]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032c8:	d101      	bne.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80032ca:	2301      	movs	r3, #1
 80032cc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80032d6:	2301      	movs	r3, #1
 80032d8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d017      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032e6:	4b4e      	ldr	r3, [pc, #312]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032ec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f4:	494a      	ldr	r1, [pc, #296]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003300:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003304:	d101      	bne.n	800330a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003306:	2301      	movs	r3, #1
 8003308:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003312:	2301      	movs	r3, #1
 8003314:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003322:	2301      	movs	r3, #1
 8003324:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0320 	and.w	r3, r3, #32
 800332e:	2b00      	cmp	r3, #0
 8003330:	f000 808b 	beq.w	800344a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003334:	4b3a      	ldr	r3, [pc, #232]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003338:	4a39      	ldr	r2, [pc, #228]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800333a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800333e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003340:	4b37      	ldr	r3, [pc, #220]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003348:	60bb      	str	r3, [r7, #8]
 800334a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800334c:	4b35      	ldr	r3, [pc, #212]	@ (8003424 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a34      	ldr	r2, [pc, #208]	@ (8003424 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003356:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003358:	f7fe ff54 	bl	8002204 <HAL_GetTick>
 800335c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800335e:	e008      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003360:	f7fe ff50 	bl	8002204 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b64      	cmp	r3, #100	@ 0x64
 800336c:	d901      	bls.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e38f      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003372:	4b2c      	ldr	r3, [pc, #176]	@ (8003424 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800337e:	4b28      	ldr	r3, [pc, #160]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003382:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003386:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d035      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003392:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	429a      	cmp	r2, r3
 800339a:	d02e      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800339c:	4b20      	ldr	r3, [pc, #128]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800339e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033a4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033b0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b6:	4a1a      	ldr	r2, [pc, #104]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033bc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80033be:	4a18      	ldr	r2, [pc, #96]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80033c4:	4b16      	ldr	r3, [pc, #88]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d114      	bne.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d0:	f7fe ff18 	bl	8002204 <HAL_GetTick>
 80033d4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033d6:	e00a      	b.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033d8:	f7fe ff14 	bl	8002204 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d901      	bls.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e351      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d0ee      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003402:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003406:	d111      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003408:	4b05      	ldr	r3, [pc, #20]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003414:	4b04      	ldr	r3, [pc, #16]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003416:	400b      	ands	r3, r1
 8003418:	4901      	ldr	r1, [pc, #4]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800341a:	4313      	orrs	r3, r2
 800341c:	608b      	str	r3, [r1, #8]
 800341e:	e00b      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003420:	40023800 	.word	0x40023800
 8003424:	40007000 	.word	0x40007000
 8003428:	0ffffcff 	.word	0x0ffffcff
 800342c:	4bac      	ldr	r3, [pc, #688]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	4aab      	ldr	r2, [pc, #684]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003432:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003436:	6093      	str	r3, [r2, #8]
 8003438:	4ba9      	ldr	r3, [pc, #676]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800343a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003440:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003444:	49a6      	ldr	r1, [pc, #664]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003446:	4313      	orrs	r3, r2
 8003448:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0310 	and.w	r3, r3, #16
 8003452:	2b00      	cmp	r3, #0
 8003454:	d010      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003456:	4ba2      	ldr	r3, [pc, #648]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003458:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800345c:	4aa0      	ldr	r2, [pc, #640]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800345e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003462:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003466:	4b9e      	ldr	r3, [pc, #632]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003468:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003470:	499b      	ldr	r1, [pc, #620]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003472:	4313      	orrs	r3, r2
 8003474:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00a      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003484:	4b96      	ldr	r3, [pc, #600]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800348a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003492:	4993      	ldr	r1, [pc, #588]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003494:	4313      	orrs	r3, r2
 8003496:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00a      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034a6:	4b8e      	ldr	r3, [pc, #568]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034b4:	498a      	ldr	r1, [pc, #552]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d00a      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80034c8:	4b85      	ldr	r3, [pc, #532]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034d6:	4982      	ldr	r1, [pc, #520]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00a      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80034ea:	4b7d      	ldr	r3, [pc, #500]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f8:	4979      	ldr	r1, [pc, #484]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00a      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800350c:	4b74      	ldr	r3, [pc, #464]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800350e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003512:	f023 0203 	bic.w	r2, r3, #3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800351a:	4971      	ldr	r1, [pc, #452]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800351c:	4313      	orrs	r3, r2
 800351e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00a      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800352e:	4b6c      	ldr	r3, [pc, #432]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003534:	f023 020c 	bic.w	r2, r3, #12
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800353c:	4968      	ldr	r1, [pc, #416]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800353e:	4313      	orrs	r3, r2
 8003540:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00a      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003550:	4b63      	ldr	r3, [pc, #396]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003556:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800355e:	4960      	ldr	r1, [pc, #384]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003560:	4313      	orrs	r3, r2
 8003562:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00a      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003572:	4b5b      	ldr	r3, [pc, #364]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003574:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003578:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003580:	4957      	ldr	r1, [pc, #348]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003582:	4313      	orrs	r3, r2
 8003584:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00a      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003594:	4b52      	ldr	r3, [pc, #328]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800359a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a2:	494f      	ldr	r1, [pc, #316]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00a      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80035b6:	4b4a      	ldr	r3, [pc, #296]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035bc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c4:	4946      	ldr	r1, [pc, #280]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00a      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80035d8:	4b41      	ldr	r3, [pc, #260]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035de:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e6:	493e      	ldr	r1, [pc, #248]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80035fa:	4b39      	ldr	r3, [pc, #228]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003600:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003608:	4935      	ldr	r1, [pc, #212]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00a      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800361c:	4b30      	ldr	r3, [pc, #192]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800361e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003622:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800362a:	492d      	ldr	r1, [pc, #180]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800362c:	4313      	orrs	r3, r2
 800362e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d011      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800363e:	4b28      	ldr	r3, [pc, #160]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003644:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800364c:	4924      	ldr	r1, [pc, #144]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800364e:	4313      	orrs	r3, r2
 8003650:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003658:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800365c:	d101      	bne.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800365e:	2301      	movs	r3, #1
 8003660:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0308 	and.w	r3, r3, #8
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800366e:	2301      	movs	r3, #1
 8003670:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800367e:	4b18      	ldr	r3, [pc, #96]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003680:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003684:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800368c:	4914      	ldr	r1, [pc, #80]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800368e:	4313      	orrs	r3, r2
 8003690:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00b      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036a0:	4b0f      	ldr	r3, [pc, #60]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036a6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036b0:	490b      	ldr	r1, [pc, #44]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00f      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80036c4:	4b06      	ldr	r3, [pc, #24]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ca:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036d4:	4902      	ldr	r1, [pc, #8]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80036dc:	e002      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80036de:	bf00      	nop
 80036e0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00b      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80036f0:	4b8a      	ldr	r3, [pc, #552]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036f6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003700:	4986      	ldr	r1, [pc, #536]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00b      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003714:	4b81      	ldr	r3, [pc, #516]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003716:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800371a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003724:	497d      	ldr	r1, [pc, #500]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003726:	4313      	orrs	r3, r2
 8003728:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d006      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	f000 80d6 	beq.w	80038ec <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003740:	4b76      	ldr	r3, [pc, #472]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a75      	ldr	r2, [pc, #468]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003746:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800374a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800374c:	f7fe fd5a 	bl	8002204 <HAL_GetTick>
 8003750:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003752:	e008      	b.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003754:	f7fe fd56 	bl	8002204 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b64      	cmp	r3, #100	@ 0x64
 8003760:	d901      	bls.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e195      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003766:	4b6d      	ldr	r3, [pc, #436]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1f0      	bne.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0301 	and.w	r3, r3, #1
 800377a:	2b00      	cmp	r3, #0
 800377c:	d021      	beq.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003782:	2b00      	cmp	r3, #0
 8003784:	d11d      	bne.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003786:	4b65      	ldr	r3, [pc, #404]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003788:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800378c:	0c1b      	lsrs	r3, r3, #16
 800378e:	f003 0303 	and.w	r3, r3, #3
 8003792:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003794:	4b61      	ldr	r3, [pc, #388]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003796:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800379a:	0e1b      	lsrs	r3, r3, #24
 800379c:	f003 030f 	and.w	r3, r3, #15
 80037a0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	019a      	lsls	r2, r3, #6
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	041b      	lsls	r3, r3, #16
 80037ac:	431a      	orrs	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	061b      	lsls	r3, r3, #24
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	071b      	lsls	r3, r3, #28
 80037ba:	4958      	ldr	r1, [pc, #352]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d004      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037d6:	d00a      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d02e      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037ec:	d129      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80037ee:	4b4b      	ldr	r3, [pc, #300]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037f4:	0c1b      	lsrs	r3, r3, #16
 80037f6:	f003 0303 	and.w	r3, r3, #3
 80037fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80037fc:	4b47      	ldr	r3, [pc, #284]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003802:	0f1b      	lsrs	r3, r3, #28
 8003804:	f003 0307 	and.w	r3, r3, #7
 8003808:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	019a      	lsls	r2, r3, #6
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	041b      	lsls	r3, r3, #16
 8003814:	431a      	orrs	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	061b      	lsls	r3, r3, #24
 800381c:	431a      	orrs	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	071b      	lsls	r3, r3, #28
 8003822:	493e      	ldr	r1, [pc, #248]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003824:	4313      	orrs	r3, r2
 8003826:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800382a:	4b3c      	ldr	r3, [pc, #240]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800382c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003830:	f023 021f 	bic.w	r2, r3, #31
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003838:	3b01      	subs	r3, #1
 800383a:	4938      	ldr	r1, [pc, #224]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800383c:	4313      	orrs	r3, r2
 800383e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d01d      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800384e:	4b33      	ldr	r3, [pc, #204]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003850:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003854:	0e1b      	lsrs	r3, r3, #24
 8003856:	f003 030f 	and.w	r3, r3, #15
 800385a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800385c:	4b2f      	ldr	r3, [pc, #188]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800385e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003862:	0f1b      	lsrs	r3, r3, #28
 8003864:	f003 0307 	and.w	r3, r3, #7
 8003868:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	019a      	lsls	r2, r3, #6
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	041b      	lsls	r3, r3, #16
 8003876:	431a      	orrs	r2, r3
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	061b      	lsls	r3, r3, #24
 800387c:	431a      	orrs	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	071b      	lsls	r3, r3, #28
 8003882:	4926      	ldr	r1, [pc, #152]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003884:	4313      	orrs	r3, r2
 8003886:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d011      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	019a      	lsls	r2, r3, #6
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	691b      	ldr	r3, [r3, #16]
 80038a0:	041b      	lsls	r3, r3, #16
 80038a2:	431a      	orrs	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	061b      	lsls	r3, r3, #24
 80038aa:	431a      	orrs	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	071b      	lsls	r3, r3, #28
 80038b2:	491a      	ldr	r1, [pc, #104]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80038ba:	4b18      	ldr	r3, [pc, #96]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a17      	ldr	r2, [pc, #92]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80038c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038c6:	f7fe fc9d 	bl	8002204 <HAL_GetTick>
 80038ca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038cc:	e008      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038ce:	f7fe fc99 	bl	8002204 <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b64      	cmp	r3, #100	@ 0x64
 80038da:	d901      	bls.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e0d8      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038e0:	4b0e      	ldr	r3, [pc, #56]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d0f0      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	f040 80ce 	bne.w	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80038f4:	4b09      	ldr	r3, [pc, #36]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a08      	ldr	r2, [pc, #32]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003900:	f7fe fc80 	bl	8002204 <HAL_GetTick>
 8003904:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003906:	e00b      	b.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003908:	f7fe fc7c 	bl	8002204 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b64      	cmp	r3, #100	@ 0x64
 8003914:	d904      	bls.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e0bb      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800391a:	bf00      	nop
 800391c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003920:	4b5e      	ldr	r3, [pc, #376]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003928:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800392c:	d0ec      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d003      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800393e:	2b00      	cmp	r3, #0
 8003940:	d009      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800394a:	2b00      	cmp	r3, #0
 800394c:	d02e      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003952:	2b00      	cmp	r3, #0
 8003954:	d12a      	bne.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003956:	4b51      	ldr	r3, [pc, #324]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003958:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800395c:	0c1b      	lsrs	r3, r3, #16
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003964:	4b4d      	ldr	r3, [pc, #308]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800396a:	0f1b      	lsrs	r3, r3, #28
 800396c:	f003 0307 	and.w	r3, r3, #7
 8003970:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	019a      	lsls	r2, r3, #6
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	041b      	lsls	r3, r3, #16
 800397c:	431a      	orrs	r2, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	699b      	ldr	r3, [r3, #24]
 8003982:	061b      	lsls	r3, r3, #24
 8003984:	431a      	orrs	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	071b      	lsls	r3, r3, #28
 800398a:	4944      	ldr	r1, [pc, #272]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800398c:	4313      	orrs	r3, r2
 800398e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003992:	4b42      	ldr	r3, [pc, #264]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003994:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003998:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a0:	3b01      	subs	r3, #1
 80039a2:	021b      	lsls	r3, r3, #8
 80039a4:	493d      	ldr	r1, [pc, #244]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d022      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039c0:	d11d      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80039c2:	4b36      	ldr	r3, [pc, #216]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c8:	0e1b      	lsrs	r3, r3, #24
 80039ca:	f003 030f 	and.w	r3, r3, #15
 80039ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80039d0:	4b32      	ldr	r3, [pc, #200]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039d6:	0f1b      	lsrs	r3, r3, #28
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	019a      	lsls	r2, r3, #6
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	041b      	lsls	r3, r3, #16
 80039ea:	431a      	orrs	r2, r3
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	061b      	lsls	r3, r3, #24
 80039f0:	431a      	orrs	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	071b      	lsls	r3, r3, #28
 80039f6:	4929      	ldr	r1, [pc, #164]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039f8:	4313      	orrs	r3, r2
 80039fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0308 	and.w	r3, r3, #8
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d028      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003a0a:	4b24      	ldr	r3, [pc, #144]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a10:	0e1b      	lsrs	r3, r3, #24
 8003a12:	f003 030f 	and.w	r3, r3, #15
 8003a16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003a18:	4b20      	ldr	r3, [pc, #128]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a1e:	0c1b      	lsrs	r3, r3, #16
 8003a20:	f003 0303 	and.w	r3, r3, #3
 8003a24:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	019a      	lsls	r2, r3, #6
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	041b      	lsls	r3, r3, #16
 8003a30:	431a      	orrs	r2, r3
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	061b      	lsls	r3, r3, #24
 8003a36:	431a      	orrs	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	69db      	ldr	r3, [r3, #28]
 8003a3c:	071b      	lsls	r3, r3, #28
 8003a3e:	4917      	ldr	r1, [pc, #92]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003a46:	4b15      	ldr	r3, [pc, #84]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a54:	4911      	ldr	r1, [pc, #68]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a0e      	ldr	r2, [pc, #56]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a68:	f7fe fbcc 	bl	8002204 <HAL_GetTick>
 8003a6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a70:	f7fe fbc8 	bl	8002204 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b64      	cmp	r3, #100	@ 0x64
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e007      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a82:	4b06      	ldr	r3, [pc, #24]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a8e:	d1ef      	bne.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3720      	adds	r7, #32
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	40023800 	.word	0x40023800

08003aa0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d101      	bne.n	8003ab2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e040      	b.n	8003b34 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d106      	bne.n	8003ac8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f7fd fd8e 	bl	80015e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2224      	movs	r2, #36	@ 0x24
 8003acc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f022 0201 	bic.w	r2, r2, #1
 8003adc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d002      	beq.n	8003aec <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 fa8c 	bl	8004004 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 f825 	bl	8003b3c <UART_SetConfig>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d101      	bne.n	8003afc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e01b      	b.n	8003b34 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	685a      	ldr	r2, [r3, #4]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689a      	ldr	r2, [r3, #8]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f042 0201 	orr.w	r2, r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f000 fb0b 	bl	8004148 <UART_CheckIdleState>
 8003b32:	4603      	mov	r3, r0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3708      	adds	r7, #8
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b088      	sub	sp, #32
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b44:	2300      	movs	r3, #0
 8003b46:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	689a      	ldr	r2, [r3, #8]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	431a      	orrs	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	431a      	orrs	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	69db      	ldr	r3, [r3, #28]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	4ba6      	ldr	r3, [pc, #664]	@ (8003e00 <UART_SetConfig+0x2c4>)
 8003b68:	4013      	ands	r3, r2
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6812      	ldr	r2, [r2, #0]
 8003b6e:	6979      	ldr	r1, [r7, #20]
 8003b70:	430b      	orrs	r3, r1
 8003b72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68da      	ldr	r2, [r3, #12]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	697a      	ldr	r2, [r7, #20]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	697a      	ldr	r2, [r7, #20]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a94      	ldr	r2, [pc, #592]	@ (8003e04 <UART_SetConfig+0x2c8>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d120      	bne.n	8003bfa <UART_SetConfig+0xbe>
 8003bb8:	4b93      	ldr	r3, [pc, #588]	@ (8003e08 <UART_SetConfig+0x2cc>)
 8003bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bbe:	f003 0303 	and.w	r3, r3, #3
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d816      	bhi.n	8003bf4 <UART_SetConfig+0xb8>
 8003bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8003bcc <UART_SetConfig+0x90>)
 8003bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bcc:	08003bdd 	.word	0x08003bdd
 8003bd0:	08003be9 	.word	0x08003be9
 8003bd4:	08003be3 	.word	0x08003be3
 8003bd8:	08003bef 	.word	0x08003bef
 8003bdc:	2301      	movs	r3, #1
 8003bde:	77fb      	strb	r3, [r7, #31]
 8003be0:	e150      	b.n	8003e84 <UART_SetConfig+0x348>
 8003be2:	2302      	movs	r3, #2
 8003be4:	77fb      	strb	r3, [r7, #31]
 8003be6:	e14d      	b.n	8003e84 <UART_SetConfig+0x348>
 8003be8:	2304      	movs	r3, #4
 8003bea:	77fb      	strb	r3, [r7, #31]
 8003bec:	e14a      	b.n	8003e84 <UART_SetConfig+0x348>
 8003bee:	2308      	movs	r3, #8
 8003bf0:	77fb      	strb	r3, [r7, #31]
 8003bf2:	e147      	b.n	8003e84 <UART_SetConfig+0x348>
 8003bf4:	2310      	movs	r3, #16
 8003bf6:	77fb      	strb	r3, [r7, #31]
 8003bf8:	e144      	b.n	8003e84 <UART_SetConfig+0x348>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a83      	ldr	r2, [pc, #524]	@ (8003e0c <UART_SetConfig+0x2d0>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d132      	bne.n	8003c6a <UART_SetConfig+0x12e>
 8003c04:	4b80      	ldr	r3, [pc, #512]	@ (8003e08 <UART_SetConfig+0x2cc>)
 8003c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c0a:	f003 030c 	and.w	r3, r3, #12
 8003c0e:	2b0c      	cmp	r3, #12
 8003c10:	d828      	bhi.n	8003c64 <UART_SetConfig+0x128>
 8003c12:	a201      	add	r2, pc, #4	@ (adr r2, 8003c18 <UART_SetConfig+0xdc>)
 8003c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c18:	08003c4d 	.word	0x08003c4d
 8003c1c:	08003c65 	.word	0x08003c65
 8003c20:	08003c65 	.word	0x08003c65
 8003c24:	08003c65 	.word	0x08003c65
 8003c28:	08003c59 	.word	0x08003c59
 8003c2c:	08003c65 	.word	0x08003c65
 8003c30:	08003c65 	.word	0x08003c65
 8003c34:	08003c65 	.word	0x08003c65
 8003c38:	08003c53 	.word	0x08003c53
 8003c3c:	08003c65 	.word	0x08003c65
 8003c40:	08003c65 	.word	0x08003c65
 8003c44:	08003c65 	.word	0x08003c65
 8003c48:	08003c5f 	.word	0x08003c5f
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	77fb      	strb	r3, [r7, #31]
 8003c50:	e118      	b.n	8003e84 <UART_SetConfig+0x348>
 8003c52:	2302      	movs	r3, #2
 8003c54:	77fb      	strb	r3, [r7, #31]
 8003c56:	e115      	b.n	8003e84 <UART_SetConfig+0x348>
 8003c58:	2304      	movs	r3, #4
 8003c5a:	77fb      	strb	r3, [r7, #31]
 8003c5c:	e112      	b.n	8003e84 <UART_SetConfig+0x348>
 8003c5e:	2308      	movs	r3, #8
 8003c60:	77fb      	strb	r3, [r7, #31]
 8003c62:	e10f      	b.n	8003e84 <UART_SetConfig+0x348>
 8003c64:	2310      	movs	r3, #16
 8003c66:	77fb      	strb	r3, [r7, #31]
 8003c68:	e10c      	b.n	8003e84 <UART_SetConfig+0x348>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a68      	ldr	r2, [pc, #416]	@ (8003e10 <UART_SetConfig+0x2d4>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d120      	bne.n	8003cb6 <UART_SetConfig+0x17a>
 8003c74:	4b64      	ldr	r3, [pc, #400]	@ (8003e08 <UART_SetConfig+0x2cc>)
 8003c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c7a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c7e:	2b30      	cmp	r3, #48	@ 0x30
 8003c80:	d013      	beq.n	8003caa <UART_SetConfig+0x16e>
 8003c82:	2b30      	cmp	r3, #48	@ 0x30
 8003c84:	d814      	bhi.n	8003cb0 <UART_SetConfig+0x174>
 8003c86:	2b20      	cmp	r3, #32
 8003c88:	d009      	beq.n	8003c9e <UART_SetConfig+0x162>
 8003c8a:	2b20      	cmp	r3, #32
 8003c8c:	d810      	bhi.n	8003cb0 <UART_SetConfig+0x174>
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d002      	beq.n	8003c98 <UART_SetConfig+0x15c>
 8003c92:	2b10      	cmp	r3, #16
 8003c94:	d006      	beq.n	8003ca4 <UART_SetConfig+0x168>
 8003c96:	e00b      	b.n	8003cb0 <UART_SetConfig+0x174>
 8003c98:	2300      	movs	r3, #0
 8003c9a:	77fb      	strb	r3, [r7, #31]
 8003c9c:	e0f2      	b.n	8003e84 <UART_SetConfig+0x348>
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	77fb      	strb	r3, [r7, #31]
 8003ca2:	e0ef      	b.n	8003e84 <UART_SetConfig+0x348>
 8003ca4:	2304      	movs	r3, #4
 8003ca6:	77fb      	strb	r3, [r7, #31]
 8003ca8:	e0ec      	b.n	8003e84 <UART_SetConfig+0x348>
 8003caa:	2308      	movs	r3, #8
 8003cac:	77fb      	strb	r3, [r7, #31]
 8003cae:	e0e9      	b.n	8003e84 <UART_SetConfig+0x348>
 8003cb0:	2310      	movs	r3, #16
 8003cb2:	77fb      	strb	r3, [r7, #31]
 8003cb4:	e0e6      	b.n	8003e84 <UART_SetConfig+0x348>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a56      	ldr	r2, [pc, #344]	@ (8003e14 <UART_SetConfig+0x2d8>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d120      	bne.n	8003d02 <UART_SetConfig+0x1c6>
 8003cc0:	4b51      	ldr	r3, [pc, #324]	@ (8003e08 <UART_SetConfig+0x2cc>)
 8003cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003cca:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ccc:	d013      	beq.n	8003cf6 <UART_SetConfig+0x1ba>
 8003cce:	2bc0      	cmp	r3, #192	@ 0xc0
 8003cd0:	d814      	bhi.n	8003cfc <UART_SetConfig+0x1c0>
 8003cd2:	2b80      	cmp	r3, #128	@ 0x80
 8003cd4:	d009      	beq.n	8003cea <UART_SetConfig+0x1ae>
 8003cd6:	2b80      	cmp	r3, #128	@ 0x80
 8003cd8:	d810      	bhi.n	8003cfc <UART_SetConfig+0x1c0>
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d002      	beq.n	8003ce4 <UART_SetConfig+0x1a8>
 8003cde:	2b40      	cmp	r3, #64	@ 0x40
 8003ce0:	d006      	beq.n	8003cf0 <UART_SetConfig+0x1b4>
 8003ce2:	e00b      	b.n	8003cfc <UART_SetConfig+0x1c0>
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	77fb      	strb	r3, [r7, #31]
 8003ce8:	e0cc      	b.n	8003e84 <UART_SetConfig+0x348>
 8003cea:	2302      	movs	r3, #2
 8003cec:	77fb      	strb	r3, [r7, #31]
 8003cee:	e0c9      	b.n	8003e84 <UART_SetConfig+0x348>
 8003cf0:	2304      	movs	r3, #4
 8003cf2:	77fb      	strb	r3, [r7, #31]
 8003cf4:	e0c6      	b.n	8003e84 <UART_SetConfig+0x348>
 8003cf6:	2308      	movs	r3, #8
 8003cf8:	77fb      	strb	r3, [r7, #31]
 8003cfa:	e0c3      	b.n	8003e84 <UART_SetConfig+0x348>
 8003cfc:	2310      	movs	r3, #16
 8003cfe:	77fb      	strb	r3, [r7, #31]
 8003d00:	e0c0      	b.n	8003e84 <UART_SetConfig+0x348>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a44      	ldr	r2, [pc, #272]	@ (8003e18 <UART_SetConfig+0x2dc>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d125      	bne.n	8003d58 <UART_SetConfig+0x21c>
 8003d0c:	4b3e      	ldr	r3, [pc, #248]	@ (8003e08 <UART_SetConfig+0x2cc>)
 8003d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d1a:	d017      	beq.n	8003d4c <UART_SetConfig+0x210>
 8003d1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d20:	d817      	bhi.n	8003d52 <UART_SetConfig+0x216>
 8003d22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d26:	d00b      	beq.n	8003d40 <UART_SetConfig+0x204>
 8003d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d2c:	d811      	bhi.n	8003d52 <UART_SetConfig+0x216>
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <UART_SetConfig+0x1fe>
 8003d32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d36:	d006      	beq.n	8003d46 <UART_SetConfig+0x20a>
 8003d38:	e00b      	b.n	8003d52 <UART_SetConfig+0x216>
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	77fb      	strb	r3, [r7, #31]
 8003d3e:	e0a1      	b.n	8003e84 <UART_SetConfig+0x348>
 8003d40:	2302      	movs	r3, #2
 8003d42:	77fb      	strb	r3, [r7, #31]
 8003d44:	e09e      	b.n	8003e84 <UART_SetConfig+0x348>
 8003d46:	2304      	movs	r3, #4
 8003d48:	77fb      	strb	r3, [r7, #31]
 8003d4a:	e09b      	b.n	8003e84 <UART_SetConfig+0x348>
 8003d4c:	2308      	movs	r3, #8
 8003d4e:	77fb      	strb	r3, [r7, #31]
 8003d50:	e098      	b.n	8003e84 <UART_SetConfig+0x348>
 8003d52:	2310      	movs	r3, #16
 8003d54:	77fb      	strb	r3, [r7, #31]
 8003d56:	e095      	b.n	8003e84 <UART_SetConfig+0x348>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a2f      	ldr	r2, [pc, #188]	@ (8003e1c <UART_SetConfig+0x2e0>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d125      	bne.n	8003dae <UART_SetConfig+0x272>
 8003d62:	4b29      	ldr	r3, [pc, #164]	@ (8003e08 <UART_SetConfig+0x2cc>)
 8003d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d68:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003d6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d70:	d017      	beq.n	8003da2 <UART_SetConfig+0x266>
 8003d72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d76:	d817      	bhi.n	8003da8 <UART_SetConfig+0x26c>
 8003d78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d7c:	d00b      	beq.n	8003d96 <UART_SetConfig+0x25a>
 8003d7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d82:	d811      	bhi.n	8003da8 <UART_SetConfig+0x26c>
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d003      	beq.n	8003d90 <UART_SetConfig+0x254>
 8003d88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d8c:	d006      	beq.n	8003d9c <UART_SetConfig+0x260>
 8003d8e:	e00b      	b.n	8003da8 <UART_SetConfig+0x26c>
 8003d90:	2301      	movs	r3, #1
 8003d92:	77fb      	strb	r3, [r7, #31]
 8003d94:	e076      	b.n	8003e84 <UART_SetConfig+0x348>
 8003d96:	2302      	movs	r3, #2
 8003d98:	77fb      	strb	r3, [r7, #31]
 8003d9a:	e073      	b.n	8003e84 <UART_SetConfig+0x348>
 8003d9c:	2304      	movs	r3, #4
 8003d9e:	77fb      	strb	r3, [r7, #31]
 8003da0:	e070      	b.n	8003e84 <UART_SetConfig+0x348>
 8003da2:	2308      	movs	r3, #8
 8003da4:	77fb      	strb	r3, [r7, #31]
 8003da6:	e06d      	b.n	8003e84 <UART_SetConfig+0x348>
 8003da8:	2310      	movs	r3, #16
 8003daa:	77fb      	strb	r3, [r7, #31]
 8003dac:	e06a      	b.n	8003e84 <UART_SetConfig+0x348>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a1b      	ldr	r2, [pc, #108]	@ (8003e20 <UART_SetConfig+0x2e4>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d138      	bne.n	8003e2a <UART_SetConfig+0x2ee>
 8003db8:	4b13      	ldr	r3, [pc, #76]	@ (8003e08 <UART_SetConfig+0x2cc>)
 8003dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dbe:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003dc2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003dc6:	d017      	beq.n	8003df8 <UART_SetConfig+0x2bc>
 8003dc8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003dcc:	d82a      	bhi.n	8003e24 <UART_SetConfig+0x2e8>
 8003dce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dd2:	d00b      	beq.n	8003dec <UART_SetConfig+0x2b0>
 8003dd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dd8:	d824      	bhi.n	8003e24 <UART_SetConfig+0x2e8>
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d003      	beq.n	8003de6 <UART_SetConfig+0x2aa>
 8003dde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003de2:	d006      	beq.n	8003df2 <UART_SetConfig+0x2b6>
 8003de4:	e01e      	b.n	8003e24 <UART_SetConfig+0x2e8>
 8003de6:	2300      	movs	r3, #0
 8003de8:	77fb      	strb	r3, [r7, #31]
 8003dea:	e04b      	b.n	8003e84 <UART_SetConfig+0x348>
 8003dec:	2302      	movs	r3, #2
 8003dee:	77fb      	strb	r3, [r7, #31]
 8003df0:	e048      	b.n	8003e84 <UART_SetConfig+0x348>
 8003df2:	2304      	movs	r3, #4
 8003df4:	77fb      	strb	r3, [r7, #31]
 8003df6:	e045      	b.n	8003e84 <UART_SetConfig+0x348>
 8003df8:	2308      	movs	r3, #8
 8003dfa:	77fb      	strb	r3, [r7, #31]
 8003dfc:	e042      	b.n	8003e84 <UART_SetConfig+0x348>
 8003dfe:	bf00      	nop
 8003e00:	efff69f3 	.word	0xefff69f3
 8003e04:	40011000 	.word	0x40011000
 8003e08:	40023800 	.word	0x40023800
 8003e0c:	40004400 	.word	0x40004400
 8003e10:	40004800 	.word	0x40004800
 8003e14:	40004c00 	.word	0x40004c00
 8003e18:	40005000 	.word	0x40005000
 8003e1c:	40011400 	.word	0x40011400
 8003e20:	40007800 	.word	0x40007800
 8003e24:	2310      	movs	r3, #16
 8003e26:	77fb      	strb	r3, [r7, #31]
 8003e28:	e02c      	b.n	8003e84 <UART_SetConfig+0x348>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a72      	ldr	r2, [pc, #456]	@ (8003ff8 <UART_SetConfig+0x4bc>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d125      	bne.n	8003e80 <UART_SetConfig+0x344>
 8003e34:	4b71      	ldr	r3, [pc, #452]	@ (8003ffc <UART_SetConfig+0x4c0>)
 8003e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e3a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003e3e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003e42:	d017      	beq.n	8003e74 <UART_SetConfig+0x338>
 8003e44:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003e48:	d817      	bhi.n	8003e7a <UART_SetConfig+0x33e>
 8003e4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e4e:	d00b      	beq.n	8003e68 <UART_SetConfig+0x32c>
 8003e50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e54:	d811      	bhi.n	8003e7a <UART_SetConfig+0x33e>
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d003      	beq.n	8003e62 <UART_SetConfig+0x326>
 8003e5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e5e:	d006      	beq.n	8003e6e <UART_SetConfig+0x332>
 8003e60:	e00b      	b.n	8003e7a <UART_SetConfig+0x33e>
 8003e62:	2300      	movs	r3, #0
 8003e64:	77fb      	strb	r3, [r7, #31]
 8003e66:	e00d      	b.n	8003e84 <UART_SetConfig+0x348>
 8003e68:	2302      	movs	r3, #2
 8003e6a:	77fb      	strb	r3, [r7, #31]
 8003e6c:	e00a      	b.n	8003e84 <UART_SetConfig+0x348>
 8003e6e:	2304      	movs	r3, #4
 8003e70:	77fb      	strb	r3, [r7, #31]
 8003e72:	e007      	b.n	8003e84 <UART_SetConfig+0x348>
 8003e74:	2308      	movs	r3, #8
 8003e76:	77fb      	strb	r3, [r7, #31]
 8003e78:	e004      	b.n	8003e84 <UART_SetConfig+0x348>
 8003e7a:	2310      	movs	r3, #16
 8003e7c:	77fb      	strb	r3, [r7, #31]
 8003e7e:	e001      	b.n	8003e84 <UART_SetConfig+0x348>
 8003e80:	2310      	movs	r3, #16
 8003e82:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	69db      	ldr	r3, [r3, #28]
 8003e88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e8c:	d15b      	bne.n	8003f46 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003e8e:	7ffb      	ldrb	r3, [r7, #31]
 8003e90:	2b08      	cmp	r3, #8
 8003e92:	d828      	bhi.n	8003ee6 <UART_SetConfig+0x3aa>
 8003e94:	a201      	add	r2, pc, #4	@ (adr r2, 8003e9c <UART_SetConfig+0x360>)
 8003e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e9a:	bf00      	nop
 8003e9c:	08003ec1 	.word	0x08003ec1
 8003ea0:	08003ec9 	.word	0x08003ec9
 8003ea4:	08003ed1 	.word	0x08003ed1
 8003ea8:	08003ee7 	.word	0x08003ee7
 8003eac:	08003ed7 	.word	0x08003ed7
 8003eb0:	08003ee7 	.word	0x08003ee7
 8003eb4:	08003ee7 	.word	0x08003ee7
 8003eb8:	08003ee7 	.word	0x08003ee7
 8003ebc:	08003edf 	.word	0x08003edf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ec0:	f7ff f99e 	bl	8003200 <HAL_RCC_GetPCLK1Freq>
 8003ec4:	61b8      	str	r0, [r7, #24]
        break;
 8003ec6:	e013      	b.n	8003ef0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ec8:	f7ff f9ae 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 8003ecc:	61b8      	str	r0, [r7, #24]
        break;
 8003ece:	e00f      	b.n	8003ef0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ed0:	4b4b      	ldr	r3, [pc, #300]	@ (8004000 <UART_SetConfig+0x4c4>)
 8003ed2:	61bb      	str	r3, [r7, #24]
        break;
 8003ed4:	e00c      	b.n	8003ef0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ed6:	f7ff f8c1 	bl	800305c <HAL_RCC_GetSysClockFreq>
 8003eda:	61b8      	str	r0, [r7, #24]
        break;
 8003edc:	e008      	b.n	8003ef0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ede:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ee2:	61bb      	str	r3, [r7, #24]
        break;
 8003ee4:	e004      	b.n	8003ef0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	77bb      	strb	r3, [r7, #30]
        break;
 8003eee:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d074      	beq.n	8003fe0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	005a      	lsls	r2, r3, #1
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	085b      	lsrs	r3, r3, #1
 8003f00:	441a      	add	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f0a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	2b0f      	cmp	r3, #15
 8003f10:	d916      	bls.n	8003f40 <UART_SetConfig+0x404>
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f18:	d212      	bcs.n	8003f40 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	f023 030f 	bic.w	r3, r3, #15
 8003f22:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	085b      	lsrs	r3, r3, #1
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	f003 0307 	and.w	r3, r3, #7
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	89fb      	ldrh	r3, [r7, #14]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	89fa      	ldrh	r2, [r7, #14]
 8003f3c:	60da      	str	r2, [r3, #12]
 8003f3e:	e04f      	b.n	8003fe0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	77bb      	strb	r3, [r7, #30]
 8003f44:	e04c      	b.n	8003fe0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f46:	7ffb      	ldrb	r3, [r7, #31]
 8003f48:	2b08      	cmp	r3, #8
 8003f4a:	d828      	bhi.n	8003f9e <UART_SetConfig+0x462>
 8003f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f54 <UART_SetConfig+0x418>)
 8003f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f52:	bf00      	nop
 8003f54:	08003f79 	.word	0x08003f79
 8003f58:	08003f81 	.word	0x08003f81
 8003f5c:	08003f89 	.word	0x08003f89
 8003f60:	08003f9f 	.word	0x08003f9f
 8003f64:	08003f8f 	.word	0x08003f8f
 8003f68:	08003f9f 	.word	0x08003f9f
 8003f6c:	08003f9f 	.word	0x08003f9f
 8003f70:	08003f9f 	.word	0x08003f9f
 8003f74:	08003f97 	.word	0x08003f97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f78:	f7ff f942 	bl	8003200 <HAL_RCC_GetPCLK1Freq>
 8003f7c:	61b8      	str	r0, [r7, #24]
        break;
 8003f7e:	e013      	b.n	8003fa8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f80:	f7ff f952 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 8003f84:	61b8      	str	r0, [r7, #24]
        break;
 8003f86:	e00f      	b.n	8003fa8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f88:	4b1d      	ldr	r3, [pc, #116]	@ (8004000 <UART_SetConfig+0x4c4>)
 8003f8a:	61bb      	str	r3, [r7, #24]
        break;
 8003f8c:	e00c      	b.n	8003fa8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f8e:	f7ff f865 	bl	800305c <HAL_RCC_GetSysClockFreq>
 8003f92:	61b8      	str	r0, [r7, #24]
        break;
 8003f94:	e008      	b.n	8003fa8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f9a:	61bb      	str	r3, [r7, #24]
        break;
 8003f9c:	e004      	b.n	8003fa8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	77bb      	strb	r3, [r7, #30]
        break;
 8003fa6:	bf00      	nop
    }

    if (pclk != 0U)
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d018      	beq.n	8003fe0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	085a      	lsrs	r2, r3, #1
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	441a      	add	r2, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	2b0f      	cmp	r3, #15
 8003fc6:	d909      	bls.n	8003fdc <UART_SetConfig+0x4a0>
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fce:	d205      	bcs.n	8003fdc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	60da      	str	r2, [r3, #12]
 8003fda:	e001      	b.n	8003fe0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003fec:	7fbb      	ldrb	r3, [r7, #30]
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3720      	adds	r7, #32
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	40007c00 	.word	0x40007c00
 8003ffc:	40023800 	.word	0x40023800
 8004000:	00f42400 	.word	0x00f42400

08004004 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004010:	f003 0308 	and.w	r3, r3, #8
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00a      	beq.n	800402e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	430a      	orrs	r2, r1
 800402c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00a      	beq.n	8004050 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	430a      	orrs	r2, r1
 800404e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00a      	beq.n	8004072 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004076:	f003 0304 	and.w	r3, r3, #4
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00a      	beq.n	8004094 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	430a      	orrs	r2, r1
 8004092:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004098:	f003 0310 	and.w	r3, r3, #16
 800409c:	2b00      	cmp	r3, #0
 800409e:	d00a      	beq.n	80040b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	430a      	orrs	r2, r1
 80040b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ba:	f003 0320 	and.w	r3, r3, #32
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d00a      	beq.n	80040d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	430a      	orrs	r2, r1
 80040d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d01a      	beq.n	800411a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	430a      	orrs	r2, r1
 80040f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004102:	d10a      	bne.n	800411a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	430a      	orrs	r2, r1
 8004118:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00a      	beq.n	800413c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	430a      	orrs	r2, r1
 800413a:	605a      	str	r2, [r3, #4]
  }
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b098      	sub	sp, #96	@ 0x60
 800414c:	af02      	add	r7, sp, #8
 800414e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004158:	f7fe f854 	bl	8002204 <HAL_GetTick>
 800415c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0308 	and.w	r3, r3, #8
 8004168:	2b08      	cmp	r3, #8
 800416a:	d12e      	bne.n	80041ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800416c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004170:	9300      	str	r3, [sp, #0]
 8004172:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004174:	2200      	movs	r2, #0
 8004176:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 f88c 	bl	8004298 <UART_WaitOnFlagUntilTimeout>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d021      	beq.n	80041ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800418c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800418e:	e853 3f00 	ldrex	r3, [r3]
 8004192:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004196:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800419a:	653b      	str	r3, [r7, #80]	@ 0x50
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	461a      	mov	r2, r3
 80041a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80041a6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041ac:	e841 2300 	strex	r3, r2, [r1]
 80041b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1e6      	bne.n	8004186 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2220      	movs	r2, #32
 80041bc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e062      	b.n	8004290 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0304 	and.w	r3, r3, #4
 80041d4:	2b04      	cmp	r3, #4
 80041d6:	d149      	bne.n	800426c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041dc:	9300      	str	r3, [sp, #0]
 80041de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041e0:	2200      	movs	r2, #0
 80041e2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f856 	bl	8004298 <UART_WaitOnFlagUntilTimeout>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d03c      	beq.n	800426c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fa:	e853 3f00 	ldrex	r3, [r3]
 80041fe:	623b      	str	r3, [r7, #32]
   return(result);
 8004200:	6a3b      	ldr	r3, [r7, #32]
 8004202:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004206:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	461a      	mov	r2, r3
 800420e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004210:	633b      	str	r3, [r7, #48]	@ 0x30
 8004212:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004214:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004216:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004218:	e841 2300 	strex	r3, r2, [r1]
 800421c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800421e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004220:	2b00      	cmp	r3, #0
 8004222:	d1e6      	bne.n	80041f2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	3308      	adds	r3, #8
 800422a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	e853 3f00 	ldrex	r3, [r3]
 8004232:	60fb      	str	r3, [r7, #12]
   return(result);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f023 0301 	bic.w	r3, r3, #1
 800423a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	3308      	adds	r3, #8
 8004242:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004244:	61fa      	str	r2, [r7, #28]
 8004246:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004248:	69b9      	ldr	r1, [r7, #24]
 800424a:	69fa      	ldr	r2, [r7, #28]
 800424c:	e841 2300 	strex	r3, r2, [r1]
 8004250:	617b      	str	r3, [r7, #20]
   return(result);
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d1e5      	bne.n	8004224 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2220      	movs	r2, #32
 800425c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e011      	b.n	8004290 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2220      	movs	r2, #32
 8004270:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2220      	movs	r2, #32
 8004276:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3758      	adds	r7, #88	@ 0x58
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	603b      	str	r3, [r7, #0]
 80042a4:	4613      	mov	r3, r2
 80042a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042a8:	e04f      	b.n	800434a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b0:	d04b      	beq.n	800434a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042b2:	f7fd ffa7 	bl	8002204 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d302      	bcc.n	80042c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d101      	bne.n	80042cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e04e      	b.n	800436a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0304 	and.w	r3, r3, #4
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d037      	beq.n	800434a <UART_WaitOnFlagUntilTimeout+0xb2>
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	2b80      	cmp	r3, #128	@ 0x80
 80042de:	d034      	beq.n	800434a <UART_WaitOnFlagUntilTimeout+0xb2>
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	2b40      	cmp	r3, #64	@ 0x40
 80042e4:	d031      	beq.n	800434a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	69db      	ldr	r3, [r3, #28]
 80042ec:	f003 0308 	and.w	r3, r3, #8
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d110      	bne.n	8004316 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2208      	movs	r2, #8
 80042fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	f000 f838 	bl	8004372 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2208      	movs	r2, #8
 8004306:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e029      	b.n	800436a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	69db      	ldr	r3, [r3, #28]
 800431c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004324:	d111      	bne.n	800434a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800432e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004330:	68f8      	ldr	r0, [r7, #12]
 8004332:	f000 f81e 	bl	8004372 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2220      	movs	r2, #32
 800433a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e00f      	b.n	800436a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69da      	ldr	r2, [r3, #28]
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	4013      	ands	r3, r2
 8004354:	68ba      	ldr	r2, [r7, #8]
 8004356:	429a      	cmp	r2, r3
 8004358:	bf0c      	ite	eq
 800435a:	2301      	moveq	r3, #1
 800435c:	2300      	movne	r3, #0
 800435e:	b2db      	uxtb	r3, r3
 8004360:	461a      	mov	r2, r3
 8004362:	79fb      	ldrb	r3, [r7, #7]
 8004364:	429a      	cmp	r2, r3
 8004366:	d0a0      	beq.n	80042aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3710      	adds	r7, #16
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004372:	b480      	push	{r7}
 8004374:	b095      	sub	sp, #84	@ 0x54
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004382:	e853 3f00 	ldrex	r3, [r3]
 8004386:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800438a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800438e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	461a      	mov	r2, r3
 8004396:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004398:	643b      	str	r3, [r7, #64]	@ 0x40
 800439a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800439e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043a0:	e841 2300 	strex	r3, r2, [r1]
 80043a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1e6      	bne.n	800437a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	3308      	adds	r3, #8
 80043b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b4:	6a3b      	ldr	r3, [r7, #32]
 80043b6:	e853 3f00 	ldrex	r3, [r3]
 80043ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	f023 0301 	bic.w	r3, r3, #1
 80043c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	3308      	adds	r3, #8
 80043ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043d4:	e841 2300 	strex	r3, r2, [r1]
 80043d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d1e5      	bne.n	80043ac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d118      	bne.n	800441a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	e853 3f00 	ldrex	r3, [r3]
 80043f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	f023 0310 	bic.w	r3, r3, #16
 80043fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	461a      	mov	r2, r3
 8004404:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004406:	61bb      	str	r3, [r7, #24]
 8004408:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440a:	6979      	ldr	r1, [r7, #20]
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	e841 2300 	strex	r3, r2, [r1]
 8004412:	613b      	str	r3, [r7, #16]
   return(result);
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d1e6      	bne.n	80043e8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2220      	movs	r2, #32
 800441e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800442e:	bf00      	nop
 8004430:	3754      	adds	r7, #84	@ 0x54
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800443a:	b480      	push	{r7}
 800443c:	b085      	sub	sp, #20
 800443e:	af00      	add	r7, sp, #0
 8004440:	4603      	mov	r3, r0
 8004442:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004444:	2300      	movs	r3, #0
 8004446:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004448:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800444c:	2b84      	cmp	r3, #132	@ 0x84
 800444e:	d005      	beq.n	800445c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004450:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	4413      	add	r3, r2
 8004458:	3303      	adds	r3, #3
 800445a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800445c:	68fb      	ldr	r3, [r7, #12]
}
 800445e:	4618      	mov	r0, r3
 8004460:	3714      	adds	r7, #20
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr

0800446a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800446a:	b480      	push	{r7}
 800446c:	b083      	sub	sp, #12
 800446e:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004470:	f3ef 8305 	mrs	r3, IPSR
 8004474:	607b      	str	r3, [r7, #4]
  return(result);
 8004476:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8004478:	2b00      	cmp	r3, #0
 800447a:	bf14      	ite	ne
 800447c:	2301      	movne	r3, #1
 800447e:	2300      	moveq	r3, #0
 8004480:	b2db      	uxtb	r3, r3
}
 8004482:	4618      	mov	r0, r3
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800448e:	b580      	push	{r7, lr}
 8004490:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004492:	f001 fab7 	bl	8005a04 <vTaskStartScheduler>
  
  return osOK;
 8004496:	2300      	movs	r3, #0
}
 8004498:	4618      	mov	r0, r3
 800449a:	bd80      	pop	{r7, pc}

0800449c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800449c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800449e:	b089      	sub	sp, #36	@ 0x24
 80044a0:	af04      	add	r7, sp, #16
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d020      	beq.n	80044f0 <osThreadCreate+0x54>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d01c      	beq.n	80044f0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685c      	ldr	r4, [r3, #4]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	691e      	ldr	r6, [r3, #16]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7ff ffb6 	bl	800443a <makeFreeRtosPriority>
 80044ce:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	695b      	ldr	r3, [r3, #20]
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044d8:	9202      	str	r2, [sp, #8]
 80044da:	9301      	str	r3, [sp, #4]
 80044dc:	9100      	str	r1, [sp, #0]
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	4632      	mov	r2, r6
 80044e2:	4629      	mov	r1, r5
 80044e4:	4620      	mov	r0, r4
 80044e6:	f001 f8b5 	bl	8005654 <xTaskCreateStatic>
 80044ea:	4603      	mov	r3, r0
 80044ec:	60fb      	str	r3, [r7, #12]
 80044ee:	e01c      	b.n	800452a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685c      	ldr	r4, [r3, #4]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044fc:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff ff98 	bl	800443a <makeFreeRtosPriority>
 800450a:	4602      	mov	r2, r0
 800450c:	f107 030c 	add.w	r3, r7, #12
 8004510:	9301      	str	r3, [sp, #4]
 8004512:	9200      	str	r2, [sp, #0]
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	4632      	mov	r2, r6
 8004518:	4629      	mov	r1, r5
 800451a:	4620      	mov	r0, r4
 800451c:	f001 f900 	bl	8005720 <xTaskCreate>
 8004520:	4603      	mov	r3, r0
 8004522:	2b01      	cmp	r3, #1
 8004524:	d001      	beq.n	800452a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004526:	2300      	movs	r3, #0
 8004528:	e000      	b.n	800452c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800452a:	68fb      	ldr	r3, [r7, #12]
}
 800452c:	4618      	mov	r0, r3
 800452e:	3714      	adds	r7, #20
 8004530:	46bd      	mov	sp, r7
 8004532:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004534 <osThreadGetId>:
* @brief  Return the thread ID of the current running thread.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadGetId shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadGetId (void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )
  return xTaskGetCurrentTaskHandle();
 8004538:	f001 fe82 	bl	8006240 <xTaskGetCurrentTaskHandle>
 800453c:	4603      	mov	r3, r0
#else
	return NULL;
#endif
}
 800453e:	4618      	mov	r0, r3
 8004540:	bd80      	pop	{r7, pc}

08004542 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b084      	sub	sp, #16
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <osDelay+0x16>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	e000      	b.n	800455a <osDelay+0x18>
 8004558:	2301      	movs	r3, #1
 800455a:	4618      	mov	r0, r3
 800455c:	f001 fa1a 	bl	8005994 <vTaskDelay>
  
  return osOK;
 8004560:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004562:	4618      	mov	r0, r3
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
	...

0800456c <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af02      	add	r7, sp, #8
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004576:	2300      	movs	r3, #0
 8004578:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 800457a:	2300      	movs	r3, #0
 800457c:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 800457e:	f7ff ff74 	bl	800446a <inHandlerMode>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d01c      	beq.n	80045c2 <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8004588:	6839      	ldr	r1, [r7, #0]
 800458a:	f107 0208 	add.w	r2, r7, #8
 800458e:	f107 030c 	add.w	r3, r7, #12
 8004592:	9300      	str	r3, [sp, #0]
 8004594:	4613      	mov	r3, r2
 8004596:	2201      	movs	r2, #1
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f002 f823 	bl	80065e4 <xTaskGenericNotifyFromISR>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d002      	beq.n	80045aa <osSignalSet+0x3e>
      return 0x80000000;
 80045a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80045a8:	e019      	b.n	80045de <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d015      	beq.n	80045dc <osSignalSet+0x70>
 80045b0:	4b0d      	ldr	r3, [pc, #52]	@ (80045e8 <osSignalSet+0x7c>)
 80045b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045b6:	601a      	str	r2, [r3, #0]
 80045b8:	f3bf 8f4f 	dsb	sy
 80045bc:	f3bf 8f6f 	isb	sy
 80045c0:	e00c      	b.n	80045dc <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 80045c2:	6839      	ldr	r1, [r7, #0]
 80045c4:	f107 0308 	add.w	r3, r7, #8
 80045c8:	2201      	movs	r2, #1
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f001 ff4c 	bl	8006468 <xTaskGenericNotify>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d002      	beq.n	80045dc <osSignalSet+0x70>
    return 0x80000000;
 80045d6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80045da:	e000      	b.n	80045de <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 80045dc:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	e000ed04 	.word	0xe000ed04

080045ec <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 80045ec:	b590      	push	{r4, r7, lr}
 80045ee:	b089      	sub	sp, #36	@ 0x24
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 80045f8:	2300      	movs	r3, #0
 80045fa:	617b      	str	r3, [r7, #20]
  ticks = 0;
 80045fc:	2300      	movs	r3, #0
 80045fe:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004606:	d103      	bne.n	8004610 <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 8004608:	f04f 33ff 	mov.w	r3, #4294967295
 800460c:	61fb      	str	r3, [r7, #28]
 800460e:	e009      	b.n	8004624 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d006      	beq.n	8004624 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d101      	bne.n	8004624 <osSignalWait+0x38>
      ticks = 1;
 8004620:	2301      	movs	r3, #1
 8004622:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 8004624:	f7ff ff21 	bl	800446a <inHandlerMode>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d002      	beq.n	8004634 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 800462e:	2382      	movs	r3, #130	@ 0x82
 8004630:	613b      	str	r3, [r7, #16]
 8004632:	e01b      	b.n	800466c <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8004634:	68b9      	ldr	r1, [r7, #8]
 8004636:	f107 0310 	add.w	r3, r7, #16
 800463a:	1d1a      	adds	r2, r3, #4
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	2000      	movs	r0, #0
 8004640:	f001 feb8 	bl	80063b4 <xTaskNotifyWait>
 8004644:	4603      	mov	r3, r0
 8004646:	2b01      	cmp	r3, #1
 8004648:	d008      	beq.n	800465c <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d102      	bne.n	8004656 <osSignalWait+0x6a>
 8004650:	2300      	movs	r3, #0
 8004652:	613b      	str	r3, [r7, #16]
 8004654:	e00a      	b.n	800466c <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 8004656:	2340      	movs	r3, #64	@ 0x40
 8004658:	613b      	str	r3, [r7, #16]
 800465a:	e007      	b.n	800466c <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	2b00      	cmp	r3, #0
 8004660:	da02      	bge.n	8004668 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 8004662:	2386      	movs	r3, #134	@ 0x86
 8004664:	613b      	str	r3, [r7, #16]
 8004666:	e001      	b.n	800466c <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8004668:	2308      	movs	r3, #8
 800466a:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	461c      	mov	r4, r3
 8004670:	f107 0310 	add.w	r3, r7, #16
 8004674:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004678:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	3724      	adds	r7, #36	@ 0x24
 8004680:	46bd      	mov	sp, r7
 8004682:	bd90      	pop	{r4, r7, pc}

08004684 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	3303      	adds	r3, #3
 8004692:	f023 0303 	bic.w	r3, r3, #3
 8004696:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8004698:	2014      	movs	r0, #20
 800469a:	f002 fb2d 	bl	8006cf8 <pvPortMalloc>
 800469e:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d046      	beq.n	8004734 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	2200      	movs	r2, #0
 80046b8:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4618      	mov	r0, r3
 80046c0:	f002 fb1a 	bl	8006cf8 <pvPortMalloc>
 80046c4:	4602      	mov	r2, r0
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d02b      	beq.n	800472a <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68fa      	ldr	r2, [r7, #12]
 80046d8:	fb02 f303 	mul.w	r3, r2, r3
 80046dc:	4618      	mov	r0, r3
 80046de:	f002 fb0b 	bl	8006cf8 <pvPortMalloc>
 80046e2:	4602      	mov	r2, r0
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d011      	beq.n	8004714 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 80046f0:	2300      	movs	r3, #0
 80046f2:	613b      	str	r3, [r7, #16]
 80046f4:	e008      	b.n	8004708 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	4413      	add	r3, r2
 80046fe:	2200      	movs	r2, #0
 8004700:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	3301      	adds	r3, #1
 8004706:	613b      	str	r3, [r7, #16]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	693a      	ldr	r2, [r7, #16]
 800470e:	429a      	cmp	r2, r3
 8004710:	d3f1      	bcc.n	80046f6 <osPoolCreate+0x72>
 8004712:	e00f      	b.n	8004734 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	4618      	mov	r0, r3
 800471a:	f002 fbbb 	bl	8006e94 <vPortFree>
        vPortFree(thePool);
 800471e:	6978      	ldr	r0, [r7, #20]
 8004720:	f002 fbb8 	bl	8006e94 <vPortFree>
        thePool = NULL;
 8004724:	2300      	movs	r3, #0
 8004726:	617b      	str	r3, [r7, #20]
 8004728:	e004      	b.n	8004734 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 800472a:	6978      	ldr	r0, [r7, #20]
 800472c:	f002 fbb2 	bl	8006e94 <vPortFree>
      thePool = NULL;
 8004730:	2300      	movs	r3, #0
 8004732:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8004734:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8004736:	4618      	mov	r0, r3
 8004738:	3718      	adds	r7, #24
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b08a      	sub	sp, #40	@ 0x28
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 8004746:	2300      	movs	r3, #0
 8004748:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 800474a:	2300      	movs	r3, #0
 800474c:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 800474e:	f7ff fe8c 	bl	800446a <inHandlerMode>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d010      	beq.n	800477a <osPoolAlloc+0x3c>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004758:	f3ef 8211 	mrs	r2, BASEPRI
 800475c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004760:	b672      	cpsid	i
 8004762:	f383 8811 	msr	BASEPRI, r3
 8004766:	f3bf 8f6f 	isb	sy
 800476a:	f3bf 8f4f 	dsb	sy
 800476e:	b662      	cpsie	i
 8004770:	617a      	str	r2, [r7, #20]
 8004772:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004774:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8004776:	627b      	str	r3, [r7, #36]	@ 0x24
 8004778:	e001      	b.n	800477e <osPoolAlloc+0x40>
  }
  else {
    vPortEnterCritical();
 800477a:	f002 f98f 	bl	8006a9c <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 800477e:	2300      	movs	r3, #0
 8004780:	61fb      	str	r3, [r7, #28]
 8004782:	e029      	b.n	80047d8 <osPoolAlloc+0x9a>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	691a      	ldr	r2, [r3, #16]
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	4413      	add	r3, r2
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	6892      	ldr	r2, [r2, #8]
 8004790:	fbb3 f1f2 	udiv	r1, r3, r2
 8004794:	fb01 f202 	mul.w	r2, r1, r2
 8004798:	1a9b      	subs	r3, r3, r2
 800479a:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685a      	ldr	r2, [r3, #4]
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	4413      	add	r3, r2
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d113      	bne.n	80047d2 <osPoolAlloc+0x94>
      pool_id->markers[index] = 1;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685a      	ldr	r2, [r3, #4]
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	4413      	add	r3, r2
 80047b2:	2201      	movs	r2, #1
 80047b4:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4619      	mov	r1, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	69ba      	ldr	r2, [r7, #24]
 80047c2:	fb02 f303 	mul.w	r3, r2, r3
 80047c6:	440b      	add	r3, r1
 80047c8:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	611a      	str	r2, [r3, #16]
      break;
 80047d0:	e007      	b.n	80047e2 <osPoolAlloc+0xa4>
  for (i = 0; i < pool_id->pool_sz; i++) {
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	3301      	adds	r3, #1
 80047d6:	61fb      	str	r3, [r7, #28]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	69fa      	ldr	r2, [r7, #28]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d3d0      	bcc.n	8004784 <osPoolAlloc+0x46>
    }
  }
  
  if (inHandlerMode()) {
 80047e2:	f7ff fe42 	bl	800446a <inHandlerMode>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d005      	beq.n	80047f8 <osPoolAlloc+0xba>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 80047ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ee:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80047f6:	e001      	b.n	80047fc <osPoolAlloc+0xbe>
  }
  else {
    vPortExitCritical();
 80047f8:	f002 f986 	bl	8006b08 <vPortExitCritical>
  }
  
  return p;
 80047fc:	6a3b      	ldr	r3, [r7, #32]
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3728      	adds	r7, #40	@ 0x28
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8004806:	b480      	push	{r7}
 8004808:	b085      	sub	sp, #20
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
 800480e:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <osPoolFree+0x14>
    return osErrorParameter;
 8004816:	2380      	movs	r3, #128	@ 0x80
 8004818:	e030      	b.n	800487c <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d101      	bne.n	8004824 <osPoolFree+0x1e>
    return osErrorParameter;
 8004820:	2380      	movs	r3, #128	@ 0x80
 8004822:	e02b      	b.n	800487c <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	683a      	ldr	r2, [r7, #0]
 800482a:	429a      	cmp	r2, r3
 800482c:	d201      	bcs.n	8004832 <osPoolFree+0x2c>
    return osErrorParameter;
 800482e:	2380      	movs	r3, #128	@ 0x80
 8004830:	e024      	b.n	800487c <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	6812      	ldr	r2, [r2, #0]
 8004838:	1a9b      	subs	r3, r3, r2
 800483a:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68da      	ldr	r2, [r3, #12]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	fbb3 f1f2 	udiv	r1, r3, r2
 8004846:	fb01 f202 	mul.w	r2, r1, r2
 800484a:	1a9b      	subs	r3, r3, r2
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <osPoolFree+0x4e>
    return osErrorParameter;
 8004850:	2380      	movs	r3, #128	@ 0x80
 8004852:	e013      	b.n	800487c <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	fbb2 f3f3 	udiv	r3, r2, r3
 800485e:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	429a      	cmp	r2, r3
 8004868:	d301      	bcc.n	800486e <osPoolFree+0x68>
    return osErrorParameter;
 800486a:	2380      	movs	r3, #128	@ 0x80
 800486c:	e006      	b.n	800487c <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685a      	ldr	r2, [r3, #4]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	4413      	add	r3, r2
 8004876:	2200      	movs	r2, #0
 8004878:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3714      	adds	r7, #20
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr

08004888 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 8004888:	b590      	push	{r4, r7, lr}
 800488a:	b087      	sub	sp, #28
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	60fb      	str	r3, [r7, #12]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	613b      	str	r3, [r7, #16]
 800489e:	2300      	movs	r3, #0
 80048a0:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	689c      	ldr	r4, [r3, #8]
 80048a6:	200c      	movs	r0, #12
 80048a8:	f002 fa26 	bl	8006cf8 <pvPortMalloc>
 80048ac:	4603      	mov	r3, r0
 80048ae:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <osMailCreate+0x36>
    return NULL;
 80048ba:	2300      	movs	r3, #0
 80048bc:	e038      	b.n	8004930 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6818      	ldr	r0, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	681c      	ldr	r4, [r3, #0]
 80048d2:	2200      	movs	r2, #0
 80048d4:	2104      	movs	r1, #4
 80048d6:	f000 fa2d 	bl	8004d34 <xQueueGenericCreate>
 80048da:	4603      	mov	r3, r0
 80048dc:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d107      	bne.n	80048fa <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4618      	mov	r0, r3
 80048f2:	f002 facf 	bl	8006e94 <vPortFree>
    return NULL;
 80048f6:	2300      	movs	r3, #0
 80048f8:	e01a      	b.n	8004930 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	681c      	ldr	r4, [r3, #0]
 8004900:	f107 030c 	add.w	r3, r7, #12
 8004904:	4618      	mov	r0, r3
 8004906:	f7ff febd 	bl	8004684 <osPoolCreate>
 800490a:	4603      	mov	r3, r0
 800490c:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d107      	bne.n	800492a <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4618      	mov	r0, r3
 8004922:	f002 fab7 	bl	8006e94 <vPortFree>
    return NULL;
 8004926:	2300      	movs	r3, #0
 8004928:	e002      	b.n	8004930 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 8004930:	4618      	mov	r0, r3
 8004932:	371c      	adds	r7, #28
 8004934:	46bd      	mov	sp, r7
 8004936:	bd90      	pop	{r4, r7, pc}

08004938 <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <osMailAlloc+0x14>
    return NULL;
 8004948:	2300      	movs	r3, #0
 800494a:	e006      	b.n	800495a <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	4618      	mov	r0, r3
 8004952:	f7ff fef4 	bl	800473e <osPoolAlloc>
 8004956:	60f8      	str	r0, [r7, #12]
  
  return p;
 8004958:	68fb      	ldr	r3, [r7, #12]
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
	...

08004964 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d101      	bne.n	8004978 <osMailPut+0x14>
    return osErrorParameter;
 8004974:	2380      	movs	r3, #128	@ 0x80
 8004976:	e02c      	b.n	80049d2 <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 800497c:	f7ff fd75 	bl	800446a <inHandlerMode>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d018      	beq.n	80049b8 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6858      	ldr	r0, [r3, #4]
 800498a:	f107 020c 	add.w	r2, r7, #12
 800498e:	4639      	mov	r1, r7
 8004990:	2300      	movs	r3, #0
 8004992:	f000 fb3b 	bl	800500c <xQueueGenericSendFromISR>
 8004996:	4603      	mov	r3, r0
 8004998:	2b01      	cmp	r3, #1
 800499a:	d001      	beq.n	80049a0 <osMailPut+0x3c>
      return osErrorOS;
 800499c:	23ff      	movs	r3, #255	@ 0xff
 800499e:	e018      	b.n	80049d2 <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d014      	beq.n	80049d0 <osMailPut+0x6c>
 80049a6:	4b0d      	ldr	r3, [pc, #52]	@ (80049dc <osMailPut+0x78>)
 80049a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	f3bf 8f4f 	dsb	sy
 80049b2:	f3bf 8f6f 	isb	sy
 80049b6:	e00b      	b.n	80049d0 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6858      	ldr	r0, [r3, #4]
 80049bc:	4639      	mov	r1, r7
 80049be:	2300      	movs	r3, #0
 80049c0:	2200      	movs	r2, #0
 80049c2:	f000 fa19 	bl	8004df8 <xQueueGenericSend>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d001      	beq.n	80049d0 <osMailPut+0x6c>
      return osErrorOS;
 80049cc:	23ff      	movs	r3, #255	@ 0xff
 80049ce:	e000      	b.n	80049d2 <osMailPut+0x6e>
    }
  }
  
  return osOK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	e000ed04 	.word	0xe000ed04

080049e0 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 80049e0:	b590      	push	{r4, r7, lr}
 80049e2:	b08b      	sub	sp, #44	@ 0x2c
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d10a      	bne.n	8004a0c <osMailGet+0x2c>
    event.status = osErrorParameter;
 80049f6:	2380      	movs	r3, #128	@ 0x80
 80049f8:	617b      	str	r3, [r7, #20]
    return event;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	461c      	mov	r4, r3
 80049fe:	f107 0314 	add.w	r3, r7, #20
 8004a02:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004a06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004a0a:	e056      	b.n	8004aba <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8004a10:	2300      	movs	r3, #0
 8004a12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1a:	d103      	bne.n	8004a24 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 8004a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a20:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a22:	e009      	b.n	8004a38 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d006      	beq.n	8004a38 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d101      	bne.n	8004a38 <osMailGet+0x58>
      ticks = 1;
 8004a34:	2301      	movs	r3, #1
 8004a36:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8004a38:	f7ff fd17 	bl	800446a <inHandlerMode>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d01d      	beq.n	8004a7e <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	6858      	ldr	r0, [r3, #4]
 8004a46:	f107 0220 	add.w	r2, r7, #32
 8004a4a:	f107 0314 	add.w	r3, r7, #20
 8004a4e:	3304      	adds	r3, #4
 8004a50:	4619      	mov	r1, r3
 8004a52:	f000 fc67 	bl	8005324 <xQueueReceiveFromISR>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d102      	bne.n	8004a62 <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8004a5c:	2320      	movs	r3, #32
 8004a5e:	617b      	str	r3, [r7, #20]
 8004a60:	e001      	b.n	8004a66 <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 8004a62:	2300      	movs	r3, #0
 8004a64:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004a66:	6a3b      	ldr	r3, [r7, #32]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d01e      	beq.n	8004aaa <osMailGet+0xca>
 8004a6c:	4b15      	ldr	r3, [pc, #84]	@ (8004ac4 <osMailGet+0xe4>)
 8004a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a72:	601a      	str	r2, [r3, #0]
 8004a74:	f3bf 8f4f 	dsb	sy
 8004a78:	f3bf 8f6f 	isb	sy
 8004a7c:	e015      	b.n	8004aaa <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	6858      	ldr	r0, [r3, #4]
 8004a82:	f107 0314 	add.w	r3, r7, #20
 8004a86:	3304      	adds	r3, #4
 8004a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	f000 fb62 	bl	8005154 <xQueueReceive>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d102      	bne.n	8004a9c <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 8004a96:	2320      	movs	r3, #32
 8004a98:	617b      	str	r3, [r7, #20]
 8004a9a:	e006      	b.n	8004aaa <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d101      	bne.n	8004aa6 <osMailGet+0xc6>
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	e000      	b.n	8004aa8 <osMailGet+0xc8>
 8004aa6:	2340      	movs	r3, #64	@ 0x40
 8004aa8:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	461c      	mov	r4, r3
 8004aae:	f107 0314 	add.w	r3, r7, #20
 8004ab2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004ab6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004aba:	68f8      	ldr	r0, [r7, #12]
 8004abc:	372c      	adds	r7, #44	@ 0x2c
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd90      	pop	{r4, r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	e000ed04 	.word	0xe000ed04

08004ac8 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <osMailFree+0x14>
    return osErrorParameter;
 8004ad8:	2380      	movs	r3, #128	@ 0x80
 8004ada:	e006      	b.n	8004aea <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	6839      	ldr	r1, [r7, #0]
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7ff fe8f 	bl	8004806 <osPoolFree>
 8004ae8:	4603      	mov	r3, r0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3708      	adds	r7, #8
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}

08004af2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004af2:	b480      	push	{r7}
 8004af4:	b083      	sub	sp, #12
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f103 0208 	add.w	r2, r3, #8
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f04f 32ff 	mov.w	r2, #4294967295
 8004b0a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f103 0208 	add.w	r2, r3, #8
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f103 0208 	add.w	r2, r3, #8
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b32:	b480      	push	{r7}
 8004b34:	b083      	sub	sp, #12
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	689a      	ldr	r2, [r3, #8]
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	683a      	ldr	r2, [r7, #0]
 8004b76:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	1c5a      	adds	r2, r3, #1
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	601a      	str	r2, [r3, #0]
}
 8004b88:	bf00      	nop
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004baa:	d103      	bne.n	8004bb4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	e00c      	b.n	8004bce <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	3308      	adds	r3, #8
 8004bb8:	60fb      	str	r3, [r7, #12]
 8004bba:	e002      	b.n	8004bc2 <vListInsert+0x2e>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	60fb      	str	r3, [r7, #12]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d2f6      	bcs.n	8004bbc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	683a      	ldr	r2, [r7, #0]
 8004bdc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	683a      	ldr	r2, [r7, #0]
 8004be8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	1c5a      	adds	r2, r3, #1
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	601a      	str	r2, [r3, #0]
}
 8004bfa:	bf00      	nop
 8004bfc:	3714      	adds	r7, #20
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004c06:	b480      	push	{r7}
 8004c08:	b085      	sub	sp, #20
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	691b      	ldr	r3, [r3, #16]
 8004c12:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	6892      	ldr	r2, [r2, #8]
 8004c1c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	6852      	ldr	r2, [r2, #4]
 8004c26:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d103      	bne.n	8004c3a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	689a      	ldr	r2, [r3, #8]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	1e5a      	subs	r2, r3, #1
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3714      	adds	r7, #20
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
	...

08004c5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d10d      	bne.n	8004c8c <xQueueGenericReset+0x30>
	__asm volatile
 8004c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c74:	b672      	cpsid	i
 8004c76:	f383 8811 	msr	BASEPRI, r3
 8004c7a:	f3bf 8f6f 	isb	sy
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	b662      	cpsie	i
 8004c84:	60bb      	str	r3, [r7, #8]
}
 8004c86:	bf00      	nop
 8004c88:	bf00      	nop
 8004c8a:	e7fd      	b.n	8004c88 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8004c8c:	f001 ff06 	bl	8006a9c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c98:	68f9      	ldr	r1, [r7, #12]
 8004c9a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c9c:	fb01 f303 	mul.w	r3, r1, r3
 8004ca0:	441a      	add	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	68f9      	ldr	r1, [r7, #12]
 8004cc0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004cc2:	fb01 f303 	mul.w	r3, r1, r3
 8004cc6:	441a      	add	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	22ff      	movs	r2, #255	@ 0xff
 8004cd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	22ff      	movs	r2, #255	@ 0xff
 8004cd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d114      	bne.n	8004d0c <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d01a      	beq.n	8004d20 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	3310      	adds	r3, #16
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f001 f8de 	bl	8005eb0 <xTaskRemoveFromEventList>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d012      	beq.n	8004d20 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8004d30 <xQueueGenericReset+0xd4>)
 8004cfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d00:	601a      	str	r2, [r3, #0]
 8004d02:	f3bf 8f4f 	dsb	sy
 8004d06:	f3bf 8f6f 	isb	sy
 8004d0a:	e009      	b.n	8004d20 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	3310      	adds	r3, #16
 8004d10:	4618      	mov	r0, r3
 8004d12:	f7ff feee 	bl	8004af2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	3324      	adds	r3, #36	@ 0x24
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7ff fee9 	bl	8004af2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004d20:	f001 fef2 	bl	8006b08 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004d24:	2301      	movs	r3, #1
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3710      	adds	r7, #16
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	e000ed04 	.word	0xe000ed04

08004d34 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b08a      	sub	sp, #40	@ 0x28
 8004d38:	af02      	add	r7, sp, #8
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d10d      	bne.n	8004d64 <xQueueGenericCreate+0x30>
	__asm volatile
 8004d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d4c:	b672      	cpsid	i
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	b662      	cpsie	i
 8004d5c:	613b      	str	r3, [r7, #16]
}
 8004d5e:	bf00      	nop
 8004d60:	bf00      	nop
 8004d62:	e7fd      	b.n	8004d60 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d102      	bne.n	8004d70 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	61fb      	str	r3, [r7, #28]
 8004d6e:	e004      	b.n	8004d7a <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	fb02 f303 	mul.w	r3, r2, r3
 8004d78:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	3348      	adds	r3, #72	@ 0x48
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f001 ffba 	bl	8006cf8 <pvPortMalloc>
 8004d84:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d011      	beq.n	8004db0 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	3348      	adds	r3, #72	@ 0x48
 8004d94:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d9e:	79fa      	ldrb	r2, [r7, #7]
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	9300      	str	r3, [sp, #0]
 8004da4:	4613      	mov	r3, r2
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	68b9      	ldr	r1, [r7, #8]
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f000 f805 	bl	8004dba <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004db0:	69bb      	ldr	r3, [r7, #24]
	}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3720      	adds	r7, #32
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004dba:	b580      	push	{r7, lr}
 8004dbc:	b084      	sub	sp, #16
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	60f8      	str	r0, [r7, #12]
 8004dc2:	60b9      	str	r1, [r7, #8]
 8004dc4:	607a      	str	r2, [r7, #4]
 8004dc6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d103      	bne.n	8004dd6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	69ba      	ldr	r2, [r7, #24]
 8004dd2:	601a      	str	r2, [r3, #0]
 8004dd4:	e002      	b.n	8004ddc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004de8:	2101      	movs	r1, #1
 8004dea:	69b8      	ldr	r0, [r7, #24]
 8004dec:	f7ff ff36 	bl	8004c5c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004df0:	bf00      	nop
 8004df2:	3710      	adds	r7, #16
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b08e      	sub	sp, #56	@ 0x38
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
 8004e04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e06:	2300      	movs	r3, #0
 8004e08:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d10d      	bne.n	8004e30 <xQueueGenericSend+0x38>
	__asm volatile
 8004e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e18:	b672      	cpsid	i
 8004e1a:	f383 8811 	msr	BASEPRI, r3
 8004e1e:	f3bf 8f6f 	isb	sy
 8004e22:	f3bf 8f4f 	dsb	sy
 8004e26:	b662      	cpsie	i
 8004e28:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e2a:	bf00      	nop
 8004e2c:	bf00      	nop
 8004e2e:	e7fd      	b.n	8004e2c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d103      	bne.n	8004e3e <xQueueGenericSend+0x46>
 8004e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <xQueueGenericSend+0x4a>
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e000      	b.n	8004e44 <xQueueGenericSend+0x4c>
 8004e42:	2300      	movs	r3, #0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d10d      	bne.n	8004e64 <xQueueGenericSend+0x6c>
	__asm volatile
 8004e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e4c:	b672      	cpsid	i
 8004e4e:	f383 8811 	msr	BASEPRI, r3
 8004e52:	f3bf 8f6f 	isb	sy
 8004e56:	f3bf 8f4f 	dsb	sy
 8004e5a:	b662      	cpsie	i
 8004e5c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e5e:	bf00      	nop
 8004e60:	bf00      	nop
 8004e62:	e7fd      	b.n	8004e60 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d103      	bne.n	8004e72 <xQueueGenericSend+0x7a>
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d101      	bne.n	8004e76 <xQueueGenericSend+0x7e>
 8004e72:	2301      	movs	r3, #1
 8004e74:	e000      	b.n	8004e78 <xQueueGenericSend+0x80>
 8004e76:	2300      	movs	r3, #0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10d      	bne.n	8004e98 <xQueueGenericSend+0xa0>
	__asm volatile
 8004e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e80:	b672      	cpsid	i
 8004e82:	f383 8811 	msr	BASEPRI, r3
 8004e86:	f3bf 8f6f 	isb	sy
 8004e8a:	f3bf 8f4f 	dsb	sy
 8004e8e:	b662      	cpsie	i
 8004e90:	623b      	str	r3, [r7, #32]
}
 8004e92:	bf00      	nop
 8004e94:	bf00      	nop
 8004e96:	e7fd      	b.n	8004e94 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e98:	f001 f9e2 	bl	8006260 <xTaskGetSchedulerState>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d102      	bne.n	8004ea8 <xQueueGenericSend+0xb0>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d101      	bne.n	8004eac <xQueueGenericSend+0xb4>
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e000      	b.n	8004eae <xQueueGenericSend+0xb6>
 8004eac:	2300      	movs	r3, #0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d10d      	bne.n	8004ece <xQueueGenericSend+0xd6>
	__asm volatile
 8004eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb6:	b672      	cpsid	i
 8004eb8:	f383 8811 	msr	BASEPRI, r3
 8004ebc:	f3bf 8f6f 	isb	sy
 8004ec0:	f3bf 8f4f 	dsb	sy
 8004ec4:	b662      	cpsie	i
 8004ec6:	61fb      	str	r3, [r7, #28]
}
 8004ec8:	bf00      	nop
 8004eca:	bf00      	nop
 8004ecc:	e7fd      	b.n	8004eca <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ece:	f001 fde5 	bl	8006a9c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d302      	bcc.n	8004ee4 <xQueueGenericSend+0xec>
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d129      	bne.n	8004f38 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	68b9      	ldr	r1, [r7, #8]
 8004ee8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004eea:	f000 faa3 	bl	8005434 <prvCopyDataToQueue>
 8004eee:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d010      	beq.n	8004f1a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004efa:	3324      	adds	r3, #36	@ 0x24
 8004efc:	4618      	mov	r0, r3
 8004efe:	f000 ffd7 	bl	8005eb0 <xTaskRemoveFromEventList>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d013      	beq.n	8004f30 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004f08:	4b3f      	ldr	r3, [pc, #252]	@ (8005008 <xQueueGenericSend+0x210>)
 8004f0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f0e:	601a      	str	r2, [r3, #0]
 8004f10:	f3bf 8f4f 	dsb	sy
 8004f14:	f3bf 8f6f 	isb	sy
 8004f18:	e00a      	b.n	8004f30 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d007      	beq.n	8004f30 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004f20:	4b39      	ldr	r3, [pc, #228]	@ (8005008 <xQueueGenericSend+0x210>)
 8004f22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f26:	601a      	str	r2, [r3, #0]
 8004f28:	f3bf 8f4f 	dsb	sy
 8004f2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004f30:	f001 fdea 	bl	8006b08 <vPortExitCritical>
				return pdPASS;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e063      	b.n	8005000 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d103      	bne.n	8004f46 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f3e:	f001 fde3 	bl	8006b08 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f42:	2300      	movs	r3, #0
 8004f44:	e05c      	b.n	8005000 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d106      	bne.n	8004f5a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f4c:	f107 0314 	add.w	r3, r7, #20
 8004f50:	4618      	mov	r0, r3
 8004f52:	f001 f813 	bl	8005f7c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f56:	2301      	movs	r3, #1
 8004f58:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f5a:	f001 fdd5 	bl	8006b08 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f5e:	f000 fdb7 	bl	8005ad0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f62:	f001 fd9b 	bl	8006a9c <vPortEnterCritical>
 8004f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f6c:	b25b      	sxtb	r3, r3
 8004f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f72:	d103      	bne.n	8004f7c <xQueueGenericSend+0x184>
 8004f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f82:	b25b      	sxtb	r3, r3
 8004f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f88:	d103      	bne.n	8004f92 <xQueueGenericSend+0x19a>
 8004f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f92:	f001 fdb9 	bl	8006b08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f96:	1d3a      	adds	r2, r7, #4
 8004f98:	f107 0314 	add.w	r3, r7, #20
 8004f9c:	4611      	mov	r1, r2
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f001 f802 	bl	8005fa8 <xTaskCheckForTimeOut>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d124      	bne.n	8004ff4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004faa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fac:	f000 fb3a 	bl	8005624 <prvIsQueueFull>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d018      	beq.n	8004fe8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb8:	3310      	adds	r3, #16
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	4611      	mov	r1, r2
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 ff4e 	bl	8005e60 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004fc4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fc6:	f000 fac5 	bl	8005554 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004fca:	f000 fd8f 	bl	8005aec <xTaskResumeAll>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	f47f af7c 	bne.w	8004ece <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8004fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8005008 <xQueueGenericSend+0x210>)
 8004fd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fdc:	601a      	str	r2, [r3, #0]
 8004fde:	f3bf 8f4f 	dsb	sy
 8004fe2:	f3bf 8f6f 	isb	sy
 8004fe6:	e772      	b.n	8004ece <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004fe8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fea:	f000 fab3 	bl	8005554 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004fee:	f000 fd7d 	bl	8005aec <xTaskResumeAll>
 8004ff2:	e76c      	b.n	8004ece <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004ff4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ff6:	f000 faad 	bl	8005554 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ffa:	f000 fd77 	bl	8005aec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004ffe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005000:	4618      	mov	r0, r3
 8005002:	3738      	adds	r7, #56	@ 0x38
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	e000ed04 	.word	0xe000ed04

0800500c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b08e      	sub	sp, #56	@ 0x38
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
 8005018:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800501e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005020:	2b00      	cmp	r3, #0
 8005022:	d10d      	bne.n	8005040 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8005024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005028:	b672      	cpsid	i
 800502a:	f383 8811 	msr	BASEPRI, r3
 800502e:	f3bf 8f6f 	isb	sy
 8005032:	f3bf 8f4f 	dsb	sy
 8005036:	b662      	cpsie	i
 8005038:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800503a:	bf00      	nop
 800503c:	bf00      	nop
 800503e:	e7fd      	b.n	800503c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d103      	bne.n	800504e <xQueueGenericSendFromISR+0x42>
 8005046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504a:	2b00      	cmp	r3, #0
 800504c:	d101      	bne.n	8005052 <xQueueGenericSendFromISR+0x46>
 800504e:	2301      	movs	r3, #1
 8005050:	e000      	b.n	8005054 <xQueueGenericSendFromISR+0x48>
 8005052:	2300      	movs	r3, #0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d10d      	bne.n	8005074 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8005058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800505c:	b672      	cpsid	i
 800505e:	f383 8811 	msr	BASEPRI, r3
 8005062:	f3bf 8f6f 	isb	sy
 8005066:	f3bf 8f4f 	dsb	sy
 800506a:	b662      	cpsie	i
 800506c:	623b      	str	r3, [r7, #32]
}
 800506e:	bf00      	nop
 8005070:	bf00      	nop
 8005072:	e7fd      	b.n	8005070 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	2b02      	cmp	r3, #2
 8005078:	d103      	bne.n	8005082 <xQueueGenericSendFromISR+0x76>
 800507a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800507c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800507e:	2b01      	cmp	r3, #1
 8005080:	d101      	bne.n	8005086 <xQueueGenericSendFromISR+0x7a>
 8005082:	2301      	movs	r3, #1
 8005084:	e000      	b.n	8005088 <xQueueGenericSendFromISR+0x7c>
 8005086:	2300      	movs	r3, #0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d10d      	bne.n	80050a8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800508c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005090:	b672      	cpsid	i
 8005092:	f383 8811 	msr	BASEPRI, r3
 8005096:	f3bf 8f6f 	isb	sy
 800509a:	f3bf 8f4f 	dsb	sy
 800509e:	b662      	cpsie	i
 80050a0:	61fb      	str	r3, [r7, #28]
}
 80050a2:	bf00      	nop
 80050a4:	bf00      	nop
 80050a6:	e7fd      	b.n	80050a4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80050a8:	f001 fde0 	bl	8006c6c <vPortValidateInterruptPriority>
	__asm volatile
 80050ac:	f3ef 8211 	mrs	r2, BASEPRI
 80050b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b4:	b672      	cpsid	i
 80050b6:	f383 8811 	msr	BASEPRI, r3
 80050ba:	f3bf 8f6f 	isb	sy
 80050be:	f3bf 8f4f 	dsb	sy
 80050c2:	b662      	cpsie	i
 80050c4:	61ba      	str	r2, [r7, #24]
 80050c6:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80050c8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80050ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d302      	bcc.n	80050de <xQueueGenericSendFromISR+0xd2>
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d12c      	bne.n	8005138 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80050de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80050e8:	683a      	ldr	r2, [r7, #0]
 80050ea:	68b9      	ldr	r1, [r7, #8]
 80050ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050ee:	f000 f9a1 	bl	8005434 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80050f2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80050f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fa:	d112      	bne.n	8005122 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	2b00      	cmp	r3, #0
 8005102:	d016      	beq.n	8005132 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005106:	3324      	adds	r3, #36	@ 0x24
 8005108:	4618      	mov	r0, r3
 800510a:	f000 fed1 	bl	8005eb0 <xTaskRemoveFromEventList>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00e      	beq.n	8005132 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00b      	beq.n	8005132 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	601a      	str	r2, [r3, #0]
 8005120:	e007      	b.n	8005132 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005122:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005126:	3301      	adds	r3, #1
 8005128:	b2db      	uxtb	r3, r3
 800512a:	b25a      	sxtb	r2, r3
 800512c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005132:	2301      	movs	r3, #1
 8005134:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8005136:	e001      	b.n	800513c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005138:	2300      	movs	r3, #0
 800513a:	637b      	str	r3, [r7, #52]	@ 0x34
 800513c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800513e:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	f383 8811 	msr	BASEPRI, r3
}
 8005146:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800514a:	4618      	mov	r0, r3
 800514c:	3738      	adds	r7, #56	@ 0x38
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
	...

08005154 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b08c      	sub	sp, #48	@ 0x30
 8005158:	af00      	add	r7, sp, #0
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005160:	2300      	movs	r3, #0
 8005162:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516a:	2b00      	cmp	r3, #0
 800516c:	d10d      	bne.n	800518a <xQueueReceive+0x36>
	__asm volatile
 800516e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005172:	b672      	cpsid	i
 8005174:	f383 8811 	msr	BASEPRI, r3
 8005178:	f3bf 8f6f 	isb	sy
 800517c:	f3bf 8f4f 	dsb	sy
 8005180:	b662      	cpsie	i
 8005182:	623b      	str	r3, [r7, #32]
}
 8005184:	bf00      	nop
 8005186:	bf00      	nop
 8005188:	e7fd      	b.n	8005186 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d103      	bne.n	8005198 <xQueueReceive+0x44>
 8005190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005194:	2b00      	cmp	r3, #0
 8005196:	d101      	bne.n	800519c <xQueueReceive+0x48>
 8005198:	2301      	movs	r3, #1
 800519a:	e000      	b.n	800519e <xQueueReceive+0x4a>
 800519c:	2300      	movs	r3, #0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10d      	bne.n	80051be <xQueueReceive+0x6a>
	__asm volatile
 80051a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051a6:	b672      	cpsid	i
 80051a8:	f383 8811 	msr	BASEPRI, r3
 80051ac:	f3bf 8f6f 	isb	sy
 80051b0:	f3bf 8f4f 	dsb	sy
 80051b4:	b662      	cpsie	i
 80051b6:	61fb      	str	r3, [r7, #28]
}
 80051b8:	bf00      	nop
 80051ba:	bf00      	nop
 80051bc:	e7fd      	b.n	80051ba <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051be:	f001 f84f 	bl	8006260 <xTaskGetSchedulerState>
 80051c2:	4603      	mov	r3, r0
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d102      	bne.n	80051ce <xQueueReceive+0x7a>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d101      	bne.n	80051d2 <xQueueReceive+0x7e>
 80051ce:	2301      	movs	r3, #1
 80051d0:	e000      	b.n	80051d4 <xQueueReceive+0x80>
 80051d2:	2300      	movs	r3, #0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d10d      	bne.n	80051f4 <xQueueReceive+0xa0>
	__asm volatile
 80051d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051dc:	b672      	cpsid	i
 80051de:	f383 8811 	msr	BASEPRI, r3
 80051e2:	f3bf 8f6f 	isb	sy
 80051e6:	f3bf 8f4f 	dsb	sy
 80051ea:	b662      	cpsie	i
 80051ec:	61bb      	str	r3, [r7, #24]
}
 80051ee:	bf00      	nop
 80051f0:	bf00      	nop
 80051f2:	e7fd      	b.n	80051f0 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051f4:	f001 fc52 	bl	8006a9c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051fc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	2b00      	cmp	r3, #0
 8005202:	d01f      	beq.n	8005244 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005204:	68b9      	ldr	r1, [r7, #8]
 8005206:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005208:	f000 f97e 	bl	8005508 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800520c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520e:	1e5a      	subs	r2, r3, #1
 8005210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005212:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005216:	691b      	ldr	r3, [r3, #16]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00f      	beq.n	800523c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800521c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800521e:	3310      	adds	r3, #16
 8005220:	4618      	mov	r0, r3
 8005222:	f000 fe45 	bl	8005eb0 <xTaskRemoveFromEventList>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d007      	beq.n	800523c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800522c:	4b3c      	ldr	r3, [pc, #240]	@ (8005320 <xQueueReceive+0x1cc>)
 800522e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005232:	601a      	str	r2, [r3, #0]
 8005234:	f3bf 8f4f 	dsb	sy
 8005238:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800523c:	f001 fc64 	bl	8006b08 <vPortExitCritical>
				return pdPASS;
 8005240:	2301      	movs	r3, #1
 8005242:	e069      	b.n	8005318 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d103      	bne.n	8005252 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800524a:	f001 fc5d 	bl	8006b08 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800524e:	2300      	movs	r3, #0
 8005250:	e062      	b.n	8005318 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005254:	2b00      	cmp	r3, #0
 8005256:	d106      	bne.n	8005266 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005258:	f107 0310 	add.w	r3, r7, #16
 800525c:	4618      	mov	r0, r3
 800525e:	f000 fe8d 	bl	8005f7c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005262:	2301      	movs	r3, #1
 8005264:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005266:	f001 fc4f 	bl	8006b08 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800526a:	f000 fc31 	bl	8005ad0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800526e:	f001 fc15 	bl	8006a9c <vPortEnterCritical>
 8005272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005274:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005278:	b25b      	sxtb	r3, r3
 800527a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800527e:	d103      	bne.n	8005288 <xQueueReceive+0x134>
 8005280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800528a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800528e:	b25b      	sxtb	r3, r3
 8005290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005294:	d103      	bne.n	800529e <xQueueReceive+0x14a>
 8005296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800529e:	f001 fc33 	bl	8006b08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052a2:	1d3a      	adds	r2, r7, #4
 80052a4:	f107 0310 	add.w	r3, r7, #16
 80052a8:	4611      	mov	r1, r2
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 fe7c 	bl	8005fa8 <xTaskCheckForTimeOut>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d123      	bne.n	80052fe <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052b8:	f000 f99e 	bl	80055f8 <prvIsQueueEmpty>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d017      	beq.n	80052f2 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80052c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c4:	3324      	adds	r3, #36	@ 0x24
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	4611      	mov	r1, r2
 80052ca:	4618      	mov	r0, r3
 80052cc:	f000 fdc8 	bl	8005e60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80052d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052d2:	f000 f93f 	bl	8005554 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80052d6:	f000 fc09 	bl	8005aec <xTaskResumeAll>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d189      	bne.n	80051f4 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80052e0:	4b0f      	ldr	r3, [pc, #60]	@ (8005320 <xQueueReceive+0x1cc>)
 80052e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052e6:	601a      	str	r2, [r3, #0]
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	f3bf 8f6f 	isb	sy
 80052f0:	e780      	b.n	80051f4 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80052f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052f4:	f000 f92e 	bl	8005554 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052f8:	f000 fbf8 	bl	8005aec <xTaskResumeAll>
 80052fc:	e77a      	b.n	80051f4 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80052fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005300:	f000 f928 	bl	8005554 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005304:	f000 fbf2 	bl	8005aec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005308:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800530a:	f000 f975 	bl	80055f8 <prvIsQueueEmpty>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	f43f af6f 	beq.w	80051f4 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005316:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005318:	4618      	mov	r0, r3
 800531a:	3730      	adds	r7, #48	@ 0x30
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}
 8005320:	e000ed04 	.word	0xe000ed04

08005324 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b08e      	sub	sp, #56	@ 0x38
 8005328:	af00      	add	r7, sp, #0
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	60b9      	str	r1, [r7, #8]
 800532e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10d      	bne.n	8005356 <xQueueReceiveFromISR+0x32>
	__asm volatile
 800533a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800533e:	b672      	cpsid	i
 8005340:	f383 8811 	msr	BASEPRI, r3
 8005344:	f3bf 8f6f 	isb	sy
 8005348:	f3bf 8f4f 	dsb	sy
 800534c:	b662      	cpsie	i
 800534e:	623b      	str	r3, [r7, #32]
}
 8005350:	bf00      	nop
 8005352:	bf00      	nop
 8005354:	e7fd      	b.n	8005352 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d103      	bne.n	8005364 <xQueueReceiveFromISR+0x40>
 800535c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800535e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005360:	2b00      	cmp	r3, #0
 8005362:	d101      	bne.n	8005368 <xQueueReceiveFromISR+0x44>
 8005364:	2301      	movs	r3, #1
 8005366:	e000      	b.n	800536a <xQueueReceiveFromISR+0x46>
 8005368:	2300      	movs	r3, #0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d10d      	bne.n	800538a <xQueueReceiveFromISR+0x66>
	__asm volatile
 800536e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005372:	b672      	cpsid	i
 8005374:	f383 8811 	msr	BASEPRI, r3
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	f3bf 8f4f 	dsb	sy
 8005380:	b662      	cpsie	i
 8005382:	61fb      	str	r3, [r7, #28]
}
 8005384:	bf00      	nop
 8005386:	bf00      	nop
 8005388:	e7fd      	b.n	8005386 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800538a:	f001 fc6f 	bl	8006c6c <vPortValidateInterruptPriority>
	__asm volatile
 800538e:	f3ef 8211 	mrs	r2, BASEPRI
 8005392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005396:	b672      	cpsid	i
 8005398:	f383 8811 	msr	BASEPRI, r3
 800539c:	f3bf 8f6f 	isb	sy
 80053a0:	f3bf 8f4f 	dsb	sy
 80053a4:	b662      	cpsie	i
 80053a6:	61ba      	str	r2, [r7, #24]
 80053a8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80053aa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80053ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d02f      	beq.n	800541a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80053ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053c4:	68b9      	ldr	r1, [r7, #8]
 80053c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053c8:	f000 f89e 	bl	8005508 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80053cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ce:	1e5a      	subs	r2, r3, #1
 80053d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80053d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80053d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053dc:	d112      	bne.n	8005404 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e0:	691b      	ldr	r3, [r3, #16]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d016      	beq.n	8005414 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e8:	3310      	adds	r3, #16
 80053ea:	4618      	mov	r0, r3
 80053ec:	f000 fd60 	bl	8005eb0 <xTaskRemoveFromEventList>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00e      	beq.n	8005414 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d00b      	beq.n	8005414 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	e007      	b.n	8005414 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005404:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005408:	3301      	adds	r3, #1
 800540a:	b2db      	uxtb	r3, r3
 800540c:	b25a      	sxtb	r2, r3
 800540e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005410:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005414:	2301      	movs	r3, #1
 8005416:	637b      	str	r3, [r7, #52]	@ 0x34
 8005418:	e001      	b.n	800541e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800541a:	2300      	movs	r3, #0
 800541c:	637b      	str	r3, [r7, #52]	@ 0x34
 800541e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005420:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	f383 8811 	msr	BASEPRI, r3
}
 8005428:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800542a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800542c:	4618      	mov	r0, r3
 800542e:	3738      	adds	r7, #56	@ 0x38
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005440:	2300      	movs	r3, #0
 8005442:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005448:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10d      	bne.n	800546e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d14d      	bne.n	80054f6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	4618      	mov	r0, r3
 8005460:	f000 ff1c 	bl	800629c <xTaskPriorityDisinherit>
 8005464:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	609a      	str	r2, [r3, #8]
 800546c:	e043      	b.n	80054f6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d119      	bne.n	80054a8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6858      	ldr	r0, [r3, #4]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800547c:	461a      	mov	r2, r3
 800547e:	68b9      	ldr	r1, [r7, #8]
 8005480:	f001 fefc 	bl	800727c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	685a      	ldr	r2, [r3, #4]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548c:	441a      	add	r2, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	685a      	ldr	r2, [r3, #4]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	429a      	cmp	r2, r3
 800549c:	d32b      	bcc.n	80054f6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	605a      	str	r2, [r3, #4]
 80054a6:	e026      	b.n	80054f6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	68d8      	ldr	r0, [r3, #12]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b0:	461a      	mov	r2, r3
 80054b2:	68b9      	ldr	r1, [r7, #8]
 80054b4:	f001 fee2 	bl	800727c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	68da      	ldr	r2, [r3, #12]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c0:	425b      	negs	r3, r3
 80054c2:	441a      	add	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	68da      	ldr	r2, [r3, #12]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d207      	bcs.n	80054e4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	689a      	ldr	r2, [r3, #8]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054dc:	425b      	negs	r3, r3
 80054de:	441a      	add	r2, r3
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d105      	bne.n	80054f6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d002      	beq.n	80054f6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	3b01      	subs	r3, #1
 80054f4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80054fe:	697b      	ldr	r3, [r7, #20]
}
 8005500:	4618      	mov	r0, r3
 8005502:	3718      	adds	r7, #24
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}

08005508 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005516:	2b00      	cmp	r3, #0
 8005518:	d018      	beq.n	800554c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	68da      	ldr	r2, [r3, #12]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005522:	441a      	add	r2, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	68da      	ldr	r2, [r3, #12]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	429a      	cmp	r2, r3
 8005532:	d303      	bcc.n	800553c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	68d9      	ldr	r1, [r3, #12]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005544:	461a      	mov	r2, r3
 8005546:	6838      	ldr	r0, [r7, #0]
 8005548:	f001 fe98 	bl	800727c <memcpy>
	}
}
 800554c:	bf00      	nop
 800554e:	3708      	adds	r7, #8
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800555c:	f001 fa9e 	bl	8006a9c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005566:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005568:	e011      	b.n	800558e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556e:	2b00      	cmp	r3, #0
 8005570:	d012      	beq.n	8005598 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	3324      	adds	r3, #36	@ 0x24
 8005576:	4618      	mov	r0, r3
 8005578:	f000 fc9a 	bl	8005eb0 <xTaskRemoveFromEventList>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d001      	beq.n	8005586 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005582:	f000 fd79 	bl	8006078 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005586:	7bfb      	ldrb	r3, [r7, #15]
 8005588:	3b01      	subs	r3, #1
 800558a:	b2db      	uxtb	r3, r3
 800558c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800558e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005592:	2b00      	cmp	r3, #0
 8005594:	dce9      	bgt.n	800556a <prvUnlockQueue+0x16>
 8005596:	e000      	b.n	800559a <prvUnlockQueue+0x46>
					break;
 8005598:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	22ff      	movs	r2, #255	@ 0xff
 800559e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80055a2:	f001 fab1 	bl	8006b08 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80055a6:	f001 fa79 	bl	8006a9c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055b0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80055b2:	e011      	b.n	80055d8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d012      	beq.n	80055e2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	3310      	adds	r3, #16
 80055c0:	4618      	mov	r0, r3
 80055c2:	f000 fc75 	bl	8005eb0 <xTaskRemoveFromEventList>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d001      	beq.n	80055d0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80055cc:	f000 fd54 	bl	8006078 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80055d0:	7bbb      	ldrb	r3, [r7, #14]
 80055d2:	3b01      	subs	r3, #1
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80055d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	dce9      	bgt.n	80055b4 <prvUnlockQueue+0x60>
 80055e0:	e000      	b.n	80055e4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80055e2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	22ff      	movs	r2, #255	@ 0xff
 80055e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80055ec:	f001 fa8c 	bl	8006b08 <vPortExitCritical>
}
 80055f0:	bf00      	nop
 80055f2:	3710      	adds	r7, #16
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005600:	f001 fa4c 	bl	8006a9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005608:	2b00      	cmp	r3, #0
 800560a:	d102      	bne.n	8005612 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800560c:	2301      	movs	r3, #1
 800560e:	60fb      	str	r3, [r7, #12]
 8005610:	e001      	b.n	8005616 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005612:	2300      	movs	r3, #0
 8005614:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005616:	f001 fa77 	bl	8006b08 <vPortExitCritical>

	return xReturn;
 800561a:	68fb      	ldr	r3, [r7, #12]
}
 800561c:	4618      	mov	r0, r3
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800562c:	f001 fa36 	bl	8006a9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005638:	429a      	cmp	r2, r3
 800563a:	d102      	bne.n	8005642 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800563c:	2301      	movs	r3, #1
 800563e:	60fb      	str	r3, [r7, #12]
 8005640:	e001      	b.n	8005646 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005642:	2300      	movs	r3, #0
 8005644:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005646:	f001 fa5f 	bl	8006b08 <vPortExitCritical>

	return xReturn;
 800564a:	68fb      	ldr	r3, [r7, #12]
}
 800564c:	4618      	mov	r0, r3
 800564e:	3710      	adds	r7, #16
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}

08005654 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005654:	b580      	push	{r7, lr}
 8005656:	b08e      	sub	sp, #56	@ 0x38
 8005658:	af04      	add	r7, sp, #16
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
 8005660:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005664:	2b00      	cmp	r3, #0
 8005666:	d10d      	bne.n	8005684 <xTaskCreateStatic+0x30>
	__asm volatile
 8005668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800566c:	b672      	cpsid	i
 800566e:	f383 8811 	msr	BASEPRI, r3
 8005672:	f3bf 8f6f 	isb	sy
 8005676:	f3bf 8f4f 	dsb	sy
 800567a:	b662      	cpsie	i
 800567c:	623b      	str	r3, [r7, #32]
}
 800567e:	bf00      	nop
 8005680:	bf00      	nop
 8005682:	e7fd      	b.n	8005680 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8005684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005686:	2b00      	cmp	r3, #0
 8005688:	d10d      	bne.n	80056a6 <xTaskCreateStatic+0x52>
	__asm volatile
 800568a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800568e:	b672      	cpsid	i
 8005690:	f383 8811 	msr	BASEPRI, r3
 8005694:	f3bf 8f6f 	isb	sy
 8005698:	f3bf 8f4f 	dsb	sy
 800569c:	b662      	cpsie	i
 800569e:	61fb      	str	r3, [r7, #28]
}
 80056a0:	bf00      	nop
 80056a2:	bf00      	nop
 80056a4:	e7fd      	b.n	80056a2 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80056a6:	2354      	movs	r3, #84	@ 0x54
 80056a8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	2b54      	cmp	r3, #84	@ 0x54
 80056ae:	d00d      	beq.n	80056cc <xTaskCreateStatic+0x78>
	__asm volatile
 80056b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056b4:	b672      	cpsid	i
 80056b6:	f383 8811 	msr	BASEPRI, r3
 80056ba:	f3bf 8f6f 	isb	sy
 80056be:	f3bf 8f4f 	dsb	sy
 80056c2:	b662      	cpsie	i
 80056c4:	61bb      	str	r3, [r7, #24]
}
 80056c6:	bf00      	nop
 80056c8:	bf00      	nop
 80056ca:	e7fd      	b.n	80056c8 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80056cc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80056ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d01e      	beq.n	8005712 <xTaskCreateStatic+0xbe>
 80056d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d01b      	beq.n	8005712 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80056da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056dc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80056de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80056e2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80056e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80056ec:	2300      	movs	r3, #0
 80056ee:	9303      	str	r3, [sp, #12]
 80056f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f2:	9302      	str	r3, [sp, #8]
 80056f4:	f107 0314 	add.w	r3, r7, #20
 80056f8:	9301      	str	r3, [sp, #4]
 80056fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fc:	9300      	str	r3, [sp, #0]
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	68b9      	ldr	r1, [r7, #8]
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	f000 f850 	bl	80057aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800570a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800570c:	f000 f8d8 	bl	80058c0 <prvAddNewTaskToReadyList>
 8005710:	e001      	b.n	8005716 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8005712:	2300      	movs	r3, #0
 8005714:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005716:	697b      	ldr	r3, [r7, #20]
	}
 8005718:	4618      	mov	r0, r3
 800571a:	3728      	adds	r7, #40	@ 0x28
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005720:	b580      	push	{r7, lr}
 8005722:	b08c      	sub	sp, #48	@ 0x30
 8005724:	af04      	add	r7, sp, #16
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	603b      	str	r3, [r7, #0]
 800572c:	4613      	mov	r3, r2
 800572e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005730:	88fb      	ldrh	r3, [r7, #6]
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	4618      	mov	r0, r3
 8005736:	f001 fadf 	bl	8006cf8 <pvPortMalloc>
 800573a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00e      	beq.n	8005760 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005742:	2054      	movs	r0, #84	@ 0x54
 8005744:	f001 fad8 	bl	8006cf8 <pvPortMalloc>
 8005748:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d003      	beq.n	8005758 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	631a      	str	r2, [r3, #48]	@ 0x30
 8005756:	e005      	b.n	8005764 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005758:	6978      	ldr	r0, [r7, #20]
 800575a:	f001 fb9b 	bl	8006e94 <vPortFree>
 800575e:	e001      	b.n	8005764 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005760:	2300      	movs	r3, #0
 8005762:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d017      	beq.n	800579a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800576a:	69fb      	ldr	r3, [r7, #28]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005772:	88fa      	ldrh	r2, [r7, #6]
 8005774:	2300      	movs	r3, #0
 8005776:	9303      	str	r3, [sp, #12]
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	9302      	str	r3, [sp, #8]
 800577c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800577e:	9301      	str	r3, [sp, #4]
 8005780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	68b9      	ldr	r1, [r7, #8]
 8005788:	68f8      	ldr	r0, [r7, #12]
 800578a:	f000 f80e 	bl	80057aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800578e:	69f8      	ldr	r0, [r7, #28]
 8005790:	f000 f896 	bl	80058c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005794:	2301      	movs	r3, #1
 8005796:	61bb      	str	r3, [r7, #24]
 8005798:	e002      	b.n	80057a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800579a:	f04f 33ff 	mov.w	r3, #4294967295
 800579e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80057a0:	69bb      	ldr	r3, [r7, #24]
	}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3720      	adds	r7, #32
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}

080057aa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80057aa:	b580      	push	{r7, lr}
 80057ac:	b088      	sub	sp, #32
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	60f8      	str	r0, [r7, #12]
 80057b2:	60b9      	str	r1, [r7, #8]
 80057b4:	607a      	str	r2, [r7, #4]
 80057b6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80057b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057bc:	6879      	ldr	r1, [r7, #4]
 80057be:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80057c2:	440b      	add	r3, r1
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	4413      	add	r3, r2
 80057c8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	f023 0307 	bic.w	r3, r3, #7
 80057d0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	f003 0307 	and.w	r3, r3, #7
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00d      	beq.n	80057f8 <prvInitialiseNewTask+0x4e>
	__asm volatile
 80057dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e0:	b672      	cpsid	i
 80057e2:	f383 8811 	msr	BASEPRI, r3
 80057e6:	f3bf 8f6f 	isb	sy
 80057ea:	f3bf 8f4f 	dsb	sy
 80057ee:	b662      	cpsie	i
 80057f0:	617b      	str	r3, [r7, #20]
}
 80057f2:	bf00      	nop
 80057f4:	bf00      	nop
 80057f6:	e7fd      	b.n	80057f4 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d01f      	beq.n	800583e <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80057fe:	2300      	movs	r3, #0
 8005800:	61fb      	str	r3, [r7, #28]
 8005802:	e012      	b.n	800582a <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005804:	68ba      	ldr	r2, [r7, #8]
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	4413      	add	r3, r2
 800580a:	7819      	ldrb	r1, [r3, #0]
 800580c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	4413      	add	r3, r2
 8005812:	3334      	adds	r3, #52	@ 0x34
 8005814:	460a      	mov	r2, r1
 8005816:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	4413      	add	r3, r2
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d006      	beq.n	8005832 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	3301      	adds	r3, #1
 8005828:	61fb      	str	r3, [r7, #28]
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	2b0f      	cmp	r3, #15
 800582e:	d9e9      	bls.n	8005804 <prvInitialiseNewTask+0x5a>
 8005830:	e000      	b.n	8005834 <prvInitialiseNewTask+0x8a>
			{
				break;
 8005832:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005836:	2200      	movs	r2, #0
 8005838:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800583c:	e003      	b.n	8005846 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800583e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005840:	2200      	movs	r2, #0
 8005842:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005848:	2b06      	cmp	r3, #6
 800584a:	d901      	bls.n	8005850 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800584c:	2306      	movs	r3, #6
 800584e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005852:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005854:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005858:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800585a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800585c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800585e:	2200      	movs	r2, #0
 8005860:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005864:	3304      	adds	r3, #4
 8005866:	4618      	mov	r0, r3
 8005868:	f7ff f963 	bl	8004b32 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800586c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586e:	3318      	adds	r3, #24
 8005870:	4618      	mov	r0, r3
 8005872:	f7ff f95e 	bl	8004b32 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800587a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800587c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800587e:	f1c3 0207 	rsb	r2, r3, #7
 8005882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005884:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005888:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800588a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800588c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588e:	2200      	movs	r2, #0
 8005890:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005894:	2200      	movs	r2, #0
 8005896:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800589a:	683a      	ldr	r2, [r7, #0]
 800589c:	68f9      	ldr	r1, [r7, #12]
 800589e:	69b8      	ldr	r0, [r7, #24]
 80058a0:	f000 ffec 	bl	800687c <pxPortInitialiseStack>
 80058a4:	4602      	mov	r2, r0
 80058a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80058aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d002      	beq.n	80058b6 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80058b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058b6:	bf00      	nop
 80058b8:	3720      	adds	r7, #32
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
	...

080058c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80058c8:	f001 f8e8 	bl	8006a9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80058cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005978 <prvAddNewTaskToReadyList+0xb8>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	3301      	adds	r3, #1
 80058d2:	4a29      	ldr	r2, [pc, #164]	@ (8005978 <prvAddNewTaskToReadyList+0xb8>)
 80058d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80058d6:	4b29      	ldr	r3, [pc, #164]	@ (800597c <prvAddNewTaskToReadyList+0xbc>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d109      	bne.n	80058f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80058de:	4a27      	ldr	r2, [pc, #156]	@ (800597c <prvAddNewTaskToReadyList+0xbc>)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80058e4:	4b24      	ldr	r3, [pc, #144]	@ (8005978 <prvAddNewTaskToReadyList+0xb8>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d110      	bne.n	800590e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80058ec:	f000 fbe8 	bl	80060c0 <prvInitialiseTaskLists>
 80058f0:	e00d      	b.n	800590e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80058f2:	4b23      	ldr	r3, [pc, #140]	@ (8005980 <prvAddNewTaskToReadyList+0xc0>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d109      	bne.n	800590e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80058fa:	4b20      	ldr	r3, [pc, #128]	@ (800597c <prvAddNewTaskToReadyList+0xbc>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005904:	429a      	cmp	r2, r3
 8005906:	d802      	bhi.n	800590e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005908:	4a1c      	ldr	r2, [pc, #112]	@ (800597c <prvAddNewTaskToReadyList+0xbc>)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800590e:	4b1d      	ldr	r3, [pc, #116]	@ (8005984 <prvAddNewTaskToReadyList+0xc4>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	3301      	adds	r3, #1
 8005914:	4a1b      	ldr	r2, [pc, #108]	@ (8005984 <prvAddNewTaskToReadyList+0xc4>)
 8005916:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800591c:	2201      	movs	r2, #1
 800591e:	409a      	lsls	r2, r3
 8005920:	4b19      	ldr	r3, [pc, #100]	@ (8005988 <prvAddNewTaskToReadyList+0xc8>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4313      	orrs	r3, r2
 8005926:	4a18      	ldr	r2, [pc, #96]	@ (8005988 <prvAddNewTaskToReadyList+0xc8>)
 8005928:	6013      	str	r3, [r2, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800592e:	4613      	mov	r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	4413      	add	r3, r2
 8005934:	009b      	lsls	r3, r3, #2
 8005936:	4a15      	ldr	r2, [pc, #84]	@ (800598c <prvAddNewTaskToReadyList+0xcc>)
 8005938:	441a      	add	r2, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	3304      	adds	r3, #4
 800593e:	4619      	mov	r1, r3
 8005940:	4610      	mov	r0, r2
 8005942:	f7ff f903 	bl	8004b4c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005946:	f001 f8df 	bl	8006b08 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800594a:	4b0d      	ldr	r3, [pc, #52]	@ (8005980 <prvAddNewTaskToReadyList+0xc0>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00e      	beq.n	8005970 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005952:	4b0a      	ldr	r3, [pc, #40]	@ (800597c <prvAddNewTaskToReadyList+0xbc>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595c:	429a      	cmp	r2, r3
 800595e:	d207      	bcs.n	8005970 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005960:	4b0b      	ldr	r3, [pc, #44]	@ (8005990 <prvAddNewTaskToReadyList+0xd0>)
 8005962:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005966:	601a      	str	r2, [r3, #0]
 8005968:	f3bf 8f4f 	dsb	sy
 800596c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005970:	bf00      	nop
 8005972:	3708      	adds	r7, #8
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}
 8005978:	20005ecc 	.word	0x20005ecc
 800597c:	20005dcc 	.word	0x20005dcc
 8005980:	20005ed8 	.word	0x20005ed8
 8005984:	20005ee8 	.word	0x20005ee8
 8005988:	20005ed4 	.word	0x20005ed4
 800598c:	20005dd0 	.word	0x20005dd0
 8005990:	e000ed04 	.word	0xe000ed04

08005994 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800599c:	2300      	movs	r3, #0
 800599e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d01a      	beq.n	80059dc <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80059a6:	4b15      	ldr	r3, [pc, #84]	@ (80059fc <vTaskDelay+0x68>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00d      	beq.n	80059ca <vTaskDelay+0x36>
	__asm volatile
 80059ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b2:	b672      	cpsid	i
 80059b4:	f383 8811 	msr	BASEPRI, r3
 80059b8:	f3bf 8f6f 	isb	sy
 80059bc:	f3bf 8f4f 	dsb	sy
 80059c0:	b662      	cpsie	i
 80059c2:	60bb      	str	r3, [r7, #8]
}
 80059c4:	bf00      	nop
 80059c6:	bf00      	nop
 80059c8:	e7fd      	b.n	80059c6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80059ca:	f000 f881 	bl	8005ad0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80059ce:	2100      	movs	r1, #0
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f000 feed 	bl	80067b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80059d6:	f000 f889 	bl	8005aec <xTaskResumeAll>
 80059da:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d107      	bne.n	80059f2 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80059e2:	4b07      	ldr	r3, [pc, #28]	@ (8005a00 <vTaskDelay+0x6c>)
 80059e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059e8:	601a      	str	r2, [r3, #0]
 80059ea:	f3bf 8f4f 	dsb	sy
 80059ee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80059f2:	bf00      	nop
 80059f4:	3710      	adds	r7, #16
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	20005ef4 	.word	0x20005ef4
 8005a00:	e000ed04 	.word	0xe000ed04

08005a04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b08a      	sub	sp, #40	@ 0x28
 8005a08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005a12:	463a      	mov	r2, r7
 8005a14:	1d39      	adds	r1, r7, #4
 8005a16:	f107 0308 	add.w	r3, r7, #8
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f7fb fb94 	bl	8001148 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005a20:	6839      	ldr	r1, [r7, #0]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	68ba      	ldr	r2, [r7, #8]
 8005a26:	9202      	str	r2, [sp, #8]
 8005a28:	9301      	str	r3, [sp, #4]
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	9300      	str	r3, [sp, #0]
 8005a2e:	2300      	movs	r3, #0
 8005a30:	460a      	mov	r2, r1
 8005a32:	4921      	ldr	r1, [pc, #132]	@ (8005ab8 <vTaskStartScheduler+0xb4>)
 8005a34:	4821      	ldr	r0, [pc, #132]	@ (8005abc <vTaskStartScheduler+0xb8>)
 8005a36:	f7ff fe0d 	bl	8005654 <xTaskCreateStatic>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	4a20      	ldr	r2, [pc, #128]	@ (8005ac0 <vTaskStartScheduler+0xbc>)
 8005a3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005a40:	4b1f      	ldr	r3, [pc, #124]	@ (8005ac0 <vTaskStartScheduler+0xbc>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d002      	beq.n	8005a4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	617b      	str	r3, [r7, #20]
 8005a4c:	e001      	b.n	8005a52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d118      	bne.n	8005a8a <vTaskStartScheduler+0x86>
	__asm volatile
 8005a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a5c:	b672      	cpsid	i
 8005a5e:	f383 8811 	msr	BASEPRI, r3
 8005a62:	f3bf 8f6f 	isb	sy
 8005a66:	f3bf 8f4f 	dsb	sy
 8005a6a:	b662      	cpsie	i
 8005a6c:	613b      	str	r3, [r7, #16]
}
 8005a6e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005a70:	4b14      	ldr	r3, [pc, #80]	@ (8005ac4 <vTaskStartScheduler+0xc0>)
 8005a72:	f04f 32ff 	mov.w	r2, #4294967295
 8005a76:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005a78:	4b13      	ldr	r3, [pc, #76]	@ (8005ac8 <vTaskStartScheduler+0xc4>)
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005a7e:	4b13      	ldr	r3, [pc, #76]	@ (8005acc <vTaskStartScheduler+0xc8>)
 8005a80:	2200      	movs	r2, #0
 8005a82:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005a84:	f000 ff8c 	bl	80069a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005a88:	e011      	b.n	8005aae <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a90:	d10d      	bne.n	8005aae <vTaskStartScheduler+0xaa>
	__asm volatile
 8005a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a96:	b672      	cpsid	i
 8005a98:	f383 8811 	msr	BASEPRI, r3
 8005a9c:	f3bf 8f6f 	isb	sy
 8005aa0:	f3bf 8f4f 	dsb	sy
 8005aa4:	b662      	cpsie	i
 8005aa6:	60fb      	str	r3, [r7, #12]
}
 8005aa8:	bf00      	nop
 8005aaa:	bf00      	nop
 8005aac:	e7fd      	b.n	8005aaa <vTaskStartScheduler+0xa6>
}
 8005aae:	bf00      	nop
 8005ab0:	3718      	adds	r7, #24
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	080073ac 	.word	0x080073ac
 8005abc:	08006091 	.word	0x08006091
 8005ac0:	20005ef0 	.word	0x20005ef0
 8005ac4:	20005eec 	.word	0x20005eec
 8005ac8:	20005ed8 	.word	0x20005ed8
 8005acc:	20005ed0 	.word	0x20005ed0

08005ad0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005ad4:	4b04      	ldr	r3, [pc, #16]	@ (8005ae8 <vTaskSuspendAll+0x18>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	3301      	adds	r3, #1
 8005ada:	4a03      	ldr	r2, [pc, #12]	@ (8005ae8 <vTaskSuspendAll+0x18>)
 8005adc:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8005ade:	bf00      	nop
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr
 8005ae8:	20005ef4 	.word	0x20005ef4

08005aec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005af2:	2300      	movs	r3, #0
 8005af4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005af6:	2300      	movs	r3, #0
 8005af8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005afa:	4b43      	ldr	r3, [pc, #268]	@ (8005c08 <xTaskResumeAll+0x11c>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10d      	bne.n	8005b1e <xTaskResumeAll+0x32>
	__asm volatile
 8005b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b06:	b672      	cpsid	i
 8005b08:	f383 8811 	msr	BASEPRI, r3
 8005b0c:	f3bf 8f6f 	isb	sy
 8005b10:	f3bf 8f4f 	dsb	sy
 8005b14:	b662      	cpsie	i
 8005b16:	603b      	str	r3, [r7, #0]
}
 8005b18:	bf00      	nop
 8005b1a:	bf00      	nop
 8005b1c:	e7fd      	b.n	8005b1a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005b1e:	f000 ffbd 	bl	8006a9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005b22:	4b39      	ldr	r3, [pc, #228]	@ (8005c08 <xTaskResumeAll+0x11c>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	3b01      	subs	r3, #1
 8005b28:	4a37      	ldr	r2, [pc, #220]	@ (8005c08 <xTaskResumeAll+0x11c>)
 8005b2a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b2c:	4b36      	ldr	r3, [pc, #216]	@ (8005c08 <xTaskResumeAll+0x11c>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d161      	bne.n	8005bf8 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005b34:	4b35      	ldr	r3, [pc, #212]	@ (8005c0c <xTaskResumeAll+0x120>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d05d      	beq.n	8005bf8 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b3c:	e02e      	b.n	8005b9c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b3e:	4b34      	ldr	r3, [pc, #208]	@ (8005c10 <xTaskResumeAll+0x124>)
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	3318      	adds	r3, #24
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f7ff f85b 	bl	8004c06 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	3304      	adds	r3, #4
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff f856 	bl	8004c06 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5e:	2201      	movs	r2, #1
 8005b60:	409a      	lsls	r2, r3
 8005b62:	4b2c      	ldr	r3, [pc, #176]	@ (8005c14 <xTaskResumeAll+0x128>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	4a2a      	ldr	r2, [pc, #168]	@ (8005c14 <xTaskResumeAll+0x128>)
 8005b6a:	6013      	str	r3, [r2, #0]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b70:	4613      	mov	r3, r2
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	4413      	add	r3, r2
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	4a27      	ldr	r2, [pc, #156]	@ (8005c18 <xTaskResumeAll+0x12c>)
 8005b7a:	441a      	add	r2, r3
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	3304      	adds	r3, #4
 8005b80:	4619      	mov	r1, r3
 8005b82:	4610      	mov	r0, r2
 8005b84:	f7fe ffe2 	bl	8004b4c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b8c:	4b23      	ldr	r3, [pc, #140]	@ (8005c1c <xTaskResumeAll+0x130>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d302      	bcc.n	8005b9c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8005b96:	4b22      	ldr	r3, [pc, #136]	@ (8005c20 <xTaskResumeAll+0x134>)
 8005b98:	2201      	movs	r2, #1
 8005b9a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b9c:	4b1c      	ldr	r3, [pc, #112]	@ (8005c10 <xTaskResumeAll+0x124>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1cc      	bne.n	8005b3e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005baa:	f000 fb29 	bl	8006200 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005bae:	4b1d      	ldr	r3, [pc, #116]	@ (8005c24 <xTaskResumeAll+0x138>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d010      	beq.n	8005bdc <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005bba:	f000 f837 	bl	8005c2c <xTaskIncrementTick>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d002      	beq.n	8005bca <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8005bc4:	4b16      	ldr	r3, [pc, #88]	@ (8005c20 <xTaskResumeAll+0x134>)
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1f1      	bne.n	8005bba <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8005bd6:	4b13      	ldr	r3, [pc, #76]	@ (8005c24 <xTaskResumeAll+0x138>)
 8005bd8:	2200      	movs	r2, #0
 8005bda:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005bdc:	4b10      	ldr	r3, [pc, #64]	@ (8005c20 <xTaskResumeAll+0x134>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d009      	beq.n	8005bf8 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005be4:	2301      	movs	r3, #1
 8005be6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005be8:	4b0f      	ldr	r3, [pc, #60]	@ (8005c28 <xTaskResumeAll+0x13c>)
 8005bea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bee:	601a      	str	r2, [r3, #0]
 8005bf0:	f3bf 8f4f 	dsb	sy
 8005bf4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005bf8:	f000 ff86 	bl	8006b08 <vPortExitCritical>

	return xAlreadyYielded;
 8005bfc:	68bb      	ldr	r3, [r7, #8]
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3710      	adds	r7, #16
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	20005ef4 	.word	0x20005ef4
 8005c0c:	20005ecc 	.word	0x20005ecc
 8005c10:	20005e8c 	.word	0x20005e8c
 8005c14:	20005ed4 	.word	0x20005ed4
 8005c18:	20005dd0 	.word	0x20005dd0
 8005c1c:	20005dcc 	.word	0x20005dcc
 8005c20:	20005ee0 	.word	0x20005ee0
 8005c24:	20005edc 	.word	0x20005edc
 8005c28:	e000ed04 	.word	0xe000ed04

08005c2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b086      	sub	sp, #24
 8005c30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005c32:	2300      	movs	r3, #0
 8005c34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c36:	4b50      	ldr	r3, [pc, #320]	@ (8005d78 <xTaskIncrementTick+0x14c>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	f040 808b 	bne.w	8005d56 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005c40:	4b4e      	ldr	r3, [pc, #312]	@ (8005d7c <xTaskIncrementTick+0x150>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	3301      	adds	r3, #1
 8005c46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005c48:	4a4c      	ldr	r2, [pc, #304]	@ (8005d7c <xTaskIncrementTick+0x150>)
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d123      	bne.n	8005c9c <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8005c54:	4b4a      	ldr	r3, [pc, #296]	@ (8005d80 <xTaskIncrementTick+0x154>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00d      	beq.n	8005c7a <xTaskIncrementTick+0x4e>
	__asm volatile
 8005c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c62:	b672      	cpsid	i
 8005c64:	f383 8811 	msr	BASEPRI, r3
 8005c68:	f3bf 8f6f 	isb	sy
 8005c6c:	f3bf 8f4f 	dsb	sy
 8005c70:	b662      	cpsie	i
 8005c72:	603b      	str	r3, [r7, #0]
}
 8005c74:	bf00      	nop
 8005c76:	bf00      	nop
 8005c78:	e7fd      	b.n	8005c76 <xTaskIncrementTick+0x4a>
 8005c7a:	4b41      	ldr	r3, [pc, #260]	@ (8005d80 <xTaskIncrementTick+0x154>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	60fb      	str	r3, [r7, #12]
 8005c80:	4b40      	ldr	r3, [pc, #256]	@ (8005d84 <xTaskIncrementTick+0x158>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a3e      	ldr	r2, [pc, #248]	@ (8005d80 <xTaskIncrementTick+0x154>)
 8005c86:	6013      	str	r3, [r2, #0]
 8005c88:	4a3e      	ldr	r2, [pc, #248]	@ (8005d84 <xTaskIncrementTick+0x158>)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6013      	str	r3, [r2, #0]
 8005c8e:	4b3e      	ldr	r3, [pc, #248]	@ (8005d88 <xTaskIncrementTick+0x15c>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	3301      	adds	r3, #1
 8005c94:	4a3c      	ldr	r2, [pc, #240]	@ (8005d88 <xTaskIncrementTick+0x15c>)
 8005c96:	6013      	str	r3, [r2, #0]
 8005c98:	f000 fab2 	bl	8006200 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005c9c:	4b3b      	ldr	r3, [pc, #236]	@ (8005d8c <xTaskIncrementTick+0x160>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d348      	bcc.n	8005d38 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ca6:	4b36      	ldr	r3, [pc, #216]	@ (8005d80 <xTaskIncrementTick+0x154>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d104      	bne.n	8005cba <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cb0:	4b36      	ldr	r3, [pc, #216]	@ (8005d8c <xTaskIncrementTick+0x160>)
 8005cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8005cb6:	601a      	str	r2, [r3, #0]
					break;
 8005cb8:	e03e      	b.n	8005d38 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cba:	4b31      	ldr	r3, [pc, #196]	@ (8005d80 <xTaskIncrementTick+0x154>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	68db      	ldr	r3, [r3, #12]
 8005cc2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005cca:	693a      	ldr	r2, [r7, #16]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d203      	bcs.n	8005cda <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005cd2:	4a2e      	ldr	r2, [pc, #184]	@ (8005d8c <xTaskIncrementTick+0x160>)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005cd8:	e02e      	b.n	8005d38 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	3304      	adds	r3, #4
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7fe ff91 	bl	8004c06 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d004      	beq.n	8005cf6 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	3318      	adds	r3, #24
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fe ff88 	bl	8004c06 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	409a      	lsls	r2, r3
 8005cfe:	4b24      	ldr	r3, [pc, #144]	@ (8005d90 <xTaskIncrementTick+0x164>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	4a22      	ldr	r2, [pc, #136]	@ (8005d90 <xTaskIncrementTick+0x164>)
 8005d06:	6013      	str	r3, [r2, #0]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d0c:	4613      	mov	r3, r2
 8005d0e:	009b      	lsls	r3, r3, #2
 8005d10:	4413      	add	r3, r2
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	4a1f      	ldr	r2, [pc, #124]	@ (8005d94 <xTaskIncrementTick+0x168>)
 8005d16:	441a      	add	r2, r3
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	3304      	adds	r3, #4
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	4610      	mov	r0, r2
 8005d20:	f7fe ff14 	bl	8004b4c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d28:	4b1b      	ldr	r3, [pc, #108]	@ (8005d98 <xTaskIncrementTick+0x16c>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d3b9      	bcc.n	8005ca6 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8005d32:	2301      	movs	r3, #1
 8005d34:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d36:	e7b6      	b.n	8005ca6 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005d38:	4b17      	ldr	r3, [pc, #92]	@ (8005d98 <xTaskIncrementTick+0x16c>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d3e:	4915      	ldr	r1, [pc, #84]	@ (8005d94 <xTaskIncrementTick+0x168>)
 8005d40:	4613      	mov	r3, r2
 8005d42:	009b      	lsls	r3, r3, #2
 8005d44:	4413      	add	r3, r2
 8005d46:	009b      	lsls	r3, r3, #2
 8005d48:	440b      	add	r3, r1
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d907      	bls.n	8005d60 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8005d50:	2301      	movs	r3, #1
 8005d52:	617b      	str	r3, [r7, #20]
 8005d54:	e004      	b.n	8005d60 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005d56:	4b11      	ldr	r3, [pc, #68]	@ (8005d9c <xTaskIncrementTick+0x170>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	4a0f      	ldr	r2, [pc, #60]	@ (8005d9c <xTaskIncrementTick+0x170>)
 8005d5e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005d60:	4b0f      	ldr	r3, [pc, #60]	@ (8005da0 <xTaskIncrementTick+0x174>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d001      	beq.n	8005d6c <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005d6c:	697b      	ldr	r3, [r7, #20]
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3718      	adds	r7, #24
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	20005ef4 	.word	0x20005ef4
 8005d7c:	20005ed0 	.word	0x20005ed0
 8005d80:	20005e84 	.word	0x20005e84
 8005d84:	20005e88 	.word	0x20005e88
 8005d88:	20005ee4 	.word	0x20005ee4
 8005d8c:	20005eec 	.word	0x20005eec
 8005d90:	20005ed4 	.word	0x20005ed4
 8005d94:	20005dd0 	.word	0x20005dd0
 8005d98:	20005dcc 	.word	0x20005dcc
 8005d9c:	20005edc 	.word	0x20005edc
 8005da0:	20005ee0 	.word	0x20005ee0

08005da4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005da4:	b480      	push	{r7}
 8005da6:	b087      	sub	sp, #28
 8005da8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005daa:	4b28      	ldr	r3, [pc, #160]	@ (8005e4c <vTaskSwitchContext+0xa8>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d003      	beq.n	8005dba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005db2:	4b27      	ldr	r3, [pc, #156]	@ (8005e50 <vTaskSwitchContext+0xac>)
 8005db4:	2201      	movs	r2, #1
 8005db6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005db8:	e042      	b.n	8005e40 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005dba:	4b25      	ldr	r3, [pc, #148]	@ (8005e50 <vTaskSwitchContext+0xac>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dc0:	4b24      	ldr	r3, [pc, #144]	@ (8005e54 <vTaskSwitchContext+0xb0>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	fab3 f383 	clz	r3, r3
 8005dcc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005dce:	7afb      	ldrb	r3, [r7, #11]
 8005dd0:	f1c3 031f 	rsb	r3, r3, #31
 8005dd4:	617b      	str	r3, [r7, #20]
 8005dd6:	4920      	ldr	r1, [pc, #128]	@ (8005e58 <vTaskSwitchContext+0xb4>)
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	4613      	mov	r3, r2
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	4413      	add	r3, r2
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	440b      	add	r3, r1
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10d      	bne.n	8005e06 <vTaskSwitchContext+0x62>
	__asm volatile
 8005dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dee:	b672      	cpsid	i
 8005df0:	f383 8811 	msr	BASEPRI, r3
 8005df4:	f3bf 8f6f 	isb	sy
 8005df8:	f3bf 8f4f 	dsb	sy
 8005dfc:	b662      	cpsie	i
 8005dfe:	607b      	str	r3, [r7, #4]
}
 8005e00:	bf00      	nop
 8005e02:	bf00      	nop
 8005e04:	e7fd      	b.n	8005e02 <vTaskSwitchContext+0x5e>
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	4613      	mov	r3, r2
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	4413      	add	r3, r2
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	4a11      	ldr	r2, [pc, #68]	@ (8005e58 <vTaskSwitchContext+0xb4>)
 8005e12:	4413      	add	r3, r2
 8005e14:	613b      	str	r3, [r7, #16]
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	685a      	ldr	r2, [r3, #4]
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	605a      	str	r2, [r3, #4]
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	685a      	ldr	r2, [r3, #4]
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	3308      	adds	r3, #8
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d104      	bne.n	8005e36 <vTaskSwitchContext+0x92>
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	685a      	ldr	r2, [r3, #4]
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	605a      	str	r2, [r3, #4]
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	4a07      	ldr	r2, [pc, #28]	@ (8005e5c <vTaskSwitchContext+0xb8>)
 8005e3e:	6013      	str	r3, [r2, #0]
}
 8005e40:	bf00      	nop
 8005e42:	371c      	adds	r7, #28
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr
 8005e4c:	20005ef4 	.word	0x20005ef4
 8005e50:	20005ee0 	.word	0x20005ee0
 8005e54:	20005ed4 	.word	0x20005ed4
 8005e58:	20005dd0 	.word	0x20005dd0
 8005e5c:	20005dcc 	.word	0x20005dcc

08005e60 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d10d      	bne.n	8005e8c <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8005e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e74:	b672      	cpsid	i
 8005e76:	f383 8811 	msr	BASEPRI, r3
 8005e7a:	f3bf 8f6f 	isb	sy
 8005e7e:	f3bf 8f4f 	dsb	sy
 8005e82:	b662      	cpsie	i
 8005e84:	60fb      	str	r3, [r7, #12]
}
 8005e86:	bf00      	nop
 8005e88:	bf00      	nop
 8005e8a:	e7fd      	b.n	8005e88 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e8c:	4b07      	ldr	r3, [pc, #28]	@ (8005eac <vTaskPlaceOnEventList+0x4c>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	3318      	adds	r3, #24
 8005e92:	4619      	mov	r1, r3
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7fe fe7d 	bl	8004b94 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005e9a:	2101      	movs	r1, #1
 8005e9c:	6838      	ldr	r0, [r7, #0]
 8005e9e:	f000 fc87 	bl	80067b0 <prvAddCurrentTaskToDelayedList>
}
 8005ea2:	bf00      	nop
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	20005dcc 	.word	0x20005dcc

08005eb0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10d      	bne.n	8005ee2 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8005ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eca:	b672      	cpsid	i
 8005ecc:	f383 8811 	msr	BASEPRI, r3
 8005ed0:	f3bf 8f6f 	isb	sy
 8005ed4:	f3bf 8f4f 	dsb	sy
 8005ed8:	b662      	cpsie	i
 8005eda:	60fb      	str	r3, [r7, #12]
}
 8005edc:	bf00      	nop
 8005ede:	bf00      	nop
 8005ee0:	e7fd      	b.n	8005ede <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	3318      	adds	r3, #24
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f7fe fe8d 	bl	8004c06 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005eec:	4b1d      	ldr	r3, [pc, #116]	@ (8005f64 <xTaskRemoveFromEventList+0xb4>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d11c      	bne.n	8005f2e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	3304      	adds	r3, #4
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f7fe fe84 	bl	8004c06 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f02:	2201      	movs	r2, #1
 8005f04:	409a      	lsls	r2, r3
 8005f06:	4b18      	ldr	r3, [pc, #96]	@ (8005f68 <xTaskRemoveFromEventList+0xb8>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	4a16      	ldr	r2, [pc, #88]	@ (8005f68 <xTaskRemoveFromEventList+0xb8>)
 8005f0e:	6013      	str	r3, [r2, #0]
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f14:	4613      	mov	r3, r2
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	4413      	add	r3, r2
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	4a13      	ldr	r2, [pc, #76]	@ (8005f6c <xTaskRemoveFromEventList+0xbc>)
 8005f1e:	441a      	add	r2, r3
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	3304      	adds	r3, #4
 8005f24:	4619      	mov	r1, r3
 8005f26:	4610      	mov	r0, r2
 8005f28:	f7fe fe10 	bl	8004b4c <vListInsertEnd>
 8005f2c:	e005      	b.n	8005f3a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	3318      	adds	r3, #24
 8005f32:	4619      	mov	r1, r3
 8005f34:	480e      	ldr	r0, [pc, #56]	@ (8005f70 <xTaskRemoveFromEventList+0xc0>)
 8005f36:	f7fe fe09 	bl	8004b4c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005f74 <xTaskRemoveFromEventList+0xc4>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d905      	bls.n	8005f54 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f78 <xTaskRemoveFromEventList+0xc8>)
 8005f4e:	2201      	movs	r2, #1
 8005f50:	601a      	str	r2, [r3, #0]
 8005f52:	e001      	b.n	8005f58 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8005f54:	2300      	movs	r3, #0
 8005f56:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005f58:	697b      	ldr	r3, [r7, #20]
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3718      	adds	r7, #24
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	20005ef4 	.word	0x20005ef4
 8005f68:	20005ed4 	.word	0x20005ed4
 8005f6c:	20005dd0 	.word	0x20005dd0
 8005f70:	20005e8c 	.word	0x20005e8c
 8005f74:	20005dcc 	.word	0x20005dcc
 8005f78:	20005ee0 	.word	0x20005ee0

08005f7c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005f84:	4b06      	ldr	r3, [pc, #24]	@ (8005fa0 <vTaskInternalSetTimeOutState+0x24>)
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005f8c:	4b05      	ldr	r3, [pc, #20]	@ (8005fa4 <vTaskInternalSetTimeOutState+0x28>)
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	605a      	str	r2, [r3, #4]
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr
 8005fa0:	20005ee4 	.word	0x20005ee4
 8005fa4:	20005ed0 	.word	0x20005ed0

08005fa8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b088      	sub	sp, #32
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10d      	bne.n	8005fd4 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8005fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fbc:	b672      	cpsid	i
 8005fbe:	f383 8811 	msr	BASEPRI, r3
 8005fc2:	f3bf 8f6f 	isb	sy
 8005fc6:	f3bf 8f4f 	dsb	sy
 8005fca:	b662      	cpsie	i
 8005fcc:	613b      	str	r3, [r7, #16]
}
 8005fce:	bf00      	nop
 8005fd0:	bf00      	nop
 8005fd2:	e7fd      	b.n	8005fd0 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d10d      	bne.n	8005ff6 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8005fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fde:	b672      	cpsid	i
 8005fe0:	f383 8811 	msr	BASEPRI, r3
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	b662      	cpsie	i
 8005fee:	60fb      	str	r3, [r7, #12]
}
 8005ff0:	bf00      	nop
 8005ff2:	bf00      	nop
 8005ff4:	e7fd      	b.n	8005ff2 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8005ff6:	f000 fd51 	bl	8006a9c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005ffa:	4b1d      	ldr	r3, [pc, #116]	@ (8006070 <xTaskCheckForTimeOut+0xc8>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	69ba      	ldr	r2, [r7, #24]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006012:	d102      	bne.n	800601a <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006014:	2300      	movs	r3, #0
 8006016:	61fb      	str	r3, [r7, #28]
 8006018:	e023      	b.n	8006062 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	4b15      	ldr	r3, [pc, #84]	@ (8006074 <xTaskCheckForTimeOut+0xcc>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	429a      	cmp	r2, r3
 8006024:	d007      	beq.n	8006036 <xTaskCheckForTimeOut+0x8e>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	69ba      	ldr	r2, [r7, #24]
 800602c:	429a      	cmp	r2, r3
 800602e:	d302      	bcc.n	8006036 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006030:	2301      	movs	r3, #1
 8006032:	61fb      	str	r3, [r7, #28]
 8006034:	e015      	b.n	8006062 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	697a      	ldr	r2, [r7, #20]
 800603c:	429a      	cmp	r2, r3
 800603e:	d20b      	bcs.n	8006058 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	1ad2      	subs	r2, r2, r3
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f7ff ff95 	bl	8005f7c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006052:	2300      	movs	r3, #0
 8006054:	61fb      	str	r3, [r7, #28]
 8006056:	e004      	b.n	8006062 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	2200      	movs	r2, #0
 800605c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800605e:	2301      	movs	r3, #1
 8006060:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006062:	f000 fd51 	bl	8006b08 <vPortExitCritical>

	return xReturn;
 8006066:	69fb      	ldr	r3, [r7, #28]
}
 8006068:	4618      	mov	r0, r3
 800606a:	3720      	adds	r7, #32
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}
 8006070:	20005ed0 	.word	0x20005ed0
 8006074:	20005ee4 	.word	0x20005ee4

08006078 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006078:	b480      	push	{r7}
 800607a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800607c:	4b03      	ldr	r3, [pc, #12]	@ (800608c <vTaskMissedYield+0x14>)
 800607e:	2201      	movs	r2, #1
 8006080:	601a      	str	r2, [r3, #0]
}
 8006082:	bf00      	nop
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr
 800608c:	20005ee0 	.word	0x20005ee0

08006090 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b082      	sub	sp, #8
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006098:	f000 f852 	bl	8006140 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800609c:	4b06      	ldr	r3, [pc, #24]	@ (80060b8 <prvIdleTask+0x28>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d9f9      	bls.n	8006098 <prvIdleTask+0x8>
			{
				taskYIELD();
 80060a4:	4b05      	ldr	r3, [pc, #20]	@ (80060bc <prvIdleTask+0x2c>)
 80060a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060aa:	601a      	str	r2, [r3, #0]
 80060ac:	f3bf 8f4f 	dsb	sy
 80060b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80060b4:	e7f0      	b.n	8006098 <prvIdleTask+0x8>
 80060b6:	bf00      	nop
 80060b8:	20005dd0 	.word	0x20005dd0
 80060bc:	e000ed04 	.word	0xe000ed04

080060c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b082      	sub	sp, #8
 80060c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060c6:	2300      	movs	r3, #0
 80060c8:	607b      	str	r3, [r7, #4]
 80060ca:	e00c      	b.n	80060e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	4a12      	ldr	r2, [pc, #72]	@ (8006120 <prvInitialiseTaskLists+0x60>)
 80060d8:	4413      	add	r3, r2
 80060da:	4618      	mov	r0, r3
 80060dc:	f7fe fd09 	bl	8004af2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	3301      	adds	r3, #1
 80060e4:	607b      	str	r3, [r7, #4]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2b06      	cmp	r3, #6
 80060ea:	d9ef      	bls.n	80060cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80060ec:	480d      	ldr	r0, [pc, #52]	@ (8006124 <prvInitialiseTaskLists+0x64>)
 80060ee:	f7fe fd00 	bl	8004af2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80060f2:	480d      	ldr	r0, [pc, #52]	@ (8006128 <prvInitialiseTaskLists+0x68>)
 80060f4:	f7fe fcfd 	bl	8004af2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80060f8:	480c      	ldr	r0, [pc, #48]	@ (800612c <prvInitialiseTaskLists+0x6c>)
 80060fa:	f7fe fcfa 	bl	8004af2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80060fe:	480c      	ldr	r0, [pc, #48]	@ (8006130 <prvInitialiseTaskLists+0x70>)
 8006100:	f7fe fcf7 	bl	8004af2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006104:	480b      	ldr	r0, [pc, #44]	@ (8006134 <prvInitialiseTaskLists+0x74>)
 8006106:	f7fe fcf4 	bl	8004af2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800610a:	4b0b      	ldr	r3, [pc, #44]	@ (8006138 <prvInitialiseTaskLists+0x78>)
 800610c:	4a05      	ldr	r2, [pc, #20]	@ (8006124 <prvInitialiseTaskLists+0x64>)
 800610e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006110:	4b0a      	ldr	r3, [pc, #40]	@ (800613c <prvInitialiseTaskLists+0x7c>)
 8006112:	4a05      	ldr	r2, [pc, #20]	@ (8006128 <prvInitialiseTaskLists+0x68>)
 8006114:	601a      	str	r2, [r3, #0]
}
 8006116:	bf00      	nop
 8006118:	3708      	adds	r7, #8
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	20005dd0 	.word	0x20005dd0
 8006124:	20005e5c 	.word	0x20005e5c
 8006128:	20005e70 	.word	0x20005e70
 800612c:	20005e8c 	.word	0x20005e8c
 8006130:	20005ea0 	.word	0x20005ea0
 8006134:	20005eb8 	.word	0x20005eb8
 8006138:	20005e84 	.word	0x20005e84
 800613c:	20005e88 	.word	0x20005e88

08006140 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b082      	sub	sp, #8
 8006144:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006146:	e019      	b.n	800617c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006148:	f000 fca8 	bl	8006a9c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800614c:	4b10      	ldr	r3, [pc, #64]	@ (8006190 <prvCheckTasksWaitingTermination+0x50>)
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	3304      	adds	r3, #4
 8006158:	4618      	mov	r0, r3
 800615a:	f7fe fd54 	bl	8004c06 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800615e:	4b0d      	ldr	r3, [pc, #52]	@ (8006194 <prvCheckTasksWaitingTermination+0x54>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	3b01      	subs	r3, #1
 8006164:	4a0b      	ldr	r2, [pc, #44]	@ (8006194 <prvCheckTasksWaitingTermination+0x54>)
 8006166:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006168:	4b0b      	ldr	r3, [pc, #44]	@ (8006198 <prvCheckTasksWaitingTermination+0x58>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	3b01      	subs	r3, #1
 800616e:	4a0a      	ldr	r2, [pc, #40]	@ (8006198 <prvCheckTasksWaitingTermination+0x58>)
 8006170:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006172:	f000 fcc9 	bl	8006b08 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 f810 	bl	800619c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800617c:	4b06      	ldr	r3, [pc, #24]	@ (8006198 <prvCheckTasksWaitingTermination+0x58>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d1e1      	bne.n	8006148 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006184:	bf00      	nop
 8006186:	bf00      	nop
 8006188:	3708      	adds	r7, #8
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	bf00      	nop
 8006190:	20005ea0 	.word	0x20005ea0
 8006194:	20005ecc 	.word	0x20005ecc
 8006198:	20005eb4 	.word	0x20005eb4

0800619c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d108      	bne.n	80061c0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061b2:	4618      	mov	r0, r3
 80061b4:	f000 fe6e 	bl	8006e94 <vPortFree>
				vPortFree( pxTCB );
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 fe6b 	bl	8006e94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80061be:	e01b      	b.n	80061f8 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d103      	bne.n	80061d2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 fe62 	bl	8006e94 <vPortFree>
	}
 80061d0:	e012      	b.n	80061f8 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d00d      	beq.n	80061f8 <prvDeleteTCB+0x5c>
	__asm volatile
 80061dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061e0:	b672      	cpsid	i
 80061e2:	f383 8811 	msr	BASEPRI, r3
 80061e6:	f3bf 8f6f 	isb	sy
 80061ea:	f3bf 8f4f 	dsb	sy
 80061ee:	b662      	cpsie	i
 80061f0:	60fb      	str	r3, [r7, #12]
}
 80061f2:	bf00      	nop
 80061f4:	bf00      	nop
 80061f6:	e7fd      	b.n	80061f4 <prvDeleteTCB+0x58>
	}
 80061f8:	bf00      	nop
 80061fa:	3710      	adds	r7, #16
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006206:	4b0c      	ldr	r3, [pc, #48]	@ (8006238 <prvResetNextTaskUnblockTime+0x38>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d104      	bne.n	800621a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006210:	4b0a      	ldr	r3, [pc, #40]	@ (800623c <prvResetNextTaskUnblockTime+0x3c>)
 8006212:	f04f 32ff 	mov.w	r2, #4294967295
 8006216:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006218:	e008      	b.n	800622c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800621a:	4b07      	ldr	r3, [pc, #28]	@ (8006238 <prvResetNextTaskUnblockTime+0x38>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	4a04      	ldr	r2, [pc, #16]	@ (800623c <prvResetNextTaskUnblockTime+0x3c>)
 800622a:	6013      	str	r3, [r2, #0]
}
 800622c:	bf00      	nop
 800622e:	370c      	adds	r7, #12
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr
 8006238:	20005e84 	.word	0x20005e84
 800623c:	20005eec 	.word	0x20005eec

08006240 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006246:	4b05      	ldr	r3, [pc, #20]	@ (800625c <xTaskGetCurrentTaskHandle+0x1c>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800624c:	687b      	ldr	r3, [r7, #4]
	}
 800624e:	4618      	mov	r0, r3
 8006250:	370c      	adds	r7, #12
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	20005dcc 	.word	0x20005dcc

08006260 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006266:	4b0b      	ldr	r3, [pc, #44]	@ (8006294 <xTaskGetSchedulerState+0x34>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d102      	bne.n	8006274 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800626e:	2301      	movs	r3, #1
 8006270:	607b      	str	r3, [r7, #4]
 8006272:	e008      	b.n	8006286 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006274:	4b08      	ldr	r3, [pc, #32]	@ (8006298 <xTaskGetSchedulerState+0x38>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d102      	bne.n	8006282 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800627c:	2302      	movs	r3, #2
 800627e:	607b      	str	r3, [r7, #4]
 8006280:	e001      	b.n	8006286 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006282:	2300      	movs	r3, #0
 8006284:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006286:	687b      	ldr	r3, [r7, #4]
	}
 8006288:	4618      	mov	r0, r3
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr
 8006294:	20005ed8 	.word	0x20005ed8
 8006298:	20005ef4 	.word	0x20005ef4

0800629c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800629c:	b580      	push	{r7, lr}
 800629e:	b086      	sub	sp, #24
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80062a8:	2300      	movs	r3, #0
 80062aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d074      	beq.n	800639c <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80062b2:	4b3d      	ldr	r3, [pc, #244]	@ (80063a8 <xTaskPriorityDisinherit+0x10c>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	693a      	ldr	r2, [r7, #16]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d00d      	beq.n	80062d8 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80062bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c0:	b672      	cpsid	i
 80062c2:	f383 8811 	msr	BASEPRI, r3
 80062c6:	f3bf 8f6f 	isb	sy
 80062ca:	f3bf 8f4f 	dsb	sy
 80062ce:	b662      	cpsie	i
 80062d0:	60fb      	str	r3, [r7, #12]
}
 80062d2:	bf00      	nop
 80062d4:	bf00      	nop
 80062d6:	e7fd      	b.n	80062d4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10d      	bne.n	80062fc <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80062e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e4:	b672      	cpsid	i
 80062e6:	f383 8811 	msr	BASEPRI, r3
 80062ea:	f3bf 8f6f 	isb	sy
 80062ee:	f3bf 8f4f 	dsb	sy
 80062f2:	b662      	cpsie	i
 80062f4:	60bb      	str	r3, [r7, #8]
}
 80062f6:	bf00      	nop
 80062f8:	bf00      	nop
 80062fa:	e7fd      	b.n	80062f8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006300:	1e5a      	subs	r2, r3, #1
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800630e:	429a      	cmp	r2, r3
 8006310:	d044      	beq.n	800639c <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006316:	2b00      	cmp	r3, #0
 8006318:	d140      	bne.n	800639c <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	3304      	adds	r3, #4
 800631e:	4618      	mov	r0, r3
 8006320:	f7fe fc71 	bl	8004c06 <uxListRemove>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d115      	bne.n	8006356 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800632e:	491f      	ldr	r1, [pc, #124]	@ (80063ac <xTaskPriorityDisinherit+0x110>)
 8006330:	4613      	mov	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4413      	add	r3, r2
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	440b      	add	r3, r1
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10a      	bne.n	8006356 <xTaskPriorityDisinherit+0xba>
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006344:	2201      	movs	r2, #1
 8006346:	fa02 f303 	lsl.w	r3, r2, r3
 800634a:	43da      	mvns	r2, r3
 800634c:	4b18      	ldr	r3, [pc, #96]	@ (80063b0 <xTaskPriorityDisinherit+0x114>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4013      	ands	r3, r2
 8006352:	4a17      	ldr	r2, [pc, #92]	@ (80063b0 <xTaskPriorityDisinherit+0x114>)
 8006354:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006362:	f1c3 0207 	rsb	r2, r3, #7
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800636e:	2201      	movs	r2, #1
 8006370:	409a      	lsls	r2, r3
 8006372:	4b0f      	ldr	r3, [pc, #60]	@ (80063b0 <xTaskPriorityDisinherit+0x114>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4313      	orrs	r3, r2
 8006378:	4a0d      	ldr	r2, [pc, #52]	@ (80063b0 <xTaskPriorityDisinherit+0x114>)
 800637a:	6013      	str	r3, [r2, #0]
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006380:	4613      	mov	r3, r2
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	4413      	add	r3, r2
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	4a08      	ldr	r2, [pc, #32]	@ (80063ac <xTaskPriorityDisinherit+0x110>)
 800638a:	441a      	add	r2, r3
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	3304      	adds	r3, #4
 8006390:	4619      	mov	r1, r3
 8006392:	4610      	mov	r0, r2
 8006394:	f7fe fbda 	bl	8004b4c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006398:	2301      	movs	r3, #1
 800639a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800639c:	697b      	ldr	r3, [r7, #20]
	}
 800639e:	4618      	mov	r0, r3
 80063a0:	3718      	adds	r7, #24
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	20005dcc 	.word	0x20005dcc
 80063ac:	20005dd0 	.word	0x20005dd0
 80063b0:	20005ed4 	.word	0x20005ed4

080063b4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b086      	sub	sp, #24
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
 80063c0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80063c2:	f000 fb6b 	bl	8006a9c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80063c6:	4b26      	ldr	r3, [pc, #152]	@ (8006460 <xTaskNotifyWait+0xac>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d01a      	beq.n	800640a <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80063d4:	4b22      	ldr	r3, [pc, #136]	@ (8006460 <xTaskNotifyWait+0xac>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80063da:	68fa      	ldr	r2, [r7, #12]
 80063dc:	43d2      	mvns	r2, r2
 80063de:	400a      	ands	r2, r1
 80063e0:	64da      	str	r2, [r3, #76]	@ 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80063e2:	4b1f      	ldr	r3, [pc, #124]	@ (8006460 <xTaskNotifyWait+0xac>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00b      	beq.n	800640a <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80063f2:	2101      	movs	r1, #1
 80063f4:	6838      	ldr	r0, [r7, #0]
 80063f6:	f000 f9db 	bl	80067b0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80063fa:	4b1a      	ldr	r3, [pc, #104]	@ (8006464 <xTaskNotifyWait+0xb0>)
 80063fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006400:	601a      	str	r2, [r3, #0]
 8006402:	f3bf 8f4f 	dsb	sy
 8006406:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800640a:	f000 fb7d 	bl	8006b08 <vPortExitCritical>

		taskENTER_CRITICAL();
 800640e:	f000 fb45 	bl	8006a9c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d004      	beq.n	8006422 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8006418:	4b11      	ldr	r3, [pc, #68]	@ (8006460 <xTaskNotifyWait+0xac>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006422:	4b0f      	ldr	r3, [pc, #60]	@ (8006460 <xTaskNotifyWait+0xac>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800642a:	b2db      	uxtb	r3, r3
 800642c:	2b02      	cmp	r3, #2
 800642e:	d002      	beq.n	8006436 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8006430:	2300      	movs	r3, #0
 8006432:	617b      	str	r3, [r7, #20]
 8006434:	e008      	b.n	8006448 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006436:	4b0a      	ldr	r3, [pc, #40]	@ (8006460 <xTaskNotifyWait+0xac>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800643c:	68ba      	ldr	r2, [r7, #8]
 800643e:	43d2      	mvns	r2, r2
 8006440:	400a      	ands	r2, r1
 8006442:	64da      	str	r2, [r3, #76]	@ 0x4c
				xReturn = pdTRUE;
 8006444:	2301      	movs	r3, #1
 8006446:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006448:	4b05      	ldr	r3, [pc, #20]	@ (8006460 <xTaskNotifyWait+0xac>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 8006452:	f000 fb59 	bl	8006b08 <vPortExitCritical>

		return xReturn;
 8006456:	697b      	ldr	r3, [r7, #20]
	}
 8006458:	4618      	mov	r0, r3
 800645a:	3718      	adds	r7, #24
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}
 8006460:	20005dcc 	.word	0x20005dcc
 8006464:	e000ed04 	.word	0xe000ed04

08006468 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8006468:	b580      	push	{r7, lr}
 800646a:	b08a      	sub	sp, #40	@ 0x28
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	603b      	str	r3, [r7, #0]
 8006474:	4613      	mov	r3, r2
 8006476:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8006478:	2301      	movs	r3, #1
 800647a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d10d      	bne.n	800649e <xTaskGenericNotify+0x36>
	__asm volatile
 8006482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006486:	b672      	cpsid	i
 8006488:	f383 8811 	msr	BASEPRI, r3
 800648c:	f3bf 8f6f 	isb	sy
 8006490:	f3bf 8f4f 	dsb	sy
 8006494:	b662      	cpsie	i
 8006496:	61bb      	str	r3, [r7, #24]
}
 8006498:	bf00      	nop
 800649a:	bf00      	nop
 800649c:	e7fd      	b.n	800649a <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80064a2:	f000 fafb 	bl	8006a9c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d003      	beq.n	80064b4 <xTaskGenericNotify+0x4c>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80064ac:	6a3b      	ldr	r3, [r7, #32]
 80064ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80064b4:	6a3b      	ldr	r3, [r7, #32]
 80064b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80064ba:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80064bc:	6a3b      	ldr	r3, [r7, #32]
 80064be:	2202      	movs	r2, #2
 80064c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			switch( eAction )
 80064c4:	79fb      	ldrb	r3, [r7, #7]
 80064c6:	2b04      	cmp	r3, #4
 80064c8:	d827      	bhi.n	800651a <xTaskGenericNotify+0xb2>
 80064ca:	a201      	add	r2, pc, #4	@ (adr r2, 80064d0 <xTaskGenericNotify+0x68>)
 80064cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064d0:	08006541 	.word	0x08006541
 80064d4:	080064e5 	.word	0x080064e5
 80064d8:	080064f3 	.word	0x080064f3
 80064dc:	080064ff 	.word	0x080064ff
 80064e0:	08006507 	.word	0x08006507
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80064e4:	6a3b      	ldr	r3, [r7, #32]
 80064e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	431a      	orrs	r2, r3
 80064ec:	6a3b      	ldr	r3, [r7, #32]
 80064ee:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 80064f0:	e029      	b.n	8006546 <xTaskGenericNotify+0xde>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80064f2:	6a3b      	ldr	r3, [r7, #32]
 80064f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064f6:	1c5a      	adds	r2, r3, #1
 80064f8:	6a3b      	ldr	r3, [r7, #32]
 80064fa:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 80064fc:	e023      	b.n	8006546 <xTaskGenericNotify+0xde>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80064fe:	6a3b      	ldr	r3, [r7, #32]
 8006500:	68ba      	ldr	r2, [r7, #8]
 8006502:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8006504:	e01f      	b.n	8006546 <xTaskGenericNotify+0xde>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006506:	7ffb      	ldrb	r3, [r7, #31]
 8006508:	2b02      	cmp	r3, #2
 800650a:	d003      	beq.n	8006514 <xTaskGenericNotify+0xac>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	68ba      	ldr	r2, [r7, #8]
 8006510:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006512:	e018      	b.n	8006546 <xTaskGenericNotify+0xde>
						xReturn = pdFAIL;
 8006514:	2300      	movs	r3, #0
 8006516:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8006518:	e015      	b.n	8006546 <xTaskGenericNotify+0xde>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800651a:	6a3b      	ldr	r3, [r7, #32]
 800651c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800651e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006522:	d00f      	beq.n	8006544 <xTaskGenericNotify+0xdc>
	__asm volatile
 8006524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006528:	b672      	cpsid	i
 800652a:	f383 8811 	msr	BASEPRI, r3
 800652e:	f3bf 8f6f 	isb	sy
 8006532:	f3bf 8f4f 	dsb	sy
 8006536:	b662      	cpsie	i
 8006538:	617b      	str	r3, [r7, #20]
}
 800653a:	bf00      	nop
 800653c:	bf00      	nop
 800653e:	e7fd      	b.n	800653c <xTaskGenericNotify+0xd4>
					break;
 8006540:	bf00      	nop
 8006542:	e000      	b.n	8006546 <xTaskGenericNotify+0xde>

					break;
 8006544:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006546:	7ffb      	ldrb	r3, [r7, #31]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d13c      	bne.n	80065c6 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800654c:	6a3b      	ldr	r3, [r7, #32]
 800654e:	3304      	adds	r3, #4
 8006550:	4618      	mov	r0, r3
 8006552:	f7fe fb58 	bl	8004c06 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8006556:	6a3b      	ldr	r3, [r7, #32]
 8006558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800655a:	2201      	movs	r2, #1
 800655c:	409a      	lsls	r2, r3
 800655e:	4b1d      	ldr	r3, [pc, #116]	@ (80065d4 <xTaskGenericNotify+0x16c>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4313      	orrs	r3, r2
 8006564:	4a1b      	ldr	r2, [pc, #108]	@ (80065d4 <xTaskGenericNotify+0x16c>)
 8006566:	6013      	str	r3, [r2, #0]
 8006568:	6a3b      	ldr	r3, [r7, #32]
 800656a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800656c:	4613      	mov	r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	4413      	add	r3, r2
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	4a18      	ldr	r2, [pc, #96]	@ (80065d8 <xTaskGenericNotify+0x170>)
 8006576:	441a      	add	r2, r3
 8006578:	6a3b      	ldr	r3, [r7, #32]
 800657a:	3304      	adds	r3, #4
 800657c:	4619      	mov	r1, r3
 800657e:	4610      	mov	r0, r2
 8006580:	f7fe fae4 	bl	8004b4c <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006584:	6a3b      	ldr	r3, [r7, #32]
 8006586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00d      	beq.n	80065a8 <xTaskGenericNotify+0x140>
	__asm volatile
 800658c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006590:	b672      	cpsid	i
 8006592:	f383 8811 	msr	BASEPRI, r3
 8006596:	f3bf 8f6f 	isb	sy
 800659a:	f3bf 8f4f 	dsb	sy
 800659e:	b662      	cpsie	i
 80065a0:	613b      	str	r3, [r7, #16]
}
 80065a2:	bf00      	nop
 80065a4:	bf00      	nop
 80065a6:	e7fd      	b.n	80065a4 <xTaskGenericNotify+0x13c>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80065a8:	6a3b      	ldr	r3, [r7, #32]
 80065aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065ac:	4b0b      	ldr	r3, [pc, #44]	@ (80065dc <xTaskGenericNotify+0x174>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d907      	bls.n	80065c6 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80065b6:	4b0a      	ldr	r3, [pc, #40]	@ (80065e0 <xTaskGenericNotify+0x178>)
 80065b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065bc:	601a      	str	r2, [r3, #0]
 80065be:	f3bf 8f4f 	dsb	sy
 80065c2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80065c6:	f000 fa9f 	bl	8006b08 <vPortExitCritical>

		return xReturn;
 80065ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3728      	adds	r7, #40	@ 0x28
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	20005ed4 	.word	0x20005ed4
 80065d8:	20005dd0 	.word	0x20005dd0
 80065dc:	20005dcc 	.word	0x20005dcc
 80065e0:	e000ed04 	.word	0xe000ed04

080065e4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b08e      	sub	sp, #56	@ 0x38
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	603b      	str	r3, [r7, #0]
 80065f0:	4613      	mov	r3, r2
 80065f2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80065f4:	2301      	movs	r3, #1
 80065f6:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10d      	bne.n	800661a <xTaskGenericNotifyFromISR+0x36>
	__asm volatile
 80065fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006602:	b672      	cpsid	i
 8006604:	f383 8811 	msr	BASEPRI, r3
 8006608:	f3bf 8f6f 	isb	sy
 800660c:	f3bf 8f4f 	dsb	sy
 8006610:	b662      	cpsie	i
 8006612:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006614:	bf00      	nop
 8006616:	bf00      	nop
 8006618:	e7fd      	b.n	8006616 <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800661a:	f000 fb27 	bl	8006c6c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8006622:	f3ef 8211 	mrs	r2, BASEPRI
 8006626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800662a:	b672      	cpsid	i
 800662c:	f383 8811 	msr	BASEPRI, r3
 8006630:	f3bf 8f6f 	isb	sy
 8006634:	f3bf 8f4f 	dsb	sy
 8006638:	b662      	cpsie	i
 800663a:	623a      	str	r2, [r7, #32]
 800663c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800663e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006640:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d003      	beq.n	8006650 <xTaskGenericNotifyFromISR+0x6c>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006652:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800665a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665c:	2202      	movs	r2, #2
 800665e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			switch( eAction )
 8006662:	79fb      	ldrb	r3, [r7, #7]
 8006664:	2b04      	cmp	r3, #4
 8006666:	d829      	bhi.n	80066bc <xTaskGenericNotifyFromISR+0xd8>
 8006668:	a201      	add	r2, pc, #4	@ (adr r2, 8006670 <xTaskGenericNotifyFromISR+0x8c>)
 800666a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666e:	bf00      	nop
 8006670:	080066e3 	.word	0x080066e3
 8006674:	08006685 	.word	0x08006685
 8006678:	08006693 	.word	0x08006693
 800667c:	0800669f 	.word	0x0800669f
 8006680:	080066a7 	.word	0x080066a7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006686:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	431a      	orrs	r2, r3
 800668c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668e:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8006690:	e02a      	b.n	80066e8 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8006692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006696:	1c5a      	adds	r2, r3, #1
 8006698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800669a:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 800669c:	e024      	b.n	80066e8 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800669e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a0:	68ba      	ldr	r2, [r7, #8]
 80066a2:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 80066a4:	e020      	b.n	80066e8 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80066a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066aa:	2b02      	cmp	r3, #2
 80066ac:	d003      	beq.n	80066b6 <xTaskGenericNotifyFromISR+0xd2>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80066ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b0:	68ba      	ldr	r2, [r7, #8]
 80066b2:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80066b4:	e018      	b.n	80066e8 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 80066b6:	2300      	movs	r3, #0
 80066b8:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 80066ba:	e015      	b.n	80066e8 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80066bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c4:	d00f      	beq.n	80066e6 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 80066c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ca:	b672      	cpsid	i
 80066cc:	f383 8811 	msr	BASEPRI, r3
 80066d0:	f3bf 8f6f 	isb	sy
 80066d4:	f3bf 8f4f 	dsb	sy
 80066d8:	b662      	cpsie	i
 80066da:	61bb      	str	r3, [r7, #24]
}
 80066dc:	bf00      	nop
 80066de:	bf00      	nop
 80066e0:	e7fd      	b.n	80066de <xTaskGenericNotifyFromISR+0xfa>
					break;
 80066e2:	bf00      	nop
 80066e4:	e000      	b.n	80066e8 <xTaskGenericNotifyFromISR+0x104>
					break;
 80066e6:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80066e8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d148      	bne.n	8006782 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80066f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d00d      	beq.n	8006714 <xTaskGenericNotifyFromISR+0x130>
	__asm volatile
 80066f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fc:	b672      	cpsid	i
 80066fe:	f383 8811 	msr	BASEPRI, r3
 8006702:	f3bf 8f6f 	isb	sy
 8006706:	f3bf 8f4f 	dsb	sy
 800670a:	b662      	cpsie	i
 800670c:	617b      	str	r3, [r7, #20]
}
 800670e:	bf00      	nop
 8006710:	bf00      	nop
 8006712:	e7fd      	b.n	8006710 <xTaskGenericNotifyFromISR+0x12c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006714:	4b20      	ldr	r3, [pc, #128]	@ (8006798 <xTaskGenericNotifyFromISR+0x1b4>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d11c      	bne.n	8006756 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800671c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800671e:	3304      	adds	r3, #4
 8006720:	4618      	mov	r0, r3
 8006722:	f7fe fa70 	bl	8004c06 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800672a:	2201      	movs	r2, #1
 800672c:	409a      	lsls	r2, r3
 800672e:	4b1b      	ldr	r3, [pc, #108]	@ (800679c <xTaskGenericNotifyFromISR+0x1b8>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4313      	orrs	r3, r2
 8006734:	4a19      	ldr	r2, [pc, #100]	@ (800679c <xTaskGenericNotifyFromISR+0x1b8>)
 8006736:	6013      	str	r3, [r2, #0]
 8006738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800673c:	4613      	mov	r3, r2
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	4413      	add	r3, r2
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	4a16      	ldr	r2, [pc, #88]	@ (80067a0 <xTaskGenericNotifyFromISR+0x1bc>)
 8006746:	441a      	add	r2, r3
 8006748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674a:	3304      	adds	r3, #4
 800674c:	4619      	mov	r1, r3
 800674e:	4610      	mov	r0, r2
 8006750:	f7fe f9fc 	bl	8004b4c <vListInsertEnd>
 8006754:	e005      	b.n	8006762 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006758:	3318      	adds	r3, #24
 800675a:	4619      	mov	r1, r3
 800675c:	4811      	ldr	r0, [pc, #68]	@ (80067a4 <xTaskGenericNotifyFromISR+0x1c0>)
 800675e:	f7fe f9f5 	bl	8004b4c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006766:	4b10      	ldr	r3, [pc, #64]	@ (80067a8 <xTaskGenericNotifyFromISR+0x1c4>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676c:	429a      	cmp	r2, r3
 800676e:	d908      	bls.n	8006782 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006772:	2b00      	cmp	r3, #0
 8006774:	d002      	beq.n	800677c <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006778:	2201      	movs	r2, #1
 800677a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800677c:	4b0b      	ldr	r3, [pc, #44]	@ (80067ac <xTaskGenericNotifyFromISR+0x1c8>)
 800677e:	2201      	movs	r2, #1
 8006780:	601a      	str	r2, [r3, #0]
 8006782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006784:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	f383 8811 	msr	BASEPRI, r3
}
 800678c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800678e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8006790:	4618      	mov	r0, r3
 8006792:	3738      	adds	r7, #56	@ 0x38
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}
 8006798:	20005ef4 	.word	0x20005ef4
 800679c:	20005ed4 	.word	0x20005ed4
 80067a0:	20005dd0 	.word	0x20005dd0
 80067a4:	20005e8c 	.word	0x20005e8c
 80067a8:	20005dcc 	.word	0x20005dcc
 80067ac:	20005ee0 	.word	0x20005ee0

080067b0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b084      	sub	sp, #16
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067ba:	4b29      	ldr	r3, [pc, #164]	@ (8006860 <prvAddCurrentTaskToDelayedList+0xb0>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067c0:	4b28      	ldr	r3, [pc, #160]	@ (8006864 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	3304      	adds	r3, #4
 80067c6:	4618      	mov	r0, r3
 80067c8:	f7fe fa1d 	bl	8004c06 <uxListRemove>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d10b      	bne.n	80067ea <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80067d2:	4b24      	ldr	r3, [pc, #144]	@ (8006864 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d8:	2201      	movs	r2, #1
 80067da:	fa02 f303 	lsl.w	r3, r2, r3
 80067de:	43da      	mvns	r2, r3
 80067e0:	4b21      	ldr	r3, [pc, #132]	@ (8006868 <prvAddCurrentTaskToDelayedList+0xb8>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4013      	ands	r3, r2
 80067e6:	4a20      	ldr	r2, [pc, #128]	@ (8006868 <prvAddCurrentTaskToDelayedList+0xb8>)
 80067e8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067f0:	d10a      	bne.n	8006808 <prvAddCurrentTaskToDelayedList+0x58>
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d007      	beq.n	8006808 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067f8:	4b1a      	ldr	r3, [pc, #104]	@ (8006864 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	3304      	adds	r3, #4
 80067fe:	4619      	mov	r1, r3
 8006800:	481a      	ldr	r0, [pc, #104]	@ (800686c <prvAddCurrentTaskToDelayedList+0xbc>)
 8006802:	f7fe f9a3 	bl	8004b4c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006806:	e026      	b.n	8006856 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4413      	add	r3, r2
 800680e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006810:	4b14      	ldr	r3, [pc, #80]	@ (8006864 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68ba      	ldr	r2, [r7, #8]
 8006816:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006818:	68ba      	ldr	r2, [r7, #8]
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	429a      	cmp	r2, r3
 800681e:	d209      	bcs.n	8006834 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006820:	4b13      	ldr	r3, [pc, #76]	@ (8006870 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	4b0f      	ldr	r3, [pc, #60]	@ (8006864 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	3304      	adds	r3, #4
 800682a:	4619      	mov	r1, r3
 800682c:	4610      	mov	r0, r2
 800682e:	f7fe f9b1 	bl	8004b94 <vListInsert>
}
 8006832:	e010      	b.n	8006856 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006834:	4b0f      	ldr	r3, [pc, #60]	@ (8006874 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	4b0a      	ldr	r3, [pc, #40]	@ (8006864 <prvAddCurrentTaskToDelayedList+0xb4>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	3304      	adds	r3, #4
 800683e:	4619      	mov	r1, r3
 8006840:	4610      	mov	r0, r2
 8006842:	f7fe f9a7 	bl	8004b94 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006846:	4b0c      	ldr	r3, [pc, #48]	@ (8006878 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	429a      	cmp	r2, r3
 800684e:	d202      	bcs.n	8006856 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006850:	4a09      	ldr	r2, [pc, #36]	@ (8006878 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	6013      	str	r3, [r2, #0]
}
 8006856:	bf00      	nop
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
 800685e:	bf00      	nop
 8006860:	20005ed0 	.word	0x20005ed0
 8006864:	20005dcc 	.word	0x20005dcc
 8006868:	20005ed4 	.word	0x20005ed4
 800686c:	20005eb8 	.word	0x20005eb8
 8006870:	20005e88 	.word	0x20005e88
 8006874:	20005e84 	.word	0x20005e84
 8006878:	20005eec 	.word	0x20005eec

0800687c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	3b04      	subs	r3, #4
 800688c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006894:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	3b04      	subs	r3, #4
 800689a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	f023 0201 	bic.w	r2, r3, #1
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	3b04      	subs	r3, #4
 80068aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80068ac:	4a0c      	ldr	r2, [pc, #48]	@ (80068e0 <pxPortInitialiseStack+0x64>)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	3b14      	subs	r3, #20
 80068b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	3b04      	subs	r3, #4
 80068c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f06f 0202 	mvn.w	r2, #2
 80068ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	3b20      	subs	r3, #32
 80068d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80068d2:	68fb      	ldr	r3, [r7, #12]
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3714      	adds	r7, #20
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr
 80068e0:	080068e5 	.word	0x080068e5

080068e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80068ea:	2300      	movs	r3, #0
 80068ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80068ee:	4b15      	ldr	r3, [pc, #84]	@ (8006944 <prvTaskExitError+0x60>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068f6:	d00d      	beq.n	8006914 <prvTaskExitError+0x30>
	__asm volatile
 80068f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fc:	b672      	cpsid	i
 80068fe:	f383 8811 	msr	BASEPRI, r3
 8006902:	f3bf 8f6f 	isb	sy
 8006906:	f3bf 8f4f 	dsb	sy
 800690a:	b662      	cpsie	i
 800690c:	60fb      	str	r3, [r7, #12]
}
 800690e:	bf00      	nop
 8006910:	bf00      	nop
 8006912:	e7fd      	b.n	8006910 <prvTaskExitError+0x2c>
	__asm volatile
 8006914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006918:	b672      	cpsid	i
 800691a:	f383 8811 	msr	BASEPRI, r3
 800691e:	f3bf 8f6f 	isb	sy
 8006922:	f3bf 8f4f 	dsb	sy
 8006926:	b662      	cpsie	i
 8006928:	60bb      	str	r3, [r7, #8]
}
 800692a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800692c:	bf00      	nop
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d0fc      	beq.n	800692e <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006934:	bf00      	nop
 8006936:	bf00      	nop
 8006938:	3714      	adds	r7, #20
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop
 8006944:	20004e2c 	.word	0x20004e2c
	...

08006950 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006950:	4b07      	ldr	r3, [pc, #28]	@ (8006970 <pxCurrentTCBConst2>)
 8006952:	6819      	ldr	r1, [r3, #0]
 8006954:	6808      	ldr	r0, [r1, #0]
 8006956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800695a:	f380 8809 	msr	PSP, r0
 800695e:	f3bf 8f6f 	isb	sy
 8006962:	f04f 0000 	mov.w	r0, #0
 8006966:	f380 8811 	msr	BASEPRI, r0
 800696a:	4770      	bx	lr
 800696c:	f3af 8000 	nop.w

08006970 <pxCurrentTCBConst2>:
 8006970:	20005dcc 	.word	0x20005dcc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006974:	bf00      	nop
 8006976:	bf00      	nop

08006978 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006978:	4808      	ldr	r0, [pc, #32]	@ (800699c <prvPortStartFirstTask+0x24>)
 800697a:	6800      	ldr	r0, [r0, #0]
 800697c:	6800      	ldr	r0, [r0, #0]
 800697e:	f380 8808 	msr	MSP, r0
 8006982:	f04f 0000 	mov.w	r0, #0
 8006986:	f380 8814 	msr	CONTROL, r0
 800698a:	b662      	cpsie	i
 800698c:	b661      	cpsie	f
 800698e:	f3bf 8f4f 	dsb	sy
 8006992:	f3bf 8f6f 	isb	sy
 8006996:	df00      	svc	0
 8006998:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800699a:	bf00      	nop
 800699c:	e000ed08 	.word	0xe000ed08

080069a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80069a6:	4b37      	ldr	r3, [pc, #220]	@ (8006a84 <xPortStartScheduler+0xe4>)
 80069a8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	b2db      	uxtb	r3, r3
 80069b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	22ff      	movs	r2, #255	@ 0xff
 80069b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	781b      	ldrb	r3, [r3, #0]
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80069c0:	78fb      	ldrb	r3, [r7, #3]
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80069c8:	b2da      	uxtb	r2, r3
 80069ca:	4b2f      	ldr	r3, [pc, #188]	@ (8006a88 <xPortStartScheduler+0xe8>)
 80069cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80069ce:	4b2f      	ldr	r3, [pc, #188]	@ (8006a8c <xPortStartScheduler+0xec>)
 80069d0:	2207      	movs	r2, #7
 80069d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069d4:	e009      	b.n	80069ea <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80069d6:	4b2d      	ldr	r3, [pc, #180]	@ (8006a8c <xPortStartScheduler+0xec>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	3b01      	subs	r3, #1
 80069dc:	4a2b      	ldr	r2, [pc, #172]	@ (8006a8c <xPortStartScheduler+0xec>)
 80069de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80069e0:	78fb      	ldrb	r3, [r7, #3]
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	005b      	lsls	r3, r3, #1
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069ea:	78fb      	ldrb	r3, [r7, #3]
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069f2:	2b80      	cmp	r3, #128	@ 0x80
 80069f4:	d0ef      	beq.n	80069d6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80069f6:	4b25      	ldr	r3, [pc, #148]	@ (8006a8c <xPortStartScheduler+0xec>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f1c3 0307 	rsb	r3, r3, #7
 80069fe:	2b04      	cmp	r3, #4
 8006a00:	d00d      	beq.n	8006a1e <xPortStartScheduler+0x7e>
	__asm volatile
 8006a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a06:	b672      	cpsid	i
 8006a08:	f383 8811 	msr	BASEPRI, r3
 8006a0c:	f3bf 8f6f 	isb	sy
 8006a10:	f3bf 8f4f 	dsb	sy
 8006a14:	b662      	cpsie	i
 8006a16:	60bb      	str	r3, [r7, #8]
}
 8006a18:	bf00      	nop
 8006a1a:	bf00      	nop
 8006a1c:	e7fd      	b.n	8006a1a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8006a8c <xPortStartScheduler+0xec>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	021b      	lsls	r3, r3, #8
 8006a24:	4a19      	ldr	r2, [pc, #100]	@ (8006a8c <xPortStartScheduler+0xec>)
 8006a26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006a28:	4b18      	ldr	r3, [pc, #96]	@ (8006a8c <xPortStartScheduler+0xec>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a30:	4a16      	ldr	r2, [pc, #88]	@ (8006a8c <xPortStartScheduler+0xec>)
 8006a32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	b2da      	uxtb	r2, r3
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a3c:	4b14      	ldr	r3, [pc, #80]	@ (8006a90 <xPortStartScheduler+0xf0>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a13      	ldr	r2, [pc, #76]	@ (8006a90 <xPortStartScheduler+0xf0>)
 8006a42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a48:	4b11      	ldr	r3, [pc, #68]	@ (8006a90 <xPortStartScheduler+0xf0>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a10      	ldr	r2, [pc, #64]	@ (8006a90 <xPortStartScheduler+0xf0>)
 8006a4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006a52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006a54:	f000 f8dc 	bl	8006c10 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006a58:	4b0e      	ldr	r3, [pc, #56]	@ (8006a94 <xPortStartScheduler+0xf4>)
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006a5e:	f000 f8fb 	bl	8006c58 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006a62:	4b0d      	ldr	r3, [pc, #52]	@ (8006a98 <xPortStartScheduler+0xf8>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a0c      	ldr	r2, [pc, #48]	@ (8006a98 <xPortStartScheduler+0xf8>)
 8006a68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006a6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006a6e:	f7ff ff83 	bl	8006978 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006a72:	f7ff f997 	bl	8005da4 <vTaskSwitchContext>
	prvTaskExitError();
 8006a76:	f7ff ff35 	bl	80068e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006a7a:	2300      	movs	r3, #0
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3710      	adds	r7, #16
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	e000e400 	.word	0xe000e400
 8006a88:	20005ef8 	.word	0x20005ef8
 8006a8c:	20005efc 	.word	0x20005efc
 8006a90:	e000ed20 	.word	0xe000ed20
 8006a94:	20004e2c 	.word	0x20004e2c
 8006a98:	e000ef34 	.word	0xe000ef34

08006a9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
	__asm volatile
 8006aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aa6:	b672      	cpsid	i
 8006aa8:	f383 8811 	msr	BASEPRI, r3
 8006aac:	f3bf 8f6f 	isb	sy
 8006ab0:	f3bf 8f4f 	dsb	sy
 8006ab4:	b662      	cpsie	i
 8006ab6:	607b      	str	r3, [r7, #4]
}
 8006ab8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006aba:	4b11      	ldr	r3, [pc, #68]	@ (8006b00 <vPortEnterCritical+0x64>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	3301      	adds	r3, #1
 8006ac0:	4a0f      	ldr	r2, [pc, #60]	@ (8006b00 <vPortEnterCritical+0x64>)
 8006ac2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006ac4:	4b0e      	ldr	r3, [pc, #56]	@ (8006b00 <vPortEnterCritical+0x64>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d112      	bne.n	8006af2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006acc:	4b0d      	ldr	r3, [pc, #52]	@ (8006b04 <vPortEnterCritical+0x68>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00d      	beq.n	8006af2 <vPortEnterCritical+0x56>
	__asm volatile
 8006ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ada:	b672      	cpsid	i
 8006adc:	f383 8811 	msr	BASEPRI, r3
 8006ae0:	f3bf 8f6f 	isb	sy
 8006ae4:	f3bf 8f4f 	dsb	sy
 8006ae8:	b662      	cpsie	i
 8006aea:	603b      	str	r3, [r7, #0]
}
 8006aec:	bf00      	nop
 8006aee:	bf00      	nop
 8006af0:	e7fd      	b.n	8006aee <vPortEnterCritical+0x52>
	}
}
 8006af2:	bf00      	nop
 8006af4:	370c      	adds	r7, #12
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	20004e2c 	.word	0x20004e2c
 8006b04:	e000ed04 	.word	0xe000ed04

08006b08 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006b0e:	4b13      	ldr	r3, [pc, #76]	@ (8006b5c <vPortExitCritical+0x54>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d10d      	bne.n	8006b32 <vPortExitCritical+0x2a>
	__asm volatile
 8006b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b1a:	b672      	cpsid	i
 8006b1c:	f383 8811 	msr	BASEPRI, r3
 8006b20:	f3bf 8f6f 	isb	sy
 8006b24:	f3bf 8f4f 	dsb	sy
 8006b28:	b662      	cpsie	i
 8006b2a:	607b      	str	r3, [r7, #4]
}
 8006b2c:	bf00      	nop
 8006b2e:	bf00      	nop
 8006b30:	e7fd      	b.n	8006b2e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8006b32:	4b0a      	ldr	r3, [pc, #40]	@ (8006b5c <vPortExitCritical+0x54>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	3b01      	subs	r3, #1
 8006b38:	4a08      	ldr	r2, [pc, #32]	@ (8006b5c <vPortExitCritical+0x54>)
 8006b3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b3c:	4b07      	ldr	r3, [pc, #28]	@ (8006b5c <vPortExitCritical+0x54>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d105      	bne.n	8006b50 <vPortExitCritical+0x48>
 8006b44:	2300      	movs	r3, #0
 8006b46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	f383 8811 	msr	BASEPRI, r3
}
 8006b4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr
 8006b5c:	20004e2c 	.word	0x20004e2c

08006b60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006b60:	f3ef 8009 	mrs	r0, PSP
 8006b64:	f3bf 8f6f 	isb	sy
 8006b68:	4b15      	ldr	r3, [pc, #84]	@ (8006bc0 <pxCurrentTCBConst>)
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	f01e 0f10 	tst.w	lr, #16
 8006b70:	bf08      	it	eq
 8006b72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006b76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b7a:	6010      	str	r0, [r2, #0]
 8006b7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006b80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006b84:	b672      	cpsid	i
 8006b86:	f380 8811 	msr	BASEPRI, r0
 8006b8a:	f3bf 8f4f 	dsb	sy
 8006b8e:	f3bf 8f6f 	isb	sy
 8006b92:	b662      	cpsie	i
 8006b94:	f7ff f906 	bl	8005da4 <vTaskSwitchContext>
 8006b98:	f04f 0000 	mov.w	r0, #0
 8006b9c:	f380 8811 	msr	BASEPRI, r0
 8006ba0:	bc09      	pop	{r0, r3}
 8006ba2:	6819      	ldr	r1, [r3, #0]
 8006ba4:	6808      	ldr	r0, [r1, #0]
 8006ba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006baa:	f01e 0f10 	tst.w	lr, #16
 8006bae:	bf08      	it	eq
 8006bb0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006bb4:	f380 8809 	msr	PSP, r0
 8006bb8:	f3bf 8f6f 	isb	sy
 8006bbc:	4770      	bx	lr
 8006bbe:	bf00      	nop

08006bc0 <pxCurrentTCBConst>:
 8006bc0:	20005dcc 	.word	0x20005dcc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006bc4:	bf00      	nop
 8006bc6:	bf00      	nop

08006bc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b082      	sub	sp, #8
 8006bcc:	af00      	add	r7, sp, #0
	__asm volatile
 8006bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd2:	b672      	cpsid	i
 8006bd4:	f383 8811 	msr	BASEPRI, r3
 8006bd8:	f3bf 8f6f 	isb	sy
 8006bdc:	f3bf 8f4f 	dsb	sy
 8006be0:	b662      	cpsie	i
 8006be2:	607b      	str	r3, [r7, #4]
}
 8006be4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006be6:	f7ff f821 	bl	8005c2c <xTaskIncrementTick>
 8006bea:	4603      	mov	r3, r0
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d003      	beq.n	8006bf8 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006bf0:	4b06      	ldr	r3, [pc, #24]	@ (8006c0c <xPortSysTickHandler+0x44>)
 8006bf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bf6:	601a      	str	r2, [r3, #0]
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	f383 8811 	msr	BASEPRI, r3
}
 8006c02:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006c04:	bf00      	nop
 8006c06:	3708      	adds	r7, #8
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}
 8006c0c:	e000ed04 	.word	0xe000ed04

08006c10 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006c10:	b480      	push	{r7}
 8006c12:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006c14:	4b0b      	ldr	r3, [pc, #44]	@ (8006c44 <vPortSetupTimerInterrupt+0x34>)
 8006c16:	2200      	movs	r2, #0
 8006c18:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8006c48 <vPortSetupTimerInterrupt+0x38>)
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006c20:	4b0a      	ldr	r3, [pc, #40]	@ (8006c4c <vPortSetupTimerInterrupt+0x3c>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a0a      	ldr	r2, [pc, #40]	@ (8006c50 <vPortSetupTimerInterrupt+0x40>)
 8006c26:	fba2 2303 	umull	r2, r3, r2, r3
 8006c2a:	099b      	lsrs	r3, r3, #6
 8006c2c:	4a09      	ldr	r2, [pc, #36]	@ (8006c54 <vPortSetupTimerInterrupt+0x44>)
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006c32:	4b04      	ldr	r3, [pc, #16]	@ (8006c44 <vPortSetupTimerInterrupt+0x34>)
 8006c34:	2207      	movs	r2, #7
 8006c36:	601a      	str	r2, [r3, #0]
}
 8006c38:	bf00      	nop
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr
 8006c42:	bf00      	nop
 8006c44:	e000e010 	.word	0xe000e010
 8006c48:	e000e018 	.word	0xe000e018
 8006c4c:	20004e20 	.word	0x20004e20
 8006c50:	10624dd3 	.word	0x10624dd3
 8006c54:	e000e014 	.word	0xe000e014

08006c58 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006c58:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006c68 <vPortEnableVFP+0x10>
 8006c5c:	6801      	ldr	r1, [r0, #0]
 8006c5e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006c62:	6001      	str	r1, [r0, #0]
 8006c64:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006c66:	bf00      	nop
 8006c68:	e000ed88 	.word	0xe000ed88

08006c6c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b085      	sub	sp, #20
 8006c70:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006c72:	f3ef 8305 	mrs	r3, IPSR
 8006c76:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2b0f      	cmp	r3, #15
 8006c7c:	d917      	bls.n	8006cae <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006c7e:	4a1a      	ldr	r2, [pc, #104]	@ (8006ce8 <vPortValidateInterruptPriority+0x7c>)
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	4413      	add	r3, r2
 8006c84:	781b      	ldrb	r3, [r3, #0]
 8006c86:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006c88:	4b18      	ldr	r3, [pc, #96]	@ (8006cec <vPortValidateInterruptPriority+0x80>)
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	7afa      	ldrb	r2, [r7, #11]
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d20d      	bcs.n	8006cae <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8006c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c96:	b672      	cpsid	i
 8006c98:	f383 8811 	msr	BASEPRI, r3
 8006c9c:	f3bf 8f6f 	isb	sy
 8006ca0:	f3bf 8f4f 	dsb	sy
 8006ca4:	b662      	cpsie	i
 8006ca6:	607b      	str	r3, [r7, #4]
}
 8006ca8:	bf00      	nop
 8006caa:	bf00      	nop
 8006cac:	e7fd      	b.n	8006caa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006cae:	4b10      	ldr	r3, [pc, #64]	@ (8006cf0 <vPortValidateInterruptPriority+0x84>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8006cf4 <vPortValidateInterruptPriority+0x88>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	d90d      	bls.n	8006cda <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8006cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc2:	b672      	cpsid	i
 8006cc4:	f383 8811 	msr	BASEPRI, r3
 8006cc8:	f3bf 8f6f 	isb	sy
 8006ccc:	f3bf 8f4f 	dsb	sy
 8006cd0:	b662      	cpsie	i
 8006cd2:	603b      	str	r3, [r7, #0]
}
 8006cd4:	bf00      	nop
 8006cd6:	bf00      	nop
 8006cd8:	e7fd      	b.n	8006cd6 <vPortValidateInterruptPriority+0x6a>
	}
 8006cda:	bf00      	nop
 8006cdc:	3714      	adds	r7, #20
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop
 8006ce8:	e000e3f0 	.word	0xe000e3f0
 8006cec:	20005ef8 	.word	0x20005ef8
 8006cf0:	e000ed0c 	.word	0xe000ed0c
 8006cf4:	20005efc 	.word	0x20005efc

08006cf8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b08a      	sub	sp, #40	@ 0x28
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d00:	2300      	movs	r3, #0
 8006d02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d04:	f7fe fee4 	bl	8005ad0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d08:	4b5d      	ldr	r3, [pc, #372]	@ (8006e80 <pvPortMalloc+0x188>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d101      	bne.n	8006d14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d10:	f000 f920 	bl	8006f54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d14:	4b5b      	ldr	r3, [pc, #364]	@ (8006e84 <pvPortMalloc+0x18c>)
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	f040 8094 	bne.w	8006e4a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d020      	beq.n	8006d6a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8006d28:	2208      	movs	r2, #8
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f003 0307 	and.w	r3, r3, #7
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d017      	beq.n	8006d6a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f023 0307 	bic.w	r3, r3, #7
 8006d40:	3308      	adds	r3, #8
 8006d42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f003 0307 	and.w	r3, r3, #7
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d00d      	beq.n	8006d6a <pvPortMalloc+0x72>
	__asm volatile
 8006d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d52:	b672      	cpsid	i
 8006d54:	f383 8811 	msr	BASEPRI, r3
 8006d58:	f3bf 8f6f 	isb	sy
 8006d5c:	f3bf 8f4f 	dsb	sy
 8006d60:	b662      	cpsie	i
 8006d62:	617b      	str	r3, [r7, #20]
}
 8006d64:	bf00      	nop
 8006d66:	bf00      	nop
 8006d68:	e7fd      	b.n	8006d66 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d06c      	beq.n	8006e4a <pvPortMalloc+0x152>
 8006d70:	4b45      	ldr	r3, [pc, #276]	@ (8006e88 <pvPortMalloc+0x190>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d867      	bhi.n	8006e4a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d7a:	4b44      	ldr	r3, [pc, #272]	@ (8006e8c <pvPortMalloc+0x194>)
 8006d7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006d7e:	4b43      	ldr	r3, [pc, #268]	@ (8006e8c <pvPortMalloc+0x194>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d84:	e004      	b.n	8006d90 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8006d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d903      	bls.n	8006da2 <pvPortMalloc+0xaa>
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1f1      	bne.n	8006d86 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006da2:	4b37      	ldr	r3, [pc, #220]	@ (8006e80 <pvPortMalloc+0x188>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d04e      	beq.n	8006e4a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006dac:	6a3b      	ldr	r3, [r7, #32]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2208      	movs	r2, #8
 8006db2:	4413      	add	r3, r2
 8006db4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	6a3b      	ldr	r3, [r7, #32]
 8006dbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc0:	685a      	ldr	r2, [r3, #4]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	1ad2      	subs	r2, r2, r3
 8006dc6:	2308      	movs	r3, #8
 8006dc8:	005b      	lsls	r3, r3, #1
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d922      	bls.n	8006e14 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	f003 0307 	and.w	r3, r3, #7
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d00d      	beq.n	8006dfc <pvPortMalloc+0x104>
	__asm volatile
 8006de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de4:	b672      	cpsid	i
 8006de6:	f383 8811 	msr	BASEPRI, r3
 8006dea:	f3bf 8f6f 	isb	sy
 8006dee:	f3bf 8f4f 	dsb	sy
 8006df2:	b662      	cpsie	i
 8006df4:	613b      	str	r3, [r7, #16]
}
 8006df6:	bf00      	nop
 8006df8:	bf00      	nop
 8006dfa:	e7fd      	b.n	8006df8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfe:	685a      	ldr	r2, [r3, #4]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	1ad2      	subs	r2, r2, r3
 8006e04:	69bb      	ldr	r3, [r7, #24]
 8006e06:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e0e:	69b8      	ldr	r0, [r7, #24]
 8006e10:	f000 f902 	bl	8007018 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e14:	4b1c      	ldr	r3, [pc, #112]	@ (8006e88 <pvPortMalloc+0x190>)
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	4a1a      	ldr	r2, [pc, #104]	@ (8006e88 <pvPortMalloc+0x190>)
 8006e20:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e22:	4b19      	ldr	r3, [pc, #100]	@ (8006e88 <pvPortMalloc+0x190>)
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	4b1a      	ldr	r3, [pc, #104]	@ (8006e90 <pvPortMalloc+0x198>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d203      	bcs.n	8006e36 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e2e:	4b16      	ldr	r3, [pc, #88]	@ (8006e88 <pvPortMalloc+0x190>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a17      	ldr	r2, [pc, #92]	@ (8006e90 <pvPortMalloc+0x198>)
 8006e34:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e38:	685a      	ldr	r2, [r3, #4]
 8006e3a:	4b12      	ldr	r3, [pc, #72]	@ (8006e84 <pvPortMalloc+0x18c>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	431a      	orrs	r2, r3
 8006e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e42:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e46:	2200      	movs	r2, #0
 8006e48:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e4a:	f7fe fe4f 	bl	8005aec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	f003 0307 	and.w	r3, r3, #7
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d00d      	beq.n	8006e74 <pvPortMalloc+0x17c>
	__asm volatile
 8006e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e5c:	b672      	cpsid	i
 8006e5e:	f383 8811 	msr	BASEPRI, r3
 8006e62:	f3bf 8f6f 	isb	sy
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	b662      	cpsie	i
 8006e6c:	60fb      	str	r3, [r7, #12]
}
 8006e6e:	bf00      	nop
 8006e70:	bf00      	nop
 8006e72:	e7fd      	b.n	8006e70 <pvPortMalloc+0x178>
	return pvReturn;
 8006e74:	69fb      	ldr	r3, [r7, #28]
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3728      	adds	r7, #40	@ 0x28
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop
 8006e80:	20009b08 	.word	0x20009b08
 8006e84:	20009b14 	.word	0x20009b14
 8006e88:	20009b0c 	.word	0x20009b0c
 8006e8c:	20009b00 	.word	0x20009b00
 8006e90:	20009b10 	.word	0x20009b10

08006e94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b086      	sub	sp, #24
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d04e      	beq.n	8006f44 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006ea6:	2308      	movs	r3, #8
 8006ea8:	425b      	negs	r3, r3
 8006eaa:	697a      	ldr	r2, [r7, #20]
 8006eac:	4413      	add	r3, r2
 8006eae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	685a      	ldr	r2, [r3, #4]
 8006eb8:	4b24      	ldr	r3, [pc, #144]	@ (8006f4c <vPortFree+0xb8>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4013      	ands	r3, r2
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d10d      	bne.n	8006ede <vPortFree+0x4a>
	__asm volatile
 8006ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec6:	b672      	cpsid	i
 8006ec8:	f383 8811 	msr	BASEPRI, r3
 8006ecc:	f3bf 8f6f 	isb	sy
 8006ed0:	f3bf 8f4f 	dsb	sy
 8006ed4:	b662      	cpsie	i
 8006ed6:	60fb      	str	r3, [r7, #12]
}
 8006ed8:	bf00      	nop
 8006eda:	bf00      	nop
 8006edc:	e7fd      	b.n	8006eda <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00d      	beq.n	8006f02 <vPortFree+0x6e>
	__asm volatile
 8006ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eea:	b672      	cpsid	i
 8006eec:	f383 8811 	msr	BASEPRI, r3
 8006ef0:	f3bf 8f6f 	isb	sy
 8006ef4:	f3bf 8f4f 	dsb	sy
 8006ef8:	b662      	cpsie	i
 8006efa:	60bb      	str	r3, [r7, #8]
}
 8006efc:	bf00      	nop
 8006efe:	bf00      	nop
 8006f00:	e7fd      	b.n	8006efe <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	685a      	ldr	r2, [r3, #4]
 8006f06:	4b11      	ldr	r3, [pc, #68]	@ (8006f4c <vPortFree+0xb8>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4013      	ands	r3, r2
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d019      	beq.n	8006f44 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d115      	bne.n	8006f44 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	685a      	ldr	r2, [r3, #4]
 8006f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8006f4c <vPortFree+0xb8>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	43db      	mvns	r3, r3
 8006f22:	401a      	ands	r2, r3
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f28:	f7fe fdd2 	bl	8005ad0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	4b07      	ldr	r3, [pc, #28]	@ (8006f50 <vPortFree+0xbc>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4413      	add	r3, r2
 8006f36:	4a06      	ldr	r2, [pc, #24]	@ (8006f50 <vPortFree+0xbc>)
 8006f38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f3a:	6938      	ldr	r0, [r7, #16]
 8006f3c:	f000 f86c 	bl	8007018 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006f40:	f7fe fdd4 	bl	8005aec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f44:	bf00      	nop
 8006f46:	3718      	adds	r7, #24
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	20009b14 	.word	0x20009b14
 8006f50:	20009b0c 	.word	0x20009b0c

08006f54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f54:	b480      	push	{r7}
 8006f56:	b085      	sub	sp, #20
 8006f58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f5a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006f5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f60:	4b27      	ldr	r3, [pc, #156]	@ (8007000 <prvHeapInit+0xac>)
 8006f62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f003 0307 	and.w	r3, r3, #7
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d00c      	beq.n	8006f88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	3307      	adds	r3, #7
 8006f72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f023 0307 	bic.w	r3, r3, #7
 8006f7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f7c:	68ba      	ldr	r2, [r7, #8]
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	4a1f      	ldr	r2, [pc, #124]	@ (8007000 <prvHeapInit+0xac>)
 8006f84:	4413      	add	r3, r2
 8006f86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8007004 <prvHeapInit+0xb0>)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006f92:	4b1c      	ldr	r3, [pc, #112]	@ (8007004 <prvHeapInit+0xb0>)
 8006f94:	2200      	movs	r2, #0
 8006f96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	68ba      	ldr	r2, [r7, #8]
 8006f9c:	4413      	add	r3, r2
 8006f9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006fa0:	2208      	movs	r2, #8
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	1a9b      	subs	r3, r3, r2
 8006fa6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f023 0307 	bic.w	r3, r3, #7
 8006fae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	4a15      	ldr	r2, [pc, #84]	@ (8007008 <prvHeapInit+0xb4>)
 8006fb4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006fb6:	4b14      	ldr	r3, [pc, #80]	@ (8007008 <prvHeapInit+0xb4>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006fbe:	4b12      	ldr	r3, [pc, #72]	@ (8007008 <prvHeapInit+0xb4>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	1ad2      	subs	r2, r2, r3
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8007008 <prvHeapInit+0xb4>)
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	4a0a      	ldr	r2, [pc, #40]	@ (800700c <prvHeapInit+0xb8>)
 8006fe2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	4a09      	ldr	r2, [pc, #36]	@ (8007010 <prvHeapInit+0xbc>)
 8006fea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006fec:	4b09      	ldr	r3, [pc, #36]	@ (8007014 <prvHeapInit+0xc0>)
 8006fee:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006ff2:	601a      	str	r2, [r3, #0]
}
 8006ff4:	bf00      	nop
 8006ff6:	3714      	adds	r7, #20
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr
 8007000:	20005f00 	.word	0x20005f00
 8007004:	20009b00 	.word	0x20009b00
 8007008:	20009b08 	.word	0x20009b08
 800700c:	20009b10 	.word	0x20009b10
 8007010:	20009b0c 	.word	0x20009b0c
 8007014:	20009b14 	.word	0x20009b14

08007018 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007018:	b480      	push	{r7}
 800701a:	b085      	sub	sp, #20
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007020:	4b28      	ldr	r3, [pc, #160]	@ (80070c4 <prvInsertBlockIntoFreeList+0xac>)
 8007022:	60fb      	str	r3, [r7, #12]
 8007024:	e002      	b.n	800702c <prvInsertBlockIntoFreeList+0x14>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	60fb      	str	r3, [r7, #12]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	429a      	cmp	r2, r3
 8007034:	d8f7      	bhi.n	8007026 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	68ba      	ldr	r2, [r7, #8]
 8007040:	4413      	add	r3, r2
 8007042:	687a      	ldr	r2, [r7, #4]
 8007044:	429a      	cmp	r2, r3
 8007046:	d108      	bne.n	800705a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	685a      	ldr	r2, [r3, #4]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	441a      	add	r2, r3
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	68ba      	ldr	r2, [r7, #8]
 8007064:	441a      	add	r2, r3
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	429a      	cmp	r2, r3
 800706c:	d118      	bne.n	80070a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	4b15      	ldr	r3, [pc, #84]	@ (80070c8 <prvInsertBlockIntoFreeList+0xb0>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	429a      	cmp	r2, r3
 8007078:	d00d      	beq.n	8007096 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	685a      	ldr	r2, [r3, #4]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	441a      	add	r2, r3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	681a      	ldr	r2, [r3, #0]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	601a      	str	r2, [r3, #0]
 8007094:	e008      	b.n	80070a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007096:	4b0c      	ldr	r3, [pc, #48]	@ (80070c8 <prvInsertBlockIntoFreeList+0xb0>)
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	601a      	str	r2, [r3, #0]
 800709e:	e003      	b.n	80070a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d002      	beq.n	80070b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070b6:	bf00      	nop
 80070b8:	3714      	adds	r7, #20
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop
 80070c4:	20009b00 	.word	0x20009b00
 80070c8:	20009b08 	.word	0x20009b08

080070cc <atoi>:
 80070cc:	220a      	movs	r2, #10
 80070ce:	2100      	movs	r1, #0
 80070d0:	f000 b87a 	b.w	80071c8 <strtol>

080070d4 <_strtol_l.isra.0>:
 80070d4:	2b24      	cmp	r3, #36	@ 0x24
 80070d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070da:	4686      	mov	lr, r0
 80070dc:	4690      	mov	r8, r2
 80070de:	d801      	bhi.n	80070e4 <_strtol_l.isra.0+0x10>
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d106      	bne.n	80070f2 <_strtol_l.isra.0+0x1e>
 80070e4:	f000 f8a0 	bl	8007228 <__errno>
 80070e8:	2316      	movs	r3, #22
 80070ea:	6003      	str	r3, [r0, #0]
 80070ec:	2000      	movs	r0, #0
 80070ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070f2:	4834      	ldr	r0, [pc, #208]	@ (80071c4 <_strtol_l.isra.0+0xf0>)
 80070f4:	460d      	mov	r5, r1
 80070f6:	462a      	mov	r2, r5
 80070f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80070fc:	5d06      	ldrb	r6, [r0, r4]
 80070fe:	f016 0608 	ands.w	r6, r6, #8
 8007102:	d1f8      	bne.n	80070f6 <_strtol_l.isra.0+0x22>
 8007104:	2c2d      	cmp	r4, #45	@ 0x2d
 8007106:	d110      	bne.n	800712a <_strtol_l.isra.0+0x56>
 8007108:	782c      	ldrb	r4, [r5, #0]
 800710a:	2601      	movs	r6, #1
 800710c:	1c95      	adds	r5, r2, #2
 800710e:	f033 0210 	bics.w	r2, r3, #16
 8007112:	d115      	bne.n	8007140 <_strtol_l.isra.0+0x6c>
 8007114:	2c30      	cmp	r4, #48	@ 0x30
 8007116:	d10d      	bne.n	8007134 <_strtol_l.isra.0+0x60>
 8007118:	782a      	ldrb	r2, [r5, #0]
 800711a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800711e:	2a58      	cmp	r2, #88	@ 0x58
 8007120:	d108      	bne.n	8007134 <_strtol_l.isra.0+0x60>
 8007122:	786c      	ldrb	r4, [r5, #1]
 8007124:	3502      	adds	r5, #2
 8007126:	2310      	movs	r3, #16
 8007128:	e00a      	b.n	8007140 <_strtol_l.isra.0+0x6c>
 800712a:	2c2b      	cmp	r4, #43	@ 0x2b
 800712c:	bf04      	itt	eq
 800712e:	782c      	ldrbeq	r4, [r5, #0]
 8007130:	1c95      	addeq	r5, r2, #2
 8007132:	e7ec      	b.n	800710e <_strtol_l.isra.0+0x3a>
 8007134:	2b00      	cmp	r3, #0
 8007136:	d1f6      	bne.n	8007126 <_strtol_l.isra.0+0x52>
 8007138:	2c30      	cmp	r4, #48	@ 0x30
 800713a:	bf14      	ite	ne
 800713c:	230a      	movne	r3, #10
 800713e:	2308      	moveq	r3, #8
 8007140:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007144:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007148:	2200      	movs	r2, #0
 800714a:	fbbc f9f3 	udiv	r9, ip, r3
 800714e:	4610      	mov	r0, r2
 8007150:	fb03 ca19 	mls	sl, r3, r9, ip
 8007154:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007158:	2f09      	cmp	r7, #9
 800715a:	d80f      	bhi.n	800717c <_strtol_l.isra.0+0xa8>
 800715c:	463c      	mov	r4, r7
 800715e:	42a3      	cmp	r3, r4
 8007160:	dd1b      	ble.n	800719a <_strtol_l.isra.0+0xc6>
 8007162:	1c57      	adds	r7, r2, #1
 8007164:	d007      	beq.n	8007176 <_strtol_l.isra.0+0xa2>
 8007166:	4581      	cmp	r9, r0
 8007168:	d314      	bcc.n	8007194 <_strtol_l.isra.0+0xc0>
 800716a:	d101      	bne.n	8007170 <_strtol_l.isra.0+0x9c>
 800716c:	45a2      	cmp	sl, r4
 800716e:	db11      	blt.n	8007194 <_strtol_l.isra.0+0xc0>
 8007170:	fb00 4003 	mla	r0, r0, r3, r4
 8007174:	2201      	movs	r2, #1
 8007176:	f815 4b01 	ldrb.w	r4, [r5], #1
 800717a:	e7eb      	b.n	8007154 <_strtol_l.isra.0+0x80>
 800717c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007180:	2f19      	cmp	r7, #25
 8007182:	d801      	bhi.n	8007188 <_strtol_l.isra.0+0xb4>
 8007184:	3c37      	subs	r4, #55	@ 0x37
 8007186:	e7ea      	b.n	800715e <_strtol_l.isra.0+0x8a>
 8007188:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800718c:	2f19      	cmp	r7, #25
 800718e:	d804      	bhi.n	800719a <_strtol_l.isra.0+0xc6>
 8007190:	3c57      	subs	r4, #87	@ 0x57
 8007192:	e7e4      	b.n	800715e <_strtol_l.isra.0+0x8a>
 8007194:	f04f 32ff 	mov.w	r2, #4294967295
 8007198:	e7ed      	b.n	8007176 <_strtol_l.isra.0+0xa2>
 800719a:	1c53      	adds	r3, r2, #1
 800719c:	d108      	bne.n	80071b0 <_strtol_l.isra.0+0xdc>
 800719e:	2322      	movs	r3, #34	@ 0x22
 80071a0:	f8ce 3000 	str.w	r3, [lr]
 80071a4:	4660      	mov	r0, ip
 80071a6:	f1b8 0f00 	cmp.w	r8, #0
 80071aa:	d0a0      	beq.n	80070ee <_strtol_l.isra.0+0x1a>
 80071ac:	1e69      	subs	r1, r5, #1
 80071ae:	e006      	b.n	80071be <_strtol_l.isra.0+0xea>
 80071b0:	b106      	cbz	r6, 80071b4 <_strtol_l.isra.0+0xe0>
 80071b2:	4240      	negs	r0, r0
 80071b4:	f1b8 0f00 	cmp.w	r8, #0
 80071b8:	d099      	beq.n	80070ee <_strtol_l.isra.0+0x1a>
 80071ba:	2a00      	cmp	r2, #0
 80071bc:	d1f6      	bne.n	80071ac <_strtol_l.isra.0+0xd8>
 80071be:	f8c8 1000 	str.w	r1, [r8]
 80071c2:	e794      	b.n	80070ee <_strtol_l.isra.0+0x1a>
 80071c4:	08007425 	.word	0x08007425

080071c8 <strtol>:
 80071c8:	4613      	mov	r3, r2
 80071ca:	460a      	mov	r2, r1
 80071cc:	4601      	mov	r1, r0
 80071ce:	4802      	ldr	r0, [pc, #8]	@ (80071d8 <strtol+0x10>)
 80071d0:	6800      	ldr	r0, [r0, #0]
 80071d2:	f7ff bf7f 	b.w	80070d4 <_strtol_l.isra.0>
 80071d6:	bf00      	nop
 80071d8:	20004e30 	.word	0x20004e30

080071dc <memcmp>:
 80071dc:	b510      	push	{r4, lr}
 80071de:	3901      	subs	r1, #1
 80071e0:	4402      	add	r2, r0
 80071e2:	4290      	cmp	r0, r2
 80071e4:	d101      	bne.n	80071ea <memcmp+0xe>
 80071e6:	2000      	movs	r0, #0
 80071e8:	e005      	b.n	80071f6 <memcmp+0x1a>
 80071ea:	7803      	ldrb	r3, [r0, #0]
 80071ec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80071f0:	42a3      	cmp	r3, r4
 80071f2:	d001      	beq.n	80071f8 <memcmp+0x1c>
 80071f4:	1b18      	subs	r0, r3, r4
 80071f6:	bd10      	pop	{r4, pc}
 80071f8:	3001      	adds	r0, #1
 80071fa:	e7f2      	b.n	80071e2 <memcmp+0x6>

080071fc <memset>:
 80071fc:	4402      	add	r2, r0
 80071fe:	4603      	mov	r3, r0
 8007200:	4293      	cmp	r3, r2
 8007202:	d100      	bne.n	8007206 <memset+0xa>
 8007204:	4770      	bx	lr
 8007206:	f803 1b01 	strb.w	r1, [r3], #1
 800720a:	e7f9      	b.n	8007200 <memset+0x4>

0800720c <strchr>:
 800720c:	b2c9      	uxtb	r1, r1
 800720e:	4603      	mov	r3, r0
 8007210:	4618      	mov	r0, r3
 8007212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007216:	b112      	cbz	r2, 800721e <strchr+0x12>
 8007218:	428a      	cmp	r2, r1
 800721a:	d1f9      	bne.n	8007210 <strchr+0x4>
 800721c:	4770      	bx	lr
 800721e:	2900      	cmp	r1, #0
 8007220:	bf18      	it	ne
 8007222:	2000      	movne	r0, #0
 8007224:	4770      	bx	lr
	...

08007228 <__errno>:
 8007228:	4b01      	ldr	r3, [pc, #4]	@ (8007230 <__errno+0x8>)
 800722a:	6818      	ldr	r0, [r3, #0]
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	20004e30 	.word	0x20004e30

08007234 <__libc_init_array>:
 8007234:	b570      	push	{r4, r5, r6, lr}
 8007236:	4d0d      	ldr	r5, [pc, #52]	@ (800726c <__libc_init_array+0x38>)
 8007238:	4c0d      	ldr	r4, [pc, #52]	@ (8007270 <__libc_init_array+0x3c>)
 800723a:	1b64      	subs	r4, r4, r5
 800723c:	10a4      	asrs	r4, r4, #2
 800723e:	2600      	movs	r6, #0
 8007240:	42a6      	cmp	r6, r4
 8007242:	d109      	bne.n	8007258 <__libc_init_array+0x24>
 8007244:	4d0b      	ldr	r5, [pc, #44]	@ (8007274 <__libc_init_array+0x40>)
 8007246:	4c0c      	ldr	r4, [pc, #48]	@ (8007278 <__libc_init_array+0x44>)
 8007248:	f000 f826 	bl	8007298 <_init>
 800724c:	1b64      	subs	r4, r4, r5
 800724e:	10a4      	asrs	r4, r4, #2
 8007250:	2600      	movs	r6, #0
 8007252:	42a6      	cmp	r6, r4
 8007254:	d105      	bne.n	8007262 <__libc_init_array+0x2e>
 8007256:	bd70      	pop	{r4, r5, r6, pc}
 8007258:	f855 3b04 	ldr.w	r3, [r5], #4
 800725c:	4798      	blx	r3
 800725e:	3601      	adds	r6, #1
 8007260:	e7ee      	b.n	8007240 <__libc_init_array+0xc>
 8007262:	f855 3b04 	ldr.w	r3, [r5], #4
 8007266:	4798      	blx	r3
 8007268:	3601      	adds	r6, #1
 800726a:	e7f2      	b.n	8007252 <__libc_init_array+0x1e>
 800726c:	08007530 	.word	0x08007530
 8007270:	08007530 	.word	0x08007530
 8007274:	08007530 	.word	0x08007530
 8007278:	08007534 	.word	0x08007534

0800727c <memcpy>:
 800727c:	440a      	add	r2, r1
 800727e:	4291      	cmp	r1, r2
 8007280:	f100 33ff 	add.w	r3, r0, #4294967295
 8007284:	d100      	bne.n	8007288 <memcpy+0xc>
 8007286:	4770      	bx	lr
 8007288:	b510      	push	{r4, lr}
 800728a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800728e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007292:	4291      	cmp	r1, r2
 8007294:	d1f9      	bne.n	800728a <memcpy+0xe>
 8007296:	bd10      	pop	{r4, pc}

08007298 <_init>:
 8007298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800729a:	bf00      	nop
 800729c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800729e:	bc08      	pop	{r3}
 80072a0:	469e      	mov	lr, r3
 80072a2:	4770      	bx	lr

080072a4 <_fini>:
 80072a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072a6:	bf00      	nop
 80072a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072aa:	bc08      	pop	{r3}
 80072ac:	469e      	mov	lr, r3
 80072ae:	4770      	bx	lr
