{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638457747917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638457747924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 10:09:07 2021 " "Processing started: Thu Dec 02 10:09:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638457747924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457747924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Examen -c Examen " "Command: quartus_map --read_settings_files=on --write_settings_files=off Examen -c Examen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457747924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638457748370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638457748370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-solve " "Found design unit 1: Reg-solve" {  } { { "Reg.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757651 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457757651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4a1-solve " "Found design unit 1: Mux4a1-solve" {  } { { "Mux4a1.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Mux4a1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757653 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4a1 " "Found entity 1: Mux4a1" {  } { { "Mux4a1.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Mux4a1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457757653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file examen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Examen " "Found entity 1: Examen" {  } { { "Examen.bdf" "" { Schematic "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Examen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457757654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_3in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_3in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_3in-solve " "Found design unit 1: Comparador_3in-solve" {  } { { "Comparador_3in.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Comparador_3in.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757656 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_3in " "Found entity 1: Comparador_3in" {  } { { "Comparador_3in.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Comparador_3in.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457757656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSS-solve " "Found design unit 1: MSS-solve" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/MSS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757658 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSS " "Found entity 1: MSS" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/MSS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457757658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_library.vhd 1 0 " "Found 1 design units, including 0 entities, in source file package_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Package_library " "Found design unit 1: Package_library" {  } { { "Package_library.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Package_library.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457757660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Structural-solve " "Found design unit 1: Structural-solve" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Structural " "Found entity 1: Structural" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457757661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457757661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Structural " "Elaborating entity \"Structural\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638457757701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "est Structural.vhd(23) " "Verilog HDL or VHDL warning at Structural.vhd(23): object \"est\" assigned a value but never read" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638457757709 "|Structural"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nc Structural.vhd(26) " "Verilog HDL or VHDL warning at Structural.vhd(26): object \"nc\" assigned a value but never read" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638457757709 "|Structural"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS MSS:Controller " "Elaborating entity \"MSS\" for hierarchy \"MSS:Controller\"" {  } { { "Structural.vhd" "Controller" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638457757710 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel MSS.vhd(83) " "VHDL Process Statement warning at MSS.vhd(83): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/MSS.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638457757715 "|Structural|MSS:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] MSS.vhd(83) " "Inferred latch for \"sel\[0\]\" at MSS.vhd(83)" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/MSS.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457757715 "|Structural|MSS:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] MSS.vhd(83) " "Inferred latch for \"sel\[1\]\" at MSS.vhd(83)" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/MSS.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457757716 "|Structural|MSS:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador_3in Comparador_3in:Bloque_Amarillo " "Elaborating entity \"Comparador_3in\" for hierarchy \"Comparador_3in:Bloque_Amarillo\"" {  } { { "Structural.vhd" "Bloque_Amarillo" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638457757728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:Registro1 " "Elaborating entity \"Reg\" for hierarchy \"Reg:Registro1\"" {  } { { "Structural.vhd" "Registro1" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638457757731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4a1 Mux4a1:multiplexer " "Elaborating entity \"Mux4a1\" for hierarchy \"Mux4a1:multiplexer\"" {  } { { "Structural.vhd" "multiplexer" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638457757736 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "est MSS:Controller 3 5 " "Actual width (3) of port \"est\" on instance \"MSS:Controller\" is not compatible with the formal port width (5) declared by the instantiated entity" {  } { { "Structural.vhd" "Controller" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 30 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1638457757767 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638457757774 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638457757927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 02 10:09:17 2021 " "Processing ended: Thu Dec 02 10:09:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638457757927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638457757927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638457757927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457757927 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457758589 ""}
