#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 28 12:25:35 2024
# Process ID: 13076
# Current directory: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/ila_ethernet_synth_1
# Command line: vivado.exe -log ila_ethernet.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_ethernet.tcl
# Log file: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/ila_ethernet_synth_1/ila_ethernet.vds
# Journal file: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/ila_ethernet_synth_1\vivado.jou
#-----------------------------------------------------------
source ila_ethernet.tcl -notrace
WARNING: [IP_Flow 19-5242] IP Cache entry (cache-ID 0686cf9a59533c54) does not have the required number of cached files and is not valid. Please delete this entry using the TCL command: 'config_ip_cache -remove [get_ips ila_ethernet]'
Command: synth_design -top ila_ethernet -part xczu9eg-ffvb1156-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-3-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1566.648 ; gain = 78.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ila_ethernet' [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/ila_ethernet/synth/ila_ethernet.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1516]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (8#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1516]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (9#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78115]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (19#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78115]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77965]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (21#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77965]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78054]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (23#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78054]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (28#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_10_ila' has 1033 connections declared, but only 1027 given [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/ila_ethernet/synth/ila_ethernet.v:3331]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_ethernet does not have driver. [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/ila_ethernet/synth/ila_ethernet.v:220]
INFO: [Synth 8-6155] done synthesizing module 'ila_ethernet' (46#1) [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/ila_ethernet/synth/ila_ethernet.v:84]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[511]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[510]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[509]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[508]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[507]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[506]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[505]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[504]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[503]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[502]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[501]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[500]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[499]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[498]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[497]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[496]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[495]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[494]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[493]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[492]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[491]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[490]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[489]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[488]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[487]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[486]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[485]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[484]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[483]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[482]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[481]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[480]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[479]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[478]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[477]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[476]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[475]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[474]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[473]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[472]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[471]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[470]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[469]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[468]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[467]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[466]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[465]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[464]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[463]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[462]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[461]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[460]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[459]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[458]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[457]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[456]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[455]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[454]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[453]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[452]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[451]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[450]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[449]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[448]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[447]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[446]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[445]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[444]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[443]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[442]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[441]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[440]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[439]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[438]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[437]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[436]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[435]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[434]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[433]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[432]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[431]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[430]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[429]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[428]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[427]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[426]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[425]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[424]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[423]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[422]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[421]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[420]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[419]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[418]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[417]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[416]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[415]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[414]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_4_blk_mem_output_block has unconnected port DOUTA_I[413]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:31 ; elapsed = 00:03:51 . Memory (MB): peak = 2140.738 ; gain = 652.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:34 ; elapsed = 00:03:54 . Memory (MB): peak = 2140.738 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:34 ; elapsed = 00:03:54 . Memory (MB): peak = 2140.738 ; gain = 652.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2144.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/ila_ethernet/ila_ethernet_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2257.641 ; gain = 0.785
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/ila_ethernet/ila_ethernet_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/ila_ethernet/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/ila_ethernet/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Parsing XDC File [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/ila_ethernet_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/ila_ethernet_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2257.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 990 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 924 instances
  CFGLUT5 => SRLC32E: 66 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2257.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:15 ; elapsed = 00:04:35 . Memory (MB): peak = 2257.641 ; gain = 769.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:15 ; elapsed = 00:04:35 . Memory (MB): peak = 2257.641 ; gain = 769.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/programming/RLCBC_BROD/project/Ethernet10G.runs/ila_ethernet_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:16 ; elapsed = 00:04:36 . Memory (MB): peak = 2257.641 ; gain = 769.855
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized62'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized61'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized62'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized61'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:28 ; elapsed = 00:04:48 . Memory (MB): peak = 2257.641 ; gain = 769.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 64    
+---XORs : 
	   2 Input     13 Bit         XORs := 78    
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             1440 Bit    Registers := 1     
	             1438 Bit    Registers := 9     
	             1024 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               72 Bit    Registers := 4     
	               64 Bit    Registers := 12    
	               62 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 319   
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 70    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 485   
+---Muxes : 
	   2 Input   1438 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 73    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 64    
	   3 Input     15 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 64    
	   2 Input      4 Bit        Muxes := 193   
	   2 Input      3 Bit        Muxes := 64    
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 353   
	   3 Input      1 Bit        Muxes := 64    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized153 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized154 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized155 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized156 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized157 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized158 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized159 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_10_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_10_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_10_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_10_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_10_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_10_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_10_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	             1440 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_10_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	             1438 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   1438 Bit        Muxes := 1     
Module ila_v6_2_10_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[61].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[60].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[59].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[58].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[57].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[55].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[54].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[53].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[52].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[51].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[50].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[49].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[48].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[47].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[46].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[45].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[44].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[43].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[42].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[41].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE.PROBE_STATUS[41].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[40].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[39].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[37].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[36].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[35].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[34].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[33].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[32].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[31].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[30].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[29].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[28].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[27].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[25].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[24].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE.PROBE_STATUS[24].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[23].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE.PROBE_STATUS[23].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[22].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[21].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[20].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[19].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[18].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[17].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[16].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[56].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[6]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[7]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[11]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[12]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[13]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[48]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[48]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[49]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[49]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[50]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[50]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[51]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[51]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[52]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[52]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[53]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[53]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[54]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[54]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[55]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[55]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[56]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[56]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[57]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[57]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[58]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[58]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[59]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[59]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[60]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[60]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[61]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[61]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[32]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[32]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[33]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[33]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[34]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[34]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[35]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[35]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[36]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[36]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[37]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[37]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[38]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[38]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[39]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[39]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[40]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[40]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[41]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[41]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[42]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[42]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[43]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[43]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[44]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[44]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[45]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[45]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[46]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[46]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[16]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[16]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[17]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[17]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[18]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[18]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[19]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[19]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[20]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[20]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[21]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[21]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[22]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[22]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[23]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[23]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[24]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[24]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[25]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[25]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[26]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[26]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[27]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[27]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[28]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[28]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[29]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[29]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[30]' (FDSE) to 'inst/ila_core_inst/u_ila_regs/shift_reg1_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:30 ; elapsed = 00:05:51 . Memory (MB): peak = 2257.641 ; gain = 769.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:58 ; elapsed = 00:06:21 . Memory (MB): peak = 2504.926 ; gain = 1017.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:02 ; elapsed = 00:06:26 . Memory (MB): peak = 2536.570 ; gain = 1048.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:15 ; elapsed = 00:06:39 . Memory (MB): peak = 2614.246 ; gain = 1126.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:23 ; elapsed = 00:06:47 . Memory (MB): peak = 2614.246 ; gain = 1126.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:23 ; elapsed = 00:06:47 . Memory (MB): peak = 2614.246 ; gain = 1126.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:27 ; elapsed = 00:06:50 . Memory (MB): peak = 2614.246 ; gain = 1126.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:27 ; elapsed = 00:06:51 . Memory (MB): peak = 2614.246 ; gain = 1126.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:28 ; elapsed = 00:06:51 . Memory (MB): peak = 2614.246 ; gain = 1126.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:28 ; elapsed = 00:06:51 . Memory (MB): peak = 2614.246 ; gain = 1126.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_10_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_10_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_10_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_10_ila | ila_core_inst/shifted_data_in_reg[8][1437]                                       | 9      | 1438  | NO           | NO                 | YES               | 1438   | 0       | 
+----------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   297|
|2     |CFGLUT5  |   990|
|3     |LUT1     |    93|
|4     |LUT2     |   133|
|5     |LUT3     |   218|
|6     |LUT4     |   570|
|7     |LUT5     |   221|
|8     |LUT6     |  2114|
|9     |MUXF7    |   339|
|10    |MUXF8    |    70|
|11    |RAMB18E2 |     2|
|12    |RAMB36E2 |    40|
|13    |SRL16E   |  1442|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDRE     |  9643|
|17    |FDSE     |    20|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                                                |Module                                                           |Cells |
+------+------------------------------------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                                                     |                                                                 | 16211|
|2     |  inst                                                                  |ila_v6_2_10_ila                                                  | 16211|
|3     |    ila_core_inst                                                       |ila_v6_2_10_ila_core                                             | 16204|
|4     |      ila_trace_memory_inst                                             |ila_v6_2_10_ila_trace_memory                                     |    42|
|5     |        \SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                  |blk_mem_gen_v8_4_4                                               |    15|
|6     |          inst_blk_mem_gen                                              |blk_mem_gen_v8_4_4_synth_419                                     |    15|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_4_4_blk_mem_gen_top_420                           |    15|
|8     |              \valid.cstr                                               |blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr_421                  |    15|
|9     |                \ramloop[0].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width_422                    |     1|
|10    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper_451                  |     1|
|11    |                \ramloop[10].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized9_423    |     1|
|12    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized9_450  |     1|
|13    |                \ramloop[11].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized10_424   |     1|
|14    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized10_449 |     1|
|15    |                \ramloop[12].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized11_425   |     1|
|16    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized11_448 |     1|
|17    |                \ramloop[13].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized12_426   |     1|
|18    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized12_447 |     1|
|19    |                \ramloop[14].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized13_427   |     1|
|20    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized13_446 |     1|
|21    |                \ramloop[1].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0_428    |     1|
|22    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0_445  |     1|
|23    |                \ramloop[2].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1_429    |     1|
|24    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1_444  |     1|
|25    |                \ramloop[3].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2_430    |     1|
|26    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2_443  |     1|
|27    |                \ramloop[4].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3_431    |     1|
|28    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3_442  |     1|
|29    |                \ramloop[5].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized4_432    |     1|
|30    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized4_441  |     1|
|31    |                \ramloop[6].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized5_433    |     1|
|32    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized5_440  |     1|
|33    |                \ramloop[7].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized6_434    |     1|
|34    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized6_439  |     1|
|35    |                \ramloop[8].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized7_435    |     1|
|36    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized7_438  |     1|
|37    |                \ramloop[9].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized8_436    |     1|
|38    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized8_437  |     1|
|39    |        \SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory                  |blk_mem_gen_v8_4_4_418                                           |    15|
|40    |          inst_blk_mem_gen                                              |blk_mem_gen_v8_4_4_synth                                         |    15|
|41    |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_4_4_blk_mem_gen_top                               |    15|
|42    |              \valid.cstr                                               |blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr                      |    15|
|43    |                \ramloop[0].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width                        |     1|
|44    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper                      |     1|
|45    |                \ramloop[10].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized9        |     1|
|46    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized9      |     1|
|47    |                \ramloop[11].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized10       |     1|
|48    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized10     |     1|
|49    |                \ramloop[12].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized11       |     1|
|50    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized11     |     1|
|51    |                \ramloop[13].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized12       |     1|
|52    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized12     |     1|
|53    |                \ramloop[14].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized13       |     1|
|54    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized13     |     1|
|55    |                \ramloop[1].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0        |     1|
|56    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0      |     1|
|57    |                \ramloop[2].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1        |     1|
|58    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1      |     1|
|59    |                \ramloop[3].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2        |     1|
|60    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2      |     1|
|61    |                \ramloop[4].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3        |     1|
|62    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3      |     1|
|63    |                \ramloop[5].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized4        |     1|
|64    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized4      |     1|
|65    |                \ramloop[6].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized5        |     1|
|66    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized5      |     1|
|67    |                \ramloop[7].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized6        |     1|
|68    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized6      |     1|
|69    |                \ramloop[8].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized7        |     1|
|70    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized7      |     1|
|71    |                \ramloop[9].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized8        |     1|
|72    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized8      |     1|
|73    |        \SUBCORE_RAM.trace_block_memory                                 |blk_mem_gen_v8_4_4__parameterized0                               |    12|
|74    |          inst_blk_mem_gen                                              |blk_mem_gen_v8_4_4_synth__parameterized0                         |    12|
|75    |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_4_4_blk_mem_gen_top__parameterized0               |    12|
|76    |              \valid.cstr                                               |blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr__parameterized0      |    12|
|77    |                \ramloop[0].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized14       |     1|
|78    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized14     |     1|
|79    |                \ramloop[10].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized24       |     1|
|80    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized24     |     1|
|81    |                \ramloop[11].ram.r                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized25       |     1|
|82    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized25     |     1|
|83    |                \ramloop[1].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized15       |     1|
|84    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized15     |     1|
|85    |                \ramloop[2].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized16       |     1|
|86    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized16     |     1|
|87    |                \ramloop[3].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized17       |     1|
|88    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized17     |     1|
|89    |                \ramloop[4].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized18       |     1|
|90    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized18     |     1|
|91    |                \ramloop[5].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized19       |     1|
|92    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized19     |     1|
|93    |                \ramloop[6].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized20       |     1|
|94    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized20     |     1|
|95    |                \ramloop[7].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized21       |     1|
|96    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized21     |     1|
|97    |                \ramloop[8].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized22       |     1|
|98    |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized22     |     1|
|99    |                \ramloop[9].ram.r                                       |blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized23       |     1|
|100   |                  \prim_noinit.ram                                      |blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized23     |     1|
|101   |      u_ila_cap_ctrl                                                    |ila_v6_2_10_ila_cap_ctrl_legacy                                  |   277|
|102   |        U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0                             |     5|
|103   |        U_NS0                                                           |ltlib_v1_0_0_cfglut7                                             |     6|
|104   |        U_NS1                                                           |ltlib_v1_0_0_cfglut7_403                                         |     6|
|105   |        u_cap_addrgen                                                   |ila_v6_2_10_ila_cap_addrgen                                      |   255|
|106   |          U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                                             |     3|
|107   |          u_cap_sample_counter                                          |ila_v6_2_10_ila_cap_sample_counter                               |    61|
|108   |            U_SCE                                                       |ltlib_v1_0_0_cfglut4_410                                         |     1|
|109   |            U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_411                                         |     1|
|110   |            U_SCRST                                                     |ltlib_v1_0_0_cfglut6_412                                         |     5|
|111   |            u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_413                                   |    22|
|112   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_414                              |    22|
|113   |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized7_415                       |    12|
|114   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_416                 |     5|
|115   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_417                 |     5|
|116   |          u_cap_window_counter                                          |ila_v6_2_10_ila_cap_window_counter                               |    60|
|117   |            U_WCE                                                       |ltlib_v1_0_0_cfglut4                                             |     1|
|118   |            U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                                             |     1|
|119   |            U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_404                                         |     1|
|120   |            u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                                       |    12|
|121   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_406                              |    12|
|122   |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized7_407                       |    12|
|123   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_408                 |     5|
|124   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_409                 |     5|
|125   |            u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_405                                   |    22|
|126   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                                  |    22|
|127   |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized7                           |    12|
|128   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1                     |     5|
|129   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2                     |     5|
|130   |      u_ila_regs                                                        |ila_v6_2_10_ila_register                                         |  6352|
|131   |        U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                                               |   302|
|132   |        reg_890                                                         |xsdbs_v1_0_2_reg__parameterized166                               |    16|
|133   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_402                                        |    16|
|134   |        \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                                             |    74|
|135   |        \MU_SRL[10].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized9                             |    74|
|136   |        \MU_SRL[11].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized10                            |   106|
|137   |        \MU_SRL[12].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized11                            |    74|
|138   |        \MU_SRL[13].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized12                            |    74|
|139   |        \MU_SRL[14].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized13                            |    74|
|140   |        \MU_SRL[15].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized14                            |    90|
|141   |        \MU_SRL[16].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized15                            |    74|
|142   |        \MU_SRL[17].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized16                            |    74|
|143   |        \MU_SRL[18].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized17                            |    74|
|144   |        \MU_SRL[19].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized18                            |   106|
|145   |        \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0                             |    74|
|146   |        \MU_SRL[20].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized19                            |    74|
|147   |        \MU_SRL[21].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized20                            |    74|
|148   |        \MU_SRL[22].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized21                            |    74|
|149   |        \MU_SRL[23].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized22                            |    90|
|150   |        \MU_SRL[24].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized23                            |    74|
|151   |        \MU_SRL[25].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized24                            |    74|
|152   |        \MU_SRL[26].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized25                            |    74|
|153   |        \MU_SRL[27].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized26                            |   138|
|154   |        \MU_SRL[28].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized27                            |    74|
|155   |        \MU_SRL[29].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized28                            |    74|
|156   |        \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1                             |    74|
|157   |        \MU_SRL[30].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized29                            |    74|
|158   |        \MU_SRL[31].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized30                            |    90|
|159   |        \MU_SRL[32].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized31                            |    74|
|160   |        \MU_SRL[33].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized32                            |    74|
|161   |        \MU_SRL[34].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized33                            |    74|
|162   |        \MU_SRL[35].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized34                            |   106|
|163   |        \MU_SRL[36].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized35                            |    74|
|164   |        \MU_SRL[37].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized36                            |    74|
|165   |        \MU_SRL[38].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized37                            |    74|
|166   |        \MU_SRL[39].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized38                            |    90|
|167   |        \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2                             |   106|
|168   |        \MU_SRL[40].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized39                            |    74|
|169   |        \MU_SRL[41].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized40                            |    74|
|170   |        \MU_SRL[42].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized41                            |    74|
|171   |        \MU_SRL[43].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized42                            |   106|
|172   |        \MU_SRL[44].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized43                            |    74|
|173   |        \MU_SRL[45].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized44                            |    74|
|174   |        \MU_SRL[46].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized45                            |    74|
|175   |        \MU_SRL[47].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized46                            |    90|
|176   |        \MU_SRL[48].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized47                            |    74|
|177   |        \MU_SRL[49].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized48                            |    74|
|178   |        \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3                             |    74|
|179   |        \MU_SRL[50].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized49                            |    74|
|180   |        \MU_SRL[51].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized50                            |   106|
|181   |        \MU_SRL[52].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized51                            |    74|
|182   |        \MU_SRL[53].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized52                            |    74|
|183   |        \MU_SRL[54].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized53                            |    74|
|184   |        \MU_SRL[55].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized54                            |    90|
|185   |        \MU_SRL[56].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized55                            |    74|
|186   |        \MU_SRL[57].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized56                            |    74|
|187   |        \MU_SRL[58].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized57                            |    74|
|188   |        \MU_SRL[59].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized58                            |    90|
|189   |        \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4                             |    74|
|190   |        \MU_SRL[60].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized59                            |    74|
|191   |        \MU_SRL[61].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized60                            |   106|
|192   |        \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5                             |    74|
|193   |        \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized6                             |    90|
|194   |        \MU_SRL[8].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7                             |    74|
|195   |        \MU_SRL[9].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8                             |    74|
|196   |        \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized61                            |    76|
|197   |        reg_15                                                          |xsdbs_v1_0_2_reg__parameterized148                               |    49|
|198   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_401                                         |    49|
|199   |        reg_16                                                          |xsdbs_v1_0_2_reg__parameterized149                               |    17|
|200   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_400                                         |    17|
|201   |        reg_17                                                          |xsdbs_v1_0_2_reg__parameterized150                               |    19|
|202   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_399                                         |    19|
|203   |        reg_18                                                          |xsdbs_v1_0_2_reg__parameterized151                               |    33|
|204   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_398                                         |    33|
|205   |        reg_19                                                          |xsdbs_v1_0_2_reg__parameterized152                               |    18|
|206   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_397                                         |    18|
|207   |        reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized153                               |    19|
|208   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_396                         |    19|
|209   |        reg_6                                                           |xsdbs_v1_0_2_reg__parameterized133                               |    42|
|210   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_395                                         |    42|
|211   |        reg_7                                                           |xsdbs_v1_0_2_reg__parameterized134                               |    25|
|212   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0                             |    25|
|213   |        reg_8                                                           |xsdbs_v1_0_2_reg__parameterized135                               |     5|
|214   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_394                                        |     5|
|215   |        reg_80                                                          |xsdbs_v1_0_2_reg__parameterized154                               |    17|
|216   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_393                         |    17|
|217   |        reg_81                                                          |xsdbs_v1_0_2_reg__parameterized155                               |    17|
|218   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_392                                         |    17|
|219   |        reg_82                                                          |xsdbs_v1_0_2_reg__parameterized156                               |    17|
|220   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1                             |    17|
|221   |        reg_83                                                          |xsdbs_v1_0_2_reg__parameterized157                               |    36|
|222   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_391                                         |    36|
|223   |        reg_84                                                          |xsdbs_v1_0_2_reg__parameterized158                               |    59|
|224   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_390                                         |    59|
|225   |        reg_85                                                          |xsdbs_v1_0_2_reg__parameterized159                               |    21|
|226   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_389                                         |    21|
|227   |        reg_887                                                         |xsdbs_v1_0_2_reg__parameterized161                               |     4|
|228   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_388                                        |     4|
|229   |        reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized163                               |     8|
|230   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_387                                        |     8|
|231   |        reg_9                                                           |xsdbs_v1_0_2_reg__parameterized136                               |    24|
|232   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_386                                        |    24|
|233   |        reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized62                            |    89|
|234   |        reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                                          |    19|
|235   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                                             |    19|
|236   |        reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0                          |    41|
|237   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                                            |    41|
|238   |      u_ila_reset_ctrl                                                  |ila_v6_2_10_ila_reset_ctrl                                       |    46|
|239   |        arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection                               |     5|
|240   |        \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                                     |     7|
|241   |        \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_382                                 |     6|
|242   |        \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_383                                 |     7|
|243   |        \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_384                                 |     6|
|244   |        halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_385                           |     6|
|245   |      u_trig                                                            |ila_v6_2_10_ila_trigger                                          |  4317|
|246   |        \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                                               |   107|
|247   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                                          |   105|
|248   |            DUT                                                         |ltlib_v1_0_0_all_typeA_373                                       |    43|
|249   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_374                                 |     5|
|250   |              \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_375                                 |     5|
|251   |              \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_376                                 |     5|
|252   |              \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_377                                 |     5|
|253   |              \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_378                                 |     5|
|254   |              \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_379                                 |     5|
|255   |              \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_380                                 |     5|
|256   |              \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_381                 |     6|
|257   |        U_TM                                                            |ila_v6_2_10_ila_trig_match                                       |  4209|
|258   |          \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0                               |    11|
|259   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_370                      |    10|
|260   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_371                       |     8|
|261   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_372                 |     6|
|262   |          \N_DDR_MODE.G_NMU[10].U_M                                     |ltlib_v1_0_0_match__parameterized3                               |   151|
|263   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3                          |   150|
|264   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1                           |    38|
|265   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_363                                 |     5|
|266   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_364                                 |     5|
|267   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_365                                 |     5|
|268   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_366                                 |     5|
|269   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_367                                 |     5|
|270   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_368                                 |     5|
|271   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_369                 |     6|
|272   |          \N_DDR_MODE.G_NMU[11].U_M                                     |ltlib_v1_0_0_match__parameterized0_0                             |    11|
|273   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_360                      |    10|
|274   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_361                       |     8|
|275   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_362                 |     6|
|276   |          \N_DDR_MODE.G_NMU[12].U_M                                     |ltlib_v1_0_0_match__parameterized0_1                             |    11|
|277   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_357                      |    10|
|278   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_358                       |     8|
|279   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_359                 |     6|
|280   |          \N_DDR_MODE.G_NMU[13].U_M                                     |ltlib_v1_0_0_match__parameterized0_2                             |    11|
|281   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_354                      |    10|
|282   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_355                       |     8|
|283   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_356                 |     6|
|284   |          \N_DDR_MODE.G_NMU[14].U_M                                     |ltlib_v1_0_0_match__parameterized0_3                             |    11|
|285   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_351                      |    10|
|286   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_352                       |     8|
|287   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_353                 |     6|
|288   |          \N_DDR_MODE.G_NMU[15].U_M                                     |ltlib_v1_0_0_match__parameterized0_4                             |    11|
|289   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_348                      |    10|
|290   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_349                       |     8|
|291   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_350                 |     6|
|292   |          \N_DDR_MODE.G_NMU[16].U_M                                     |ltlib_v1_0_0_match__parameterized1                               |   172|
|293   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_338                      |   171|
|294   |              DUT                                                       |ltlib_v1_0_0_all_typeA_339                                       |    43|
|295   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_340                                 |     5|
|296   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_341                                 |     5|
|297   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_342                                 |     5|
|298   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_343                                 |     5|
|299   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_344                                 |     5|
|300   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_345                                 |     5|
|301   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_346                                 |     5|
|302   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_347                 |     6|
|303   |          \N_DDR_MODE.G_NMU[17].U_M                                     |ltlib_v1_0_0_match__parameterized0_5                             |    11|
|304   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_335                      |    10|
|305   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_336                       |     8|
|306   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_337                 |     6|
|307   |          \N_DDR_MODE.G_NMU[18].U_M                                     |ltlib_v1_0_0_match__parameterized2                               |    25|
|308   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_332                      |    24|
|309   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_333                       |     8|
|310   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_334                 |     6|
|311   |          \N_DDR_MODE.G_NMU[19].U_M                                     |ltlib_v1_0_0_match__parameterized0_6                             |    11|
|312   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_329                      |    10|
|313   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_330                       |     8|
|314   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_331                 |     6|
|315   |          \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized1_7                             |   172|
|316   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_319                      |   171|
|317   |              DUT                                                       |ltlib_v1_0_0_all_typeA_320                                       |    43|
|318   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_321                                 |     5|
|319   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_322                                 |     5|
|320   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_323                                 |     5|
|321   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_324                                 |     5|
|322   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_325                                 |     5|
|323   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_326                                 |     5|
|324   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_327                                 |     5|
|325   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_328                 |     6|
|326   |          \N_DDR_MODE.G_NMU[20].U_M                                     |ltlib_v1_0_0_match__parameterized1_8                             |   172|
|327   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_309                      |   171|
|328   |              DUT                                                       |ltlib_v1_0_0_all_typeA_310                                       |    43|
|329   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_311                                 |     5|
|330   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_312                                 |     5|
|331   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_313                                 |     5|
|332   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_314                                 |     5|
|333   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_315                                 |     5|
|334   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_316                                 |     5|
|335   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_317                                 |     5|
|336   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_318                 |     6|
|337   |          \N_DDR_MODE.G_NMU[21].U_M                                     |ltlib_v1_0_0_match__parameterized0_9                             |    11|
|338   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_306                      |    10|
|339   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_307                       |     8|
|340   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_308                 |     6|
|341   |          \N_DDR_MODE.G_NMU[22].U_M                                     |ltlib_v1_0_0_match__parameterized2_10                            |    25|
|342   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_303                      |    24|
|343   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_304                       |     8|
|344   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_305                 |     6|
|345   |          \N_DDR_MODE.G_NMU[23].U_M                                     |ltlib_v1_0_0_match__parameterized4                               |   886|
|346   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4                          |   885|
|347   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2                           |   213|
|348   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_261                                 |     5|
|349   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_262                                 |     5|
|350   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_263                                 |     5|
|351   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_264                                 |     5|
|352   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_265                                 |     5|
|353   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_266                                 |     5|
|354   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_267                                 |     5|
|355   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_268                                 |     5|
|356   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_269                                 |     5|
|357   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_270                                 |     5|
|358   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_271                                 |     5|
|359   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_272                                 |     5|
|360   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_273                                 |     5|
|361   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_274                                 |     5|
|362   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_275                                 |     5|
|363   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_276                                 |     5|
|364   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_277                                 |     5|
|365   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_278                                 |     5|
|366   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_279                                 |     5|
|367   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_280                                 |     5|
|368   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_281                                 |     5|
|369   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_282                                 |     5|
|370   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_283                                 |     5|
|371   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_284                                 |     5|
|372   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_285                                 |     5|
|373   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_286                                 |     5|
|374   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_287                                 |     5|
|375   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_288                                 |     5|
|376   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_289                                 |     5|
|377   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_290                                 |     5|
|378   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_291                                 |     5|
|379   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_292                                 |     5|
|380   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_293                                 |     5|
|381   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_294                                 |     5|
|382   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_295                                 |     5|
|383   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_296                 |     6|
|384   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_297                                 |     5|
|385   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_298                                 |     5|
|386   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_299                                 |     5|
|387   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_300                                 |     5|
|388   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_301                                 |     5|
|389   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_302                                 |     5|
|390   |          \N_DDR_MODE.G_NMU[24].U_M                                     |ltlib_v1_0_0_match__parameterized5                               |  1012|
|391   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized5                          |  1011|
|392   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized3                           |   243|
|393   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_213                                 |     5|
|394   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_214                                 |     5|
|395   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_215                                 |     5|
|396   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_216                                 |     5|
|397   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_217                                 |     5|
|398   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_218                                 |     5|
|399   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_219                                 |     5|
|400   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_220                                 |     5|
|401   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_221                                 |     5|
|402   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_222                                 |     5|
|403   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_223                                 |     5|
|404   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_224                                 |     5|
|405   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_225                                 |     5|
|406   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_226                                 |     5|
|407   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_227                                 |     5|
|408   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_228                                 |     5|
|409   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_229                                 |     5|
|410   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_230                                 |     5|
|411   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_231                                 |     5|
|412   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_232                                 |     5|
|413   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_233                                 |     5|
|414   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_234                                 |     5|
|415   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_235                                 |     5|
|416   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_236                                 |     5|
|417   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_237                                 |     5|
|418   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_238                                 |     5|
|419   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_239                                 |     5|
|420   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_240                                 |     5|
|421   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_241                                 |     5|
|422   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_242                                 |     5|
|423   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_243                                 |     5|
|424   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_244                                 |     5|
|425   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_245                                 |     5|
|426   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_246                                 |     5|
|427   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_247                                 |     5|
|428   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_248                                 |     5|
|429   |                \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_249                                 |     5|
|430   |                \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_250                                 |     5|
|431   |                \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_251                                 |     5|
|432   |                \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_252                                 |     5|
|433   |                \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_253                                 |     5|
|434   |                \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_254                 |     6|
|435   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_255                                 |     5|
|436   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_256                                 |     5|
|437   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_257                                 |     5|
|438   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_258                                 |     5|
|439   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_259                                 |     5|
|440   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_260                                 |     5|
|441   |          \N_DDR_MODE.G_NMU[25].U_M                                     |ltlib_v1_0_0_match__parameterized0_11                            |    11|
|442   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_210                      |    10|
|443   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_211                       |     8|
|444   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_212                 |     6|
|445   |          \N_DDR_MODE.G_NMU[26].U_M                                     |ltlib_v1_0_0_match__parameterized1_12                            |   172|
|446   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_200                      |   171|
|447   |              DUT                                                       |ltlib_v1_0_0_all_typeA_201                                       |    43|
|448   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_202                                 |     5|
|449   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_203                                 |     5|
|450   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_204                                 |     5|
|451   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_205                                 |     5|
|452   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_206                                 |     5|
|453   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_207                                 |     5|
|454   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_208                                 |     5|
|455   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_209                 |     6|
|456   |          \N_DDR_MODE.G_NMU[27].U_M                                     |ltlib_v1_0_0_match__parameterized0_13                            |    11|
|457   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_197                      |    10|
|458   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_198                       |     8|
|459   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_199                 |     6|
|460   |          \N_DDR_MODE.G_NMU[28].U_M                                     |ltlib_v1_0_0_match__parameterized0_14                            |    11|
|461   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_194                      |    10|
|462   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_195                       |     8|
|463   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_196                 |     6|
|464   |          \N_DDR_MODE.G_NMU[29].U_M                                     |ltlib_v1_0_0_match__parameterized0_15                            |    11|
|465   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_191                      |    10|
|466   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_192                       |     8|
|467   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_193                 |     6|
|468   |          \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized0_16                            |    11|
|469   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_188                      |    10|
|470   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_189                       |     8|
|471   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_190                 |     6|
|472   |          \N_DDR_MODE.G_NMU[30].U_M                                     |ltlib_v1_0_0_match__parameterized1_17                            |   172|
|473   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_178                      |   171|
|474   |              DUT                                                       |ltlib_v1_0_0_all_typeA_179                                       |    43|
|475   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_180                                 |     5|
|476   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_181                                 |     5|
|477   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_182                                 |     5|
|478   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_183                                 |     5|
|479   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_184                                 |     5|
|480   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_185                                 |     5|
|481   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_186                                 |     5|
|482   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_187                 |     6|
|483   |          \N_DDR_MODE.G_NMU[31].U_M                                     |ltlib_v1_0_0_match__parameterized0_18                            |    11|
|484   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_175                      |    10|
|485   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_176                       |     8|
|486   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_177                 |     6|
|487   |          \N_DDR_MODE.G_NMU[32].U_M                                     |ltlib_v1_0_0_match__parameterized6                               |    17|
|488   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_172                      |    16|
|489   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_173                       |     8|
|490   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_174                 |     6|
|491   |          \N_DDR_MODE.G_NMU[33].U_M                                     |ltlib_v1_0_0_match__parameterized2_19                            |    25|
|492   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_169                      |    24|
|493   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_170                       |     8|
|494   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_171                 |     6|
|495   |          \N_DDR_MODE.G_NMU[34].U_M                                     |ltlib_v1_0_0_match__parameterized0_20                            |    11|
|496   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_166                      |    10|
|497   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_167                       |     8|
|498   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_168                 |     6|
|499   |          \N_DDR_MODE.G_NMU[35].U_M                                     |ltlib_v1_0_0_match__parameterized0_21                            |    11|
|500   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_163                      |    10|
|501   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_164                       |     8|
|502   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_165                 |     6|
|503   |          \N_DDR_MODE.G_NMU[36].U_M                                     |ltlib_v1_0_0_match__parameterized2_22                            |    25|
|504   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_160                      |    24|
|505   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_161                       |     8|
|506   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_162                 |     6|
|507   |          \N_DDR_MODE.G_NMU[37].U_M                                     |ltlib_v1_0_0_match__parameterized0_23                            |    11|
|508   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_157                      |    10|
|509   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_158                       |     8|
|510   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_159                 |     6|
|511   |          \N_DDR_MODE.G_NMU[38].U_M                                     |ltlib_v1_0_0_match__parameterized0_24                            |    11|
|512   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_154                      |    10|
|513   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_155                       |     8|
|514   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_156                 |     6|
|515   |          \N_DDR_MODE.G_NMU[39].U_M                                     |ltlib_v1_0_0_match__parameterized6_25                            |    17|
|516   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6                          |    16|
|517   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_152                       |     8|
|518   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_153                 |     6|
|519   |          \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized2_26                            |    25|
|520   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_149                      |    24|
|521   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_150                       |     8|
|522   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_151                 |     6|
|523   |          \N_DDR_MODE.G_NMU[40].U_M                                     |ltlib_v1_0_0_match__parameterized0_27                            |    11|
|524   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_146                      |    10|
|525   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_147                       |     8|
|526   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_148                 |     6|
|527   |          \N_DDR_MODE.G_NMU[41].U_M                                     |ltlib_v1_0_0_match__parameterized7                               |   193|
|528   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized7_135                      |   192|
|529   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized4_136                       |    48|
|530   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_137                                 |     5|
|531   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_138                                 |     5|
|532   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_139                                 |     5|
|533   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_140                                 |     5|
|534   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_141                                 |     5|
|535   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_142                                 |     5|
|536   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_143                                 |     5|
|537   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_144                                 |     5|
|538   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_145                 |     6|
|539   |          \N_DDR_MODE.G_NMU[42].U_M                                     |ltlib_v1_0_0_match__parameterized0_28                            |    11|
|540   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_132                      |    10|
|541   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_133                       |     8|
|542   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_134                 |     6|
|543   |          \N_DDR_MODE.G_NMU[43].U_M                                     |ltlib_v1_0_0_match__parameterized0_29                            |    11|
|544   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_129                      |    10|
|545   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_130                       |     8|
|546   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_131                 |     6|
|547   |          \N_DDR_MODE.G_NMU[44].U_M                                     |ltlib_v1_0_0_match__parameterized0_30                            |    11|
|548   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_126                      |    10|
|549   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_127                       |     8|
|550   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_128                 |     6|
|551   |          \N_DDR_MODE.G_NMU[45].U_M                                     |ltlib_v1_0_0_match__parameterized0_31                            |    11|
|552   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_123                      |    10|
|553   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_124                       |     8|
|554   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_125                 |     6|
|555   |          \N_DDR_MODE.G_NMU[46].U_M                                     |ltlib_v1_0_0_match__parameterized0_32                            |    11|
|556   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_120                      |    10|
|557   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_121                       |     8|
|558   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_122                 |     6|
|559   |          \N_DDR_MODE.G_NMU[47].U_M                                     |ltlib_v1_0_0_match__parameterized7_33                            |   193|
|560   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized7                          |   192|
|561   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized4                           |    48|
|562   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_111                                 |     5|
|563   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_112                                 |     5|
|564   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_113                                 |     5|
|565   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_114                                 |     5|
|566   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_115                                 |     5|
|567   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_116                                 |     5|
|568   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_117                                 |     5|
|569   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_118                                 |     5|
|570   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_119                 |     6|
|571   |          \N_DDR_MODE.G_NMU[48].U_M                                     |ltlib_v1_0_0_match__parameterized0_34                            |    11|
|572   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_108                      |    10|
|573   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_109                       |     8|
|574   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_110                 |     6|
|575   |          \N_DDR_MODE.G_NMU[49].U_M                                     |ltlib_v1_0_0_match__parameterized0_35                            |    11|
|576   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_105                      |    10|
|577   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_106                       |     8|
|578   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_107                 |     6|
|579   |          \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized0_36                            |    11|
|580   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_102                      |    10|
|581   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_103                       |     8|
|582   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_104                 |     6|
|583   |          \N_DDR_MODE.G_NMU[50].U_M                                     |ltlib_v1_0_0_match__parameterized0_37                            |    11|
|584   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_99                       |    10|
|585   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_100                       |     8|
|586   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_101                 |     6|
|587   |          \N_DDR_MODE.G_NMU[51].U_M                                     |ltlib_v1_0_0_match__parameterized0_38                            |    11|
|588   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_96                       |    10|
|589   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_97                        |     8|
|590   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_98                  |     6|
|591   |          \N_DDR_MODE.G_NMU[52].U_M                                     |ltlib_v1_0_0_match__parameterized0_39                            |    11|
|592   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_93                       |    10|
|593   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_94                        |     8|
|594   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_95                  |     6|
|595   |          \N_DDR_MODE.G_NMU[53].U_M                                     |ltlib_v1_0_0_match__parameterized0_40                            |    11|
|596   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_90                       |    10|
|597   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_91                        |     8|
|598   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_92                  |     6|
|599   |          \N_DDR_MODE.G_NMU[54].U_M                                     |ltlib_v1_0_0_match__parameterized0_41                            |    11|
|600   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_87                       |    10|
|601   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_88                        |     8|
|602   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_89                  |     6|
|603   |          \N_DDR_MODE.G_NMU[55].U_M                                     |ltlib_v1_0_0_match__parameterized0_42                            |    11|
|604   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_84                       |    10|
|605   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_85                        |     8|
|606   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_86                  |     6|
|607   |          \N_DDR_MODE.G_NMU[56].U_M                                     |ltlib_v1_0_0_match__parameterized0_43                            |    11|
|608   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_81                       |    10|
|609   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_82                        |     8|
|610   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_83                  |     6|
|611   |          \N_DDR_MODE.G_NMU[57].U_M                                     |ltlib_v1_0_0_match__parameterized0_44                            |    11|
|612   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_78                       |    10|
|613   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_79                        |     8|
|614   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_80                  |     6|
|615   |          \N_DDR_MODE.G_NMU[58].U_M                                     |ltlib_v1_0_0_match__parameterized0_45                            |    11|
|616   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_75                       |    10|
|617   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_76                        |     8|
|618   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_77                  |     6|
|619   |          \N_DDR_MODE.G_NMU[59].U_M                                     |ltlib_v1_0_0_match__parameterized8                               |    61|
|620   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized8                          |    60|
|621   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized5                           |    18|
|622   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_72                                  |     5|
|623   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_73                                  |     5|
|624   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_74                  |     6|
|625   |          \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized0_46                            |    11|
|626   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_69                       |    10|
|627   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_70                        |     8|
|628   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_71                  |     6|
|629   |          \N_DDR_MODE.G_NMU[60].U_M                                     |ltlib_v1_0_0_match__parameterized9                               |    46|
|630   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized9                          |    45|
|631   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized6                           |    13|
|632   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_67                                  |     5|
|633   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_68                  |     6|
|634   |          \N_DDR_MODE.G_NMU[61].U_M                                     |ltlib_v1_0_0_match__parameterized0_47                            |    11|
|635   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_64                       |    10|
|636   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_65                        |     8|
|637   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_66                  |     6|
|638   |          \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized1_48                            |   172|
|639   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1                          |   171|
|640   |              DUT                                                       |ltlib_v1_0_0_all_typeA                                           |    43|
|641   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                                     |     5|
|642   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_57                                  |     5|
|643   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_58                                  |     5|
|644   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_59                                  |     5|
|645   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_60                                  |     5|
|646   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_61                                  |     5|
|647   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_62                                  |     5|
|648   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_63                  |     6|
|649   |          \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized0_49                            |    11|
|650   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_54                       |    10|
|651   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_55                        |     8|
|652   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_56                  |     6|
|653   |          \N_DDR_MODE.G_NMU[8].U_M                                      |ltlib_v1_0_0_match__parameterized2_50                            |    25|
|654   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2                          |    24|
|655   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_52                        |     8|
|656   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_53                  |     6|
|657   |          \N_DDR_MODE.G_NMU[9].U_M                                      |ltlib_v1_0_0_match__parameterized0_51                            |    11|
|658   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0                          |    10|
|659   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0                           |     8|
|660   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0                     |     6|
|661   |      xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                                       |  2199|
+------+------------------------------------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:28 ; elapsed = 00:06:52 . Memory (MB): peak = 2614.246 ; gain = 1126.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:20 ; elapsed = 00:06:18 . Memory (MB): peak = 2614.246 ; gain = 1009.559
Synthesis Optimization Complete : Time (s): cpu = 00:06:28 ; elapsed = 00:06:52 . Memory (MB): peak = 2614.246 ; gain = 1126.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.861 . Memory (MB): peak = 2614.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1696 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2644.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1145 instances were transformed.
  (CARRY4) => CARRY8: 155 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 924 instances
  CFGLUT5 => SRLC32E: 66 instances

INFO: [Common 17-83] Releasing license: Synthesis
399 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:06 ; elapsed = 00:07:33 . Memory (MB): peak = 2644.410 ; gain = 2139.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2644.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/programming/RLCBC_BROD/project/Ethernet10G.runs/ila_ethernet_synth_1/ila_ethernet.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2644.410 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 660 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2644.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/programming/RLCBC_BROD/project/Ethernet10G.runs/ila_ethernet_synth_1/ila_ethernet.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.410 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ila_ethernet_utilization_synth.rpt -pb ila_ethernet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 12:34:00 2024...
