{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 20:24:42 2017 " "Info: Processing started: Fri May 12 20:24:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off autoseller_notimer -c autoseller_notimer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off autoseller_notimer -c autoseller_notimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autoseller_notimer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file autoseller_notimer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 autoseller_notimer " "Info: Found entity 1: autoseller_notimer" {  } { { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seller-seller_architecture " "Info: Found design unit 1: seller-seller_architecture" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seller " "Info: Found entity 1: seller" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "autoseller_notimer " "Info: Elaborating entity \"autoseller_notimer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seller seller:inst " "Info: Elaborating entity \"seller\" for hierarchy \"seller:inst\"" {  } { { "autoseller_notimer.bdf" "inst" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 64 384 504 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cur_state seller.vhd(50) " "Warning (10631): VHDL Process Statement warning at seller.vhd(50): inferring latch(es) for signal or variable \"cur_state\", which holds its previous value in one or more paths through the process" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.st2 seller.vhd(50) " "Info (10041): Inferred latch for \"cur_state.st2\" at seller.vhd(50)" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.st1 seller.vhd(50) " "Info (10041): Inferred latch for \"cur_state.st1\" at seller.vhd(50)" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.st0 seller.vhd(50) " "Info (10041): Inferred latch for \"cur_state.st0\" at seller.vhd(50)" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seller:inst\|cur_state.st2_82 " "Warning: Latch seller:inst\|cur_state.st2_82 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seller:inst\|cur_state.st2_82 " "Warning: Ports D and ENA on the latch are fed by the same signal seller:inst\|cur_state.st2_82" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seller:inst\|cur_state.st1_88 " "Warning: Latch seller:inst\|cur_state.st1_88 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seller:inst\|cur_state.st1_88 " "Warning: Ports D and ENA on the latch are fed by the same signal seller:inst\|cur_state.st1_88" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seller:inst\|cur_state.st0_94 " "Warning: Latch seller:inst\|cur_state.st0_94 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA X " "Warning: Ports D and ENA on the latch are fed by the same signal X" {  } { { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 104 152 320 120 "X" "" } { 96 320 384 112 "X" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 20:24:43 2017 " "Info: Processing ended: Fri May 12 20:24:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
