Analysis & Synthesis report for FPGA-MCHPRS
Tue Nov 12 18:15:09 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for Top-level Entity: |top
 14. Source assignments for ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated
 15. Parameter Settings for User Entity Instance: fclk:fclk|fclk_0002:fclk_inst|altera_pll:altera_pll_i
 16. Parameter Settings for User Entity Instance: ramtest:test|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "ramtest:test"
 19. Port Connectivity Checks: "fclk:fclk"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 12 18:15:09 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; FPGA-MCHPRS                                    ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 0                                              ;
; Total pins                      ; 32                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 8,192                                          ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; FPGA-MCHPRS        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Optimization Technique                                                          ; Area               ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; Verilog/top.v                    ; yes             ; User Verilog HDL File        ; C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v                 ;         ;
; Verilog/clk_div.v                ; yes             ; User Verilog HDL File        ; C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/clk_div.v             ;         ;
; fclk.v                           ; yes             ; User Wizard-Generated File   ; C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk.v                        ; fclk    ;
; fclk/fclk_0002.v                 ; yes             ; User Verilog HDL File        ; C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v              ; fclk    ;
; ramtest.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v                     ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2nn1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf        ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/decode_dla.tdf             ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/decode_61a.tdf             ;         ;
; db/mux_tfb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/mux_tfb.tdf                ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 0                                                                    ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 0                                                                    ;
;     -- 7 input functions                    ; 0                                                                    ;
;     -- 6 input functions                    ; 0                                                                    ;
;     -- 5 input functions                    ; 0                                                                    ;
;     -- 4 input functions                    ; 0                                                                    ;
;     -- <=3 input functions                  ; 0                                                                    ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 0                                                                    ;
;                                             ;                                                                      ;
; I/O pins                                    ; 32                                                                   ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 8192                                                                 ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 0                                                                    ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 1                                                                    ;
;     -- PLLs                                 ; 1                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; fclk:fclk|fclk_0002:fclk_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 9                                                                    ;
; Total fan-out                               ; 139                                                                  ;
; Average fan-out                             ; 1.90                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                              ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; |top                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 32   ; 0            ; |top                                                                             ; top             ; work         ;
;    |fclk:fclk|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|fclk:fclk                                                                   ; fclk            ; fclk         ;
;       |fclk_0002:fclk_inst|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|fclk:fclk|fclk_0002:fclk_inst                                               ; fclk_0002       ; fclk         ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|fclk:fclk|fclk_0002:fclk_inst|altera_pll:altera_pll_i                       ; altera_pll      ; work         ;
;    |ramtest:test|                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|ramtest:test                                                                ; ramtest         ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|ramtest:test|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_2nn1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated ; altsyncram_2nn1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+----------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                   ; Type       ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+--------+------+
; ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ALTSYNCRAM ; M10K block ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; None ;
+----------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; altera_pll   ; 23.1    ; N/A          ; N/A          ; |top|fclk:fclk    ; fclk.v          ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |top|ramtest:test ; ramtest.v       ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                       ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------+
; ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|address_reg_a[0..2]     ; Stuck at VCC due to stuck port data_in ;
; ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|out_address_reg_a[0..2] ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 6                                                               ;                                        ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                           ;
+----------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+
; ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|address_reg_a[2] ; Stuck at VCC              ; ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|out_address_reg_a[2] ;
;                                                                                              ; due to stuck port data_in ;                                                                                                  ;
; ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|address_reg_a[1] ; Stuck at VCC              ; ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|out_address_reg_a[1] ;
;                                                                                              ; due to stuck port data_in ;                                                                                                  ;
; ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|address_reg_a[0] ; Stuck at VCC              ; ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|out_address_reg_a[0] ;
;                                                                                              ; due to stuck port data_in ;                                                                                                  ;
+----------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------+
; Source assignments for Top-level Entity: |top ;
+------------+----------+------+----------------+
; Assignment ; Value    ; From ; To             ;
+------------+----------+------+----------------+
; LOCATION   ; Pin_Y21  ; -    ; o_LEDs[9]      ;
; LOCATION   ; Pin_W21  ; -    ; o_LEDs[8]      ;
; LOCATION   ; Pin_W20  ; -    ; o_LEDs[7]      ;
; LOCATION   ; Pin_Y19  ; -    ; o_LEDs[6]      ;
; LOCATION   ; Pin_W19  ; -    ; o_LEDs[5]      ;
; LOCATION   ; Pin_W17  ; -    ; o_LEDs[4]      ;
; LOCATION   ; Pin_V18  ; -    ; o_LEDs[3]      ;
; LOCATION   ; Pin_V17  ; -    ; o_LEDs[2]      ;
; LOCATION   ; Pin_W16  ; -    ; o_LEDs[1]      ;
; LOCATION   ; Pin_V16  ; -    ; o_LEDs[0]      ;
; LOCATION   ; Pin_AH28 ; -    ; o_seg[6]       ;
; LOCATION   ; Pin_AG28 ; -    ; o_seg[5]       ;
; LOCATION   ; Pin_AF28 ; -    ; o_seg[4]       ;
; LOCATION   ; Pin_AG27 ; -    ; o_seg[3]       ;
; LOCATION   ; Pin_AE28 ; -    ; o_seg[2]       ;
; LOCATION   ; Pin_AE27 ; -    ; o_seg[1]       ;
; LOCATION   ; Pin_AE26 ; -    ; o_seg[0]       ;
; LOCATION   ; Pin_AF14 ; -    ; i_clk          ;
+------------+----------+------+----------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fclk:fclk|fclk_0002:fclk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 200.000000 MHz         ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramtest:test|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_2nn1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; ramtest:test|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 65536                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ramtest:test"                                                                                                                                                                                ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address[15..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; data            ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q               ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fclk:fclk"                                                                                                 ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 32                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Nov 12 18:15:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file verilog/components.v
    Info (12023): Found entity 1: repeater File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/components.v Line: 1
    Info (12023): Found entity 2: torch File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/components.v Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file verilog/sevseg_dec.v
    Info (12023): Found entity 1: sevseg_dec File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/sevseg_dec.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file verilog/top.v
    Info (12023): Found entity 1: top File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/clk_div.v
    Info (12023): Found entity 1: clk_div File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/clk_div.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fclk.v
    Info (12023): Found entity 1: fclk File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file fclk/fclk_0002.v
    Info (12023): Found entity 1: fclk_0002 File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ramtest.v
    Info (12023): Found entity 1: ramtest File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v Line: 40
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "o_seg" at top.v(6) has no driver File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 6
Warning (10021): Ignored chip_pin synthesis attribute for port "i_switches" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 10 bit(s) File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 3
Warning (10021): Ignored chip_pin synthesis attribute for port "i_buttons" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 4 bit(s) File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 4
Info (12128): Elaborating entity "fclk" for hierarchy "fclk:fclk" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 14
Info (12128): Elaborating entity "fclk_0002" for hierarchy "fclk:fclk|fclk_0002:fclk_inst" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "fclk:fclk|fclk_0002:fclk_inst|altera_pll:altera_pll_i" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "fclk:fclk|fclk_0002:fclk_inst|altera_pll:altera_pll_i" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v Line: 85
Info (12133): Instantiated megafunction "fclk:fclk|fclk_0002:fclk_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/fclk/fclk_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ramtest" for hierarchy "ramtest:test" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 18
Info (12128): Elaborating entity "altsyncram" for hierarchy "ramtest:test|altsyncram:altsyncram_component" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v Line: 86
Info (12130): Elaborated megafunction instantiation "ramtest:test|altsyncram:altsyncram_component" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v Line: 86
Info (12133): Instantiated megafunction "ramtest:test|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/ramtest.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2nn1.tdf
    Info (12023): Found entity 1: altsyncram_2nn1 File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_2nn1" for hierarchy "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|decode_dla:decode3" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|decode_61a:rden_decode" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|mux_tfb:mux2" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 47
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a0" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 48
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a1" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 71
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a2" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 94
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a3" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 117
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a4" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 140
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a5" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 163
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a6" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 186
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a7" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 209
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a8" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 232
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a9" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 255
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a10" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 278
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a11" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 301
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a12" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 324
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a13" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 347
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a14" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 370
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a15" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 393
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a16" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 416
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a17" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 439
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a18" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 462
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a19" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 485
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a20" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 508
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a21" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 531
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a22" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 554
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a23" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 577
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a24" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 600
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a25" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 623
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a26" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 646
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a27" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 669
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a28" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 692
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a29" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 715
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a30" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 738
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a31" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 761
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a32" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 784
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a33" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 807
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a34" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 830
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a35" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 853
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a36" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 876
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a37" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 899
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a38" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 922
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a39" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 945
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a40" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 968
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a41" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 991
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a42" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1014
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a43" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1037
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a44" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1060
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a45" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1083
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a46" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1106
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a47" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1129
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a48" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1152
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a49" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1175
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a50" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1198
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a51" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1221
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a52" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1244
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a53" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1267
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a54" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1290
        Warning (14320): Synthesized away node "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ram_block1a55" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1313
Info (13014): Ignored 13 buffer(s)
    Info (13019): Ignored 13 SOFT buffer(s)
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_LEDs[8]" is stuck at GND File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 5
    Warning (13410): Pin "o_LEDs[9]" is stuck at GND File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 5
    Warning (13410): Pin "o_seg[0]" is stuck at GND File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 6
    Warning (13410): Pin "o_seg[1]" is stuck at GND File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 6
    Warning (13410): Pin "o_seg[2]" is stuck at GND File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 6
    Warning (13410): Pin "o_seg[3]" is stuck at GND File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 6
    Warning (13410): Pin "o_seg[4]" is stuck at GND File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 6
    Warning (13410): Pin "o_seg[5]" is stuck at GND File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 6
    Warning (13410): Pin "o_seg[6]" is stuck at GND File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 6
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "ramtest:test|altsyncram:altsyncram_component|altsyncram_2nn1:auto_generated|ALTSYNCRAM" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/db/altsyncram_2nn1.tdf Line: 1336
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_buttons[2]" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 4
    Warning (15610): No output dependent on input pin "i_buttons[3]" File: C:/Users/zwzol/Documents/Code/FPGA-MCHPRS/Quartus/Verilog/top.v Line: 4
Info (21057): Implemented 41 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 17 output pins
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Tue Nov 12 18:15:09 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


