library ieee;
use ieee.std_logic_1164.all;

entity Unit1 is
port(

);
end;

architecture one of Unit1 is

begin

end;