Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 01:24:28 2021
| Host         : DESKTOP-QBRTL6S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          611         
TIMING-18  Warning   Missing input or output delay  12          
TIMING-20  Warning   Non-clocked latch              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: hash0/P_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hash0/P_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hash0/P_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.249    -2705.021                    655                 2429        0.115        0.000                      0                 2429        4.500        0.000                       0                  1124  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -17.249    -2705.021                    655                 2429        0.115        0.000                      0                 2429        4.500        0.000                       0                  1124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          655  Failing Endpoints,  Worst Slack      -17.249ns,  Total Violation    -2705.021ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.249ns  (required time - arrival time)
  Source:                 passwd_try_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/word_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.198ns  (logic 11.855ns (43.587%)  route 15.343ns (56.413%))
  Logic Levels:           38  (CARRY4=20 LUT1=1 LUT2=3 LUT3=5 LUT4=7 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.734     5.286    clk_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  passwd_try_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.742 f  passwd_try_reg[4]_rep/Q
                         net (fo=127, routed)         0.906     6.648    passwd_try_reg[4]_rep_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.124     6.772 r  word[1][11]_i_713/O
                         net (fo=12, routed)          1.439     8.211    word[1][11]_i_713_n_0
    SLICE_X13Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.335 r  word[0][0]_i_784/O
                         net (fo=1, routed)           0.000     8.335    word[0][0]_i_784_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  word_reg[0][0]_i_705/CO[3]
                         net (fo=1, routed)           0.000     8.885    word_reg[0][0]_i_705_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  word_reg[0][0]_i_731/CO[3]
                         net (fo=1, routed)           0.000     8.999    word_reg[0][0]_i_731_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  word_reg[0][0]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.113    word_reg[0][0]_i_651_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  word_reg[0][0]_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.227    word_reg[0][0]_i_566_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.466 r  word_reg[0][0]_i_484/O[2]
                         net (fo=2, routed)           1.188    10.654    word_reg[0][0]_i_484_n_5
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.331    10.985 r  word[0][0]_i_458/O
                         net (fo=2, routed)           0.679    11.664    word[0][0]_i_458_n_0
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.331    11.995 r  word[0][0]_i_462/O
                         net (fo=1, routed)           0.000    11.995    word[0][0]_i_462_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.371 r  word_reg[0][0]_i_362/CO[3]
                         net (fo=1, routed)           0.000    12.371    word_reg[0][0]_i_362_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.488 r  word_reg[0][0]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.488    word_reg[0][0]_i_214_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.803 r  word_reg[0][0]_i_147/O[3]
                         net (fo=2, routed)           1.011    13.814    word_reg[0][0]_i_147_n_4
    SLICE_X13Y106        LUT3 (Prop_lut3_I0_O)        0.335    14.149 r  word[0][0]_i_69/O
                         net (fo=2, routed)           0.855    15.004    word[0][0]_i_69_n_0
    SLICE_X15Y102        LUT4 (Prop_lut4_I3_O)        0.326    15.330 r  word[0][0]_i_73/O
                         net (fo=1, routed)           0.000    15.330    word[0][0]_i_73_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.731 r  word_reg[0][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.731    word_reg[0][0]_i_45_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.065 r  word_reg[0][0]_i_25/O[1]
                         net (fo=9, routed)           1.014    17.079    word_reg[0][0]_i_25_n_6
    SLICE_X19Y110        LUT3 (Prop_lut3_I0_O)        0.303    17.382 r  word[0][0]_i_82/O
                         net (fo=2, routed)           0.643    18.025    word[0][0]_i_82_n_0
    SLICE_X16Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.149 r  word[0][0]_i_86/O
                         net (fo=1, routed)           0.000    18.149    word[0][0]_i_86_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.729 r  word_reg[0][0]_i_54/O[2]
                         net (fo=1, routed)           0.455    19.183    word_reg[0][0]_i_54_n_5
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.302    19.485 r  word[0][0]_i_32/O
                         net (fo=1, routed)           0.000    19.485    word[0][0]_i_32_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.861 r  word_reg[0][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.861    word_reg[0][0]_i_21_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.080 r  word_reg[0][0]_i_17/O[0]
                         net (fo=1, routed)           0.913    20.993    word_reg[0][0]_i_17_n_7
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.295    21.288 r  word[0][0]_i_14/O
                         net (fo=1, routed)           0.000    21.288    word[0][0]_i_14_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.868 f  word_reg[0][0]_i_5/O[2]
                         net (fo=8, routed)           0.637    22.505    hash0/word_reg[0][0]_0[2]
    SLICE_X2Y105         LUT1 (Prop_lut1_I0_O)        0.302    22.807 r  hash0/word[0][0]_i_10/O
                         net (fo=1, routed)           0.000    22.807    hash0/word[0][0]_i_10_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.340 r  hash0/word_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.340    hash0/word_reg[0][0]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.594 r  hash0/word_reg[0][0]_i_3/CO[0]
                         net (fo=55, routed)          0.672    24.266    hash0/word[0][0]_i_8_0[0]
    SLICE_X4Y102         LUT3 (Prop_lut3_I1_O)        0.367    24.633 r  hash0/word[0][2]_i_57/O
                         net (fo=7, routed)           0.754    25.387    data_in_321[12]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124    25.511 r  word[0][2]_i_46/O
                         net (fo=1, routed)           0.521    26.031    word[0][2]_i_46_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.416 r  word_reg[0][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.416    word_reg[0][2]_i_17_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.729 r  word_reg[0][2]_i_5/O[3]
                         net (fo=17, routed)          0.636    27.365    hash0/word_reg[0][0]_1[0]
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.306    27.671 r  hash0/word[0][2]_i_40/O
                         net (fo=2, routed)           0.404    28.075    hash0/word[0][2]_i_40_n_0
    SLICE_X3Y105         LUT4 (Prop_lut4_I0_O)        0.124    28.199 r  hash0/word[0][2]_i_44/O
                         net (fo=1, routed)           0.000    28.199    hash0/word[0][2]_i_44_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    28.805 r  hash0/word_reg[0][2]_i_15/O[3]
                         net (fo=3, routed)           0.482    29.287    hash0/word_reg[0][2]_i_15_n_4
    SLICE_X5Y105         LUT4 (Prop_lut4_I0_O)        0.306    29.593 r  hash0/word[0][2]_i_9/O
                         net (fo=1, routed)           0.474    30.066    hash0/word[0][2]_i_9_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.573 r  hash0/word_reg[0][2]_i_2/CO[3]
                         net (fo=4, routed)           1.179    31.752    hash0/word_reg[0][2]_i_2_n_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124    31.876 r  hash0/word[0][3]_i_2/O
                         net (fo=1, routed)           0.161    32.037    hash0/word[0][3]_i_2_n_0
    SLICE_X4Y114         LUT4 (Prop_lut4_I0_O)        0.124    32.161 r  hash0/word[0][3]_i_1/O
                         net (fo=2, routed)           0.323    32.484    hash0/p_1_in[25]
    SLICE_X7Y114         FDRE                                         r  hash0/word_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.674    15.045    hash0/clk_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  hash0/word_reg[0][3]/C
                         clock pessimism              0.268    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X7Y114         FDRE (Setup_fdre_C_D)       -0.043    15.235    hash0/word_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -32.484    
  -------------------------------------------------------------------
                         slack                                -17.249    

Slack (VIOLATED) :        -17.207ns  (required time - arrival time)
  Source:                 passwd_try_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/word_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.095ns  (logic 11.731ns (43.296%)  route 15.364ns (56.704%))
  Logic Levels:           37  (CARRY4=20 LUT1=1 LUT2=3 LUT3=5 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.734     5.286    clk_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  passwd_try_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.742 f  passwd_try_reg[4]_rep/Q
                         net (fo=127, routed)         0.906     6.648    passwd_try_reg[4]_rep_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.124     6.772 r  word[1][11]_i_713/O
                         net (fo=12, routed)          1.439     8.211    word[1][11]_i_713_n_0
    SLICE_X13Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.335 r  word[0][0]_i_784/O
                         net (fo=1, routed)           0.000     8.335    word[0][0]_i_784_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  word_reg[0][0]_i_705/CO[3]
                         net (fo=1, routed)           0.000     8.885    word_reg[0][0]_i_705_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  word_reg[0][0]_i_731/CO[3]
                         net (fo=1, routed)           0.000     8.999    word_reg[0][0]_i_731_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  word_reg[0][0]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.113    word_reg[0][0]_i_651_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  word_reg[0][0]_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.227    word_reg[0][0]_i_566_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.466 r  word_reg[0][0]_i_484/O[2]
                         net (fo=2, routed)           1.188    10.654    word_reg[0][0]_i_484_n_5
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.331    10.985 r  word[0][0]_i_458/O
                         net (fo=2, routed)           0.679    11.664    word[0][0]_i_458_n_0
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.331    11.995 r  word[0][0]_i_462/O
                         net (fo=1, routed)           0.000    11.995    word[0][0]_i_462_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.371 r  word_reg[0][0]_i_362/CO[3]
                         net (fo=1, routed)           0.000    12.371    word_reg[0][0]_i_362_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.488 r  word_reg[0][0]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.488    word_reg[0][0]_i_214_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.803 r  word_reg[0][0]_i_147/O[3]
                         net (fo=2, routed)           1.011    13.814    word_reg[0][0]_i_147_n_4
    SLICE_X13Y106        LUT3 (Prop_lut3_I0_O)        0.335    14.149 r  word[0][0]_i_69/O
                         net (fo=2, routed)           0.855    15.004    word[0][0]_i_69_n_0
    SLICE_X15Y102        LUT4 (Prop_lut4_I3_O)        0.326    15.330 r  word[0][0]_i_73/O
                         net (fo=1, routed)           0.000    15.330    word[0][0]_i_73_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.731 r  word_reg[0][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.731    word_reg[0][0]_i_45_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.065 r  word_reg[0][0]_i_25/O[1]
                         net (fo=9, routed)           1.014    17.079    word_reg[0][0]_i_25_n_6
    SLICE_X19Y110        LUT3 (Prop_lut3_I0_O)        0.303    17.382 r  word[0][0]_i_82/O
                         net (fo=2, routed)           0.643    18.025    word[0][0]_i_82_n_0
    SLICE_X16Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.149 r  word[0][0]_i_86/O
                         net (fo=1, routed)           0.000    18.149    word[0][0]_i_86_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.729 r  word_reg[0][0]_i_54/O[2]
                         net (fo=1, routed)           0.455    19.183    word_reg[0][0]_i_54_n_5
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.302    19.485 r  word[0][0]_i_32/O
                         net (fo=1, routed)           0.000    19.485    word[0][0]_i_32_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.861 r  word_reg[0][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.861    word_reg[0][0]_i_21_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.080 r  word_reg[0][0]_i_17/O[0]
                         net (fo=1, routed)           0.913    20.993    word_reg[0][0]_i_17_n_7
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.295    21.288 r  word[0][0]_i_14/O
                         net (fo=1, routed)           0.000    21.288    word[0][0]_i_14_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.868 f  word_reg[0][0]_i_5/O[2]
                         net (fo=8, routed)           0.637    22.505    hash0/word_reg[0][0]_0[2]
    SLICE_X2Y105         LUT1 (Prop_lut1_I0_O)        0.302    22.807 r  hash0/word[0][0]_i_10/O
                         net (fo=1, routed)           0.000    22.807    hash0/word[0][0]_i_10_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.340 r  hash0/word_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.340    hash0/word_reg[0][0]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.594 r  hash0/word_reg[0][0]_i_3/CO[0]
                         net (fo=55, routed)          0.672    24.266    hash0/word[0][0]_i_8_0[0]
    SLICE_X4Y102         LUT3 (Prop_lut3_I1_O)        0.367    24.633 r  hash0/word[0][2]_i_57/O
                         net (fo=7, routed)           0.754    25.387    data_in_321[12]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124    25.511 r  word[0][2]_i_46/O
                         net (fo=1, routed)           0.521    26.031    word[0][2]_i_46_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.416 r  word_reg[0][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.416    word_reg[0][2]_i_17_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.729 r  word_reg[0][2]_i_5/O[3]
                         net (fo=17, routed)          0.636    27.365    hash0/word_reg[0][0]_1[0]
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.306    27.671 r  hash0/word[0][2]_i_40/O
                         net (fo=2, routed)           0.404    28.075    hash0/word[0][2]_i_40_n_0
    SLICE_X3Y105         LUT4 (Prop_lut4_I0_O)        0.124    28.199 r  hash0/word[0][2]_i_44/O
                         net (fo=1, routed)           0.000    28.199    hash0/word[0][2]_i_44_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    28.805 r  hash0/word_reg[0][2]_i_15/O[3]
                         net (fo=3, routed)           0.482    29.287    hash0/word_reg[0][2]_i_15_n_4
    SLICE_X5Y105         LUT4 (Prop_lut4_I0_O)        0.306    29.593 r  hash0/word[0][2]_i_9/O
                         net (fo=1, routed)           0.474    30.066    hash0/word[0][2]_i_9_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.573 r  hash0/word_reg[0][2]_i_2/CO[3]
                         net (fo=4, routed)           1.035    31.608    hash0/word_reg[0][2]_i_2_n_0
    SLICE_X4Y114         LUT5 (Prop_lut5_I3_O)        0.124    31.732 r  hash0/word[0][1]_i_1/O
                         net (fo=2, routed)           0.648    32.381    hash0/p_1_in[23]
    SLICE_X5Y114         FDRE                                         r  hash0/word_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.674    15.045    hash0/clk_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  hash0/word_reg[0][1]/C
                         clock pessimism              0.268    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)       -0.105    15.173    hash0/word_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -32.381    
  -------------------------------------------------------------------
                         slack                                -17.207    

Slack (VIOLATED) :        -17.196ns  (required time - arrival time)
  Source:                 passwd_try_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/word_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.085ns  (logic 11.731ns (43.311%)  route 15.354ns (56.689%))
  Logic Levels:           37  (CARRY4=20 LUT1=1 LUT2=3 LUT3=5 LUT4=6 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.734     5.286    clk_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  passwd_try_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.742 f  passwd_try_reg[4]_rep/Q
                         net (fo=127, routed)         0.906     6.648    passwd_try_reg[4]_rep_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.124     6.772 r  word[1][11]_i_713/O
                         net (fo=12, routed)          1.439     8.211    word[1][11]_i_713_n_0
    SLICE_X13Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.335 r  word[0][0]_i_784/O
                         net (fo=1, routed)           0.000     8.335    word[0][0]_i_784_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  word_reg[0][0]_i_705/CO[3]
                         net (fo=1, routed)           0.000     8.885    word_reg[0][0]_i_705_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  word_reg[0][0]_i_731/CO[3]
                         net (fo=1, routed)           0.000     8.999    word_reg[0][0]_i_731_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  word_reg[0][0]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.113    word_reg[0][0]_i_651_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  word_reg[0][0]_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.227    word_reg[0][0]_i_566_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.466 r  word_reg[0][0]_i_484/O[2]
                         net (fo=2, routed)           1.188    10.654    word_reg[0][0]_i_484_n_5
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.331    10.985 r  word[0][0]_i_458/O
                         net (fo=2, routed)           0.679    11.664    word[0][0]_i_458_n_0
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.331    11.995 r  word[0][0]_i_462/O
                         net (fo=1, routed)           0.000    11.995    word[0][0]_i_462_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.371 r  word_reg[0][0]_i_362/CO[3]
                         net (fo=1, routed)           0.000    12.371    word_reg[0][0]_i_362_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.488 r  word_reg[0][0]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.488    word_reg[0][0]_i_214_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.803 r  word_reg[0][0]_i_147/O[3]
                         net (fo=2, routed)           1.011    13.814    word_reg[0][0]_i_147_n_4
    SLICE_X13Y106        LUT3 (Prop_lut3_I0_O)        0.335    14.149 r  word[0][0]_i_69/O
                         net (fo=2, routed)           0.855    15.004    word[0][0]_i_69_n_0
    SLICE_X15Y102        LUT4 (Prop_lut4_I3_O)        0.326    15.330 r  word[0][0]_i_73/O
                         net (fo=1, routed)           0.000    15.330    word[0][0]_i_73_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.731 r  word_reg[0][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.731    word_reg[0][0]_i_45_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.065 r  word_reg[0][0]_i_25/O[1]
                         net (fo=9, routed)           1.014    17.079    word_reg[0][0]_i_25_n_6
    SLICE_X19Y110        LUT3 (Prop_lut3_I0_O)        0.303    17.382 r  word[0][0]_i_82/O
                         net (fo=2, routed)           0.643    18.025    word[0][0]_i_82_n_0
    SLICE_X16Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.149 r  word[0][0]_i_86/O
                         net (fo=1, routed)           0.000    18.149    word[0][0]_i_86_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.729 r  word_reg[0][0]_i_54/O[2]
                         net (fo=1, routed)           0.455    19.183    word_reg[0][0]_i_54_n_5
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.302    19.485 r  word[0][0]_i_32/O
                         net (fo=1, routed)           0.000    19.485    word[0][0]_i_32_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.861 r  word_reg[0][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.861    word_reg[0][0]_i_21_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.080 r  word_reg[0][0]_i_17/O[0]
                         net (fo=1, routed)           0.913    20.993    word_reg[0][0]_i_17_n_7
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.295    21.288 r  word[0][0]_i_14/O
                         net (fo=1, routed)           0.000    21.288    word[0][0]_i_14_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.868 f  word_reg[0][0]_i_5/O[2]
                         net (fo=8, routed)           0.637    22.505    hash0/word_reg[0][0]_0[2]
    SLICE_X2Y105         LUT1 (Prop_lut1_I0_O)        0.302    22.807 r  hash0/word[0][0]_i_10/O
                         net (fo=1, routed)           0.000    22.807    hash0/word[0][0]_i_10_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.340 r  hash0/word_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.340    hash0/word_reg[0][0]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.594 r  hash0/word_reg[0][0]_i_3/CO[0]
                         net (fo=55, routed)          0.672    24.266    hash0/word[0][0]_i_8_0[0]
    SLICE_X4Y102         LUT3 (Prop_lut3_I1_O)        0.367    24.633 r  hash0/word[0][2]_i_57/O
                         net (fo=7, routed)           0.754    25.387    data_in_321[12]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124    25.511 r  word[0][2]_i_46/O
                         net (fo=1, routed)           0.521    26.031    word[0][2]_i_46_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.416 r  word_reg[0][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.416    word_reg[0][2]_i_17_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.729 r  word_reg[0][2]_i_5/O[3]
                         net (fo=17, routed)          0.636    27.365    hash0/word_reg[0][0]_1[0]
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.306    27.671 r  hash0/word[0][2]_i_40/O
                         net (fo=2, routed)           0.404    28.075    hash0/word[0][2]_i_40_n_0
    SLICE_X3Y105         LUT4 (Prop_lut4_I0_O)        0.124    28.199 r  hash0/word[0][2]_i_44/O
                         net (fo=1, routed)           0.000    28.199    hash0/word[0][2]_i_44_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    28.805 r  hash0/word_reg[0][2]_i_15/O[3]
                         net (fo=3, routed)           0.482    29.287    hash0/word_reg[0][2]_i_15_n_4
    SLICE_X5Y105         LUT4 (Prop_lut4_I0_O)        0.306    29.593 r  hash0/word[0][2]_i_9/O
                         net (fo=1, routed)           0.474    30.066    hash0/word[0][2]_i_9_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.573 r  hash0/word_reg[0][2]_i_2/CO[3]
                         net (fo=4, routed)           1.182    31.755    hash0/word_reg[0][2]_i_2_n_0
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124    31.879 r  hash0/word[0][0]_i_1/O
                         net (fo=2, routed)           0.492    32.371    hash0/p_1_in[22]
    SLICE_X5Y114         FDRE                                         r  hash0/word_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.674    15.045    hash0/clk_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  hash0/word_reg[0][0]/C
                         clock pessimism              0.268    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)       -0.103    15.175    hash0/word_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -32.371    
  -------------------------------------------------------------------
                         slack                                -17.196    

Slack (VIOLATED) :        -17.171ns  (required time - arrival time)
  Source:                 passwd_try_reg[5]_rep__0_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.060ns  (logic 13.200ns (48.781%)  route 13.860ns (51.219%))
  Logic Levels:           43  (CARRY4=29 LUT1=1 LUT2=2 LUT3=3 LUT4=7 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.720     5.272    clk_IBUF_BUFG
    SLICE_X36Y129        FDRE                                         r  passwd_try_reg[5]_rep__0_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.456     5.728 r  passwd_try_reg[5]_rep__0_replica_5/Q
                         net (fo=8, routed)           0.824     6.551    passwd_try_reg[5]_rep__0_n_0_repN_5
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.150     6.701 r  word[0][27]_i_511/O
                         net (fo=16, routed)          1.361     8.063    word[0][27]_i_511_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     8.772 r  word_reg[0][8]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     8.772    word_reg[0][8]_i_1257_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.106 r  word_reg[0][8]_i_1207/O[1]
                         net (fo=2, routed)           1.028    10.134    word_reg[0][8]_i_1207_n_6
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.329    10.463 r  word[0][8]_i_1140/O
                         net (fo=2, routed)           0.666    11.129    word[0][8]_i_1140_n_0
    SLICE_X35Y110        LUT4 (Prop_lut4_I3_O)        0.326    11.455 r  word[0][8]_i_1144/O
                         net (fo=1, routed)           0.000    11.455    word[0][8]_i_1144_n_0
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.005 r  word_reg[0][8]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    12.005    word_reg[0][8]_i_1062_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.119 r  word_reg[0][8]_i_984/CO[3]
                         net (fo=1, routed)           0.000    12.119    word_reg[0][8]_i_984_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.233 r  word_reg[0][8]_i_904/CO[3]
                         net (fo=1, routed)           0.000    12.233    word_reg[0][8]_i_904_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.347 r  word_reg[0][8]_i_820/CO[3]
                         net (fo=1, routed)           0.000    12.347    word_reg[0][8]_i_820_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.461 r  word_reg[0][8]_i_738/CO[3]
                         net (fo=1, routed)           0.000    12.461    word_reg[0][8]_i_738_n_0
    SLICE_X35Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.700 r  word_reg[0][8]_i_634/O[2]
                         net (fo=2, routed)           1.099    13.799    word_reg[0][8]_i_634_n_5
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.295    14.094 r  word[0][8]_i_352/O
                         net (fo=2, routed)           0.958    15.052    word[0][8]_i_352_n_0
    SLICE_X15Y116        LUT4 (Prop_lut4_I3_O)        0.332    15.384 r  word[0][8]_i_356/O
                         net (fo=1, routed)           0.000    15.384    word[0][8]_i_356_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.916 r  word_reg[0][8]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.916    word_reg[0][8]_i_246_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  word_reg[0][8]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.030    word_reg[0][8]_i_130_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  word_reg[0][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.144    word_reg[0][8]_i_88_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.258 r  word_reg[0][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.258    word_reg[0][8]_i_50_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.372 r  word_reg[0][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.372    word_reg[0][8]_i_26_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.486 r  word_reg[0][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.486    word_reg[0][8]_i_75_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.600 r  word_reg[0][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.600    word_reg[0][8]_i_45_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.934 r  word_reg[0][8]_i_79/O[1]
                         net (fo=4, routed)           1.167    18.101    word_reg[0][8]_i_79_n_6
    SLICE_X12Y115        LUT3 (Prop_lut3_I2_O)        0.325    18.426 r  word[0][8]_i_61/O
                         net (fo=2, routed)           0.857    19.283    word[0][8]_i_61_n_0
    SLICE_X12Y115        LUT4 (Prop_lut4_I3_O)        0.328    19.611 r  word[0][8]_i_65/O
                         net (fo=1, routed)           0.000    19.611    word[0][8]_i_65_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.189 r  word_reg[0][8]_i_27/O[2]
                         net (fo=2, routed)           0.910    21.099    word_reg[0][8]_i_27_n_5
    SLICE_X5Y114         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.615    21.714 r  word_reg[0][8]_i_16/O[3]
                         net (fo=1, routed)           0.424    22.138    word_reg[0][8]_i_16_n_4
    SLICE_X6Y113         LUT2 (Prop_lut2_I1_O)        0.306    22.444 r  word[0][8]_i_5/O
                         net (fo=1, routed)           0.000    22.444    word[0][8]_i_5_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.820 r  word_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.820    word_reg[0][8]_i_2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.039 f  word_reg[0][8]_i_19/O[0]
                         net (fo=1, routed)           0.641    23.680    word_reg[0][8]_i_19_n_7
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.295    23.975 r  word[0][8]_i_10/O
                         net (fo=1, routed)           0.000    23.975    word[0][8]_i_10_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    24.293 r  word_reg[0][8]_i_3/CO[2]
                         net (fo=71, routed)          0.763    25.056    hash0/word_reg[0][8]_1[0]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.310    25.366 r  hash0/word[0][11]_i_38/O
                         net (fo=1, routed)           0.000    25.366    hash0/word[0][11]_i_38_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.916 r  hash0/word_reg[0][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.916    hash0/word_reg[0][11]_i_23_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.030 r  hash0/word_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.030    hash0/word_reg[0][11]_i_14_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.144 r  hash0/word_reg[0][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.144    hash0/word_reg[0][11]_i_6_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.457 r  hash0/word_reg[0][11]_i_4/O[3]
                         net (fo=21, routed)          0.888    27.344    hash0/word[0][11]_i_13_0[1]
    SLICE_X5Y109         LUT4 (Prop_lut4_I2_O)        0.334    27.678 r  hash0/word[0][10]_i_47/O
                         net (fo=2, routed)           0.281    27.959    hash0/word[0][10]_i_47_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.332    28.291 r  hash0/word[0][10]_i_50/O
                         net (fo=1, routed)           0.000    28.291    hash0/word[0][10]_i_50_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.689 r  hash0/word_reg[0][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.689    hash0/word_reg[0][10]_i_26_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.023 r  hash0/word_reg[0][10]_i_10/O[1]
                         net (fo=3, routed)           0.335    29.358    hash0_n_84
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.303    29.661 r  word[0][10]_i_20/O
                         net (fo=1, routed)           0.610    30.271    word[0][10]_i_20_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.797 r  word_reg[0][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.797    word_reg[0][10]_i_5_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.954 r  word_reg[0][10]_i_2/CO[1]
                         net (fo=4, routed)           0.530    31.485    hash0/word_reg[0][8]_3[0]
    SLICE_X7Y114         LUT6 (Prop_lut6_I1_O)        0.329    31.814 r  hash0/word[0][10]_i_1/O
                         net (fo=2, routed)           0.518    32.332    p_1_in[50]
    SLICE_X4Y114         FDRE                                         r  row_A_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.674    15.045    clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  row_A_reg[50]/C
                         clock pessimism              0.197    15.243    
                         clock uncertainty           -0.035    15.207    
    SLICE_X4Y114         FDRE (Setup_fdre_C_D)       -0.047    15.160    row_A_reg[50]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -32.332    
  -------------------------------------------------------------------
                         slack                                -17.171    

Slack (VIOLATED) :        -17.170ns  (required time - arrival time)
  Source:                 passwd_try_reg[5]_rep__0_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/word_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.058ns  (logic 13.324ns (49.242%)  route 13.734ns (50.758%))
  Logic Levels:           44  (CARRY4=29 LUT1=1 LUT2=2 LUT3=3 LUT4=8 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.720     5.272    clk_IBUF_BUFG
    SLICE_X36Y129        FDRE                                         r  passwd_try_reg[5]_rep__0_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.456     5.728 r  passwd_try_reg[5]_rep__0_replica_5/Q
                         net (fo=8, routed)           0.824     6.551    passwd_try_reg[5]_rep__0_n_0_repN_5
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.150     6.701 r  word[0][27]_i_511/O
                         net (fo=16, routed)          1.361     8.063    word[0][27]_i_511_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     8.772 r  word_reg[0][8]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     8.772    word_reg[0][8]_i_1257_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.106 r  word_reg[0][8]_i_1207/O[1]
                         net (fo=2, routed)           1.028    10.134    word_reg[0][8]_i_1207_n_6
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.329    10.463 r  word[0][8]_i_1140/O
                         net (fo=2, routed)           0.666    11.129    word[0][8]_i_1140_n_0
    SLICE_X35Y110        LUT4 (Prop_lut4_I3_O)        0.326    11.455 r  word[0][8]_i_1144/O
                         net (fo=1, routed)           0.000    11.455    word[0][8]_i_1144_n_0
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.005 r  word_reg[0][8]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    12.005    word_reg[0][8]_i_1062_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.119 r  word_reg[0][8]_i_984/CO[3]
                         net (fo=1, routed)           0.000    12.119    word_reg[0][8]_i_984_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.233 r  word_reg[0][8]_i_904/CO[3]
                         net (fo=1, routed)           0.000    12.233    word_reg[0][8]_i_904_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.347 r  word_reg[0][8]_i_820/CO[3]
                         net (fo=1, routed)           0.000    12.347    word_reg[0][8]_i_820_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.461 r  word_reg[0][8]_i_738/CO[3]
                         net (fo=1, routed)           0.000    12.461    word_reg[0][8]_i_738_n_0
    SLICE_X35Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.700 r  word_reg[0][8]_i_634/O[2]
                         net (fo=2, routed)           1.099    13.799    word_reg[0][8]_i_634_n_5
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.295    14.094 r  word[0][8]_i_352/O
                         net (fo=2, routed)           0.958    15.052    word[0][8]_i_352_n_0
    SLICE_X15Y116        LUT4 (Prop_lut4_I3_O)        0.332    15.384 r  word[0][8]_i_356/O
                         net (fo=1, routed)           0.000    15.384    word[0][8]_i_356_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.916 r  word_reg[0][8]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.916    word_reg[0][8]_i_246_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  word_reg[0][8]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.030    word_reg[0][8]_i_130_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  word_reg[0][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.144    word_reg[0][8]_i_88_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.258 r  word_reg[0][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.258    word_reg[0][8]_i_50_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.372 r  word_reg[0][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.372    word_reg[0][8]_i_26_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.486 r  word_reg[0][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.486    word_reg[0][8]_i_75_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.600 r  word_reg[0][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.600    word_reg[0][8]_i_45_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.934 r  word_reg[0][8]_i_79/O[1]
                         net (fo=4, routed)           1.167    18.101    word_reg[0][8]_i_79_n_6
    SLICE_X12Y115        LUT3 (Prop_lut3_I2_O)        0.325    18.426 r  word[0][8]_i_61/O
                         net (fo=2, routed)           0.857    19.283    word[0][8]_i_61_n_0
    SLICE_X12Y115        LUT4 (Prop_lut4_I3_O)        0.328    19.611 r  word[0][8]_i_65/O
                         net (fo=1, routed)           0.000    19.611    word[0][8]_i_65_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.189 r  word_reg[0][8]_i_27/O[2]
                         net (fo=2, routed)           0.910    21.099    word_reg[0][8]_i_27_n_5
    SLICE_X5Y114         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.615    21.714 r  word_reg[0][8]_i_16/O[3]
                         net (fo=1, routed)           0.424    22.138    word_reg[0][8]_i_16_n_4
    SLICE_X6Y113         LUT2 (Prop_lut2_I1_O)        0.306    22.444 r  word[0][8]_i_5/O
                         net (fo=1, routed)           0.000    22.444    word[0][8]_i_5_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.820 r  word_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.820    word_reg[0][8]_i_2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.039 f  word_reg[0][8]_i_19/O[0]
                         net (fo=1, routed)           0.641    23.680    word_reg[0][8]_i_19_n_7
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.295    23.975 r  word[0][8]_i_10/O
                         net (fo=1, routed)           0.000    23.975    word[0][8]_i_10_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    24.293 r  word_reg[0][8]_i_3/CO[2]
                         net (fo=71, routed)          0.763    25.056    hash0/word_reg[0][8]_1[0]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.310    25.366 r  hash0/word[0][11]_i_38/O
                         net (fo=1, routed)           0.000    25.366    hash0/word[0][11]_i_38_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.916 r  hash0/word_reg[0][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.916    hash0/word_reg[0][11]_i_23_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.030 r  hash0/word_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.030    hash0/word_reg[0][11]_i_14_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.144 r  hash0/word_reg[0][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.144    hash0/word_reg[0][11]_i_6_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.457 r  hash0/word_reg[0][11]_i_4/O[3]
                         net (fo=21, routed)          0.888    27.344    hash0/word[0][11]_i_13_0[1]
    SLICE_X5Y109         LUT4 (Prop_lut4_I2_O)        0.334    27.678 r  hash0/word[0][10]_i_47/O
                         net (fo=2, routed)           0.281    27.959    hash0/word[0][10]_i_47_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.332    28.291 r  hash0/word[0][10]_i_50/O
                         net (fo=1, routed)           0.000    28.291    hash0/word[0][10]_i_50_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.689 r  hash0/word_reg[0][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.689    hash0/word_reg[0][10]_i_26_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.023 r  hash0/word_reg[0][10]_i_10/O[1]
                         net (fo=3, routed)           0.335    29.358    hash0_n_84
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.303    29.661 r  word[0][10]_i_20/O
                         net (fo=1, routed)           0.610    30.271    word[0][10]_i_20_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.797 r  word_reg[0][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.797    word_reg[0][10]_i_5_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.954 r  word_reg[0][10]_i_2/CO[1]
                         net (fo=4, routed)           0.442    31.396    hash0/word_reg[0][8]_3[0]
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.329    31.725 r  hash0/word[0][11]_i_2/O
                         net (fo=1, routed)           0.151    31.876    hash0/word[0][11]_i_2_n_0
    SLICE_X7Y113         LUT4 (Prop_lut4_I0_O)        0.124    32.000 r  hash0/word[0][11]_i_1/O
                         net (fo=2, routed)           0.330    32.330    hash0/p_1_in[21]
    SLICE_X7Y114         FDRE                                         r  hash0/word_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.674    15.045    hash0/clk_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  hash0/word_reg[0][11]/C
                         clock pessimism              0.197    15.243    
                         clock uncertainty           -0.035    15.207    
    SLICE_X7Y114         FDRE (Setup_fdre_C_D)       -0.047    15.160    hash0/word_reg[0][11]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -32.330    
  -------------------------------------------------------------------
                         slack                                -17.170    

Slack (VIOLATED) :        -17.108ns  (required time - arrival time)
  Source:                 passwd_try_reg[5]_rep__0_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.951ns  (logic 13.200ns (48.979%)  route 13.751ns (51.021%))
  Logic Levels:           43  (CARRY4=29 LUT1=1 LUT2=2 LUT3=3 LUT4=7 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.720     5.272    clk_IBUF_BUFG
    SLICE_X36Y129        FDRE                                         r  passwd_try_reg[5]_rep__0_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.456     5.728 r  passwd_try_reg[5]_rep__0_replica_5/Q
                         net (fo=8, routed)           0.824     6.551    passwd_try_reg[5]_rep__0_n_0_repN_5
    SLICE_X36Y131        LUT3 (Prop_lut3_I0_O)        0.150     6.701 r  word[0][27]_i_511/O
                         net (fo=16, routed)          1.361     8.063    word[0][27]_i_511_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     8.772 r  word_reg[0][8]_i_1257/CO[3]
                         net (fo=1, routed)           0.000     8.772    word_reg[0][8]_i_1257_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.106 r  word_reg[0][8]_i_1207/O[1]
                         net (fo=2, routed)           1.028    10.134    word_reg[0][8]_i_1207_n_6
    SLICE_X35Y110        LUT2 (Prop_lut2_I1_O)        0.329    10.463 r  word[0][8]_i_1140/O
                         net (fo=2, routed)           0.666    11.129    word[0][8]_i_1140_n_0
    SLICE_X35Y110        LUT4 (Prop_lut4_I3_O)        0.326    11.455 r  word[0][8]_i_1144/O
                         net (fo=1, routed)           0.000    11.455    word[0][8]_i_1144_n_0
    SLICE_X35Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.005 r  word_reg[0][8]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    12.005    word_reg[0][8]_i_1062_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.119 r  word_reg[0][8]_i_984/CO[3]
                         net (fo=1, routed)           0.000    12.119    word_reg[0][8]_i_984_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.233 r  word_reg[0][8]_i_904/CO[3]
                         net (fo=1, routed)           0.000    12.233    word_reg[0][8]_i_904_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.347 r  word_reg[0][8]_i_820/CO[3]
                         net (fo=1, routed)           0.000    12.347    word_reg[0][8]_i_820_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.461 r  word_reg[0][8]_i_738/CO[3]
                         net (fo=1, routed)           0.000    12.461    word_reg[0][8]_i_738_n_0
    SLICE_X35Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.700 r  word_reg[0][8]_i_634/O[2]
                         net (fo=2, routed)           1.099    13.799    word_reg[0][8]_i_634_n_5
    SLICE_X15Y115        LUT3 (Prop_lut3_I1_O)        0.295    14.094 r  word[0][8]_i_352/O
                         net (fo=2, routed)           0.958    15.052    word[0][8]_i_352_n_0
    SLICE_X15Y116        LUT4 (Prop_lut4_I3_O)        0.332    15.384 r  word[0][8]_i_356/O
                         net (fo=1, routed)           0.000    15.384    word[0][8]_i_356_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.916 r  word_reg[0][8]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.916    word_reg[0][8]_i_246_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.030 r  word_reg[0][8]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.030    word_reg[0][8]_i_130_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.144 r  word_reg[0][8]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.144    word_reg[0][8]_i_88_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.258 r  word_reg[0][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.258    word_reg[0][8]_i_50_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.372 r  word_reg[0][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.372    word_reg[0][8]_i_26_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.486 r  word_reg[0][8]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.486    word_reg[0][8]_i_75_n_0
    SLICE_X15Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.600 r  word_reg[0][8]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.600    word_reg[0][8]_i_45_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.934 r  word_reg[0][8]_i_79/O[1]
                         net (fo=4, routed)           1.167    18.101    word_reg[0][8]_i_79_n_6
    SLICE_X12Y115        LUT3 (Prop_lut3_I2_O)        0.325    18.426 r  word[0][8]_i_61/O
                         net (fo=2, routed)           0.857    19.283    word[0][8]_i_61_n_0
    SLICE_X12Y115        LUT4 (Prop_lut4_I3_O)        0.328    19.611 r  word[0][8]_i_65/O
                         net (fo=1, routed)           0.000    19.611    word[0][8]_i_65_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.189 r  word_reg[0][8]_i_27/O[2]
                         net (fo=2, routed)           0.910    21.099    word_reg[0][8]_i_27_n_5
    SLICE_X5Y114         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.615    21.714 r  word_reg[0][8]_i_16/O[3]
                         net (fo=1, routed)           0.424    22.138    word_reg[0][8]_i_16_n_4
    SLICE_X6Y113         LUT2 (Prop_lut2_I1_O)        0.306    22.444 r  word[0][8]_i_5/O
                         net (fo=1, routed)           0.000    22.444    word[0][8]_i_5_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.820 r  word_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.820    word_reg[0][8]_i_2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.039 f  word_reg[0][8]_i_19/O[0]
                         net (fo=1, routed)           0.641    23.680    word_reg[0][8]_i_19_n_7
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.295    23.975 r  word[0][8]_i_10/O
                         net (fo=1, routed)           0.000    23.975    word[0][8]_i_10_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    24.293 r  word_reg[0][8]_i_3/CO[2]
                         net (fo=71, routed)          0.763    25.056    hash0/word_reg[0][8]_1[0]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.310    25.366 r  hash0/word[0][11]_i_38/O
                         net (fo=1, routed)           0.000    25.366    hash0/word[0][11]_i_38_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.916 r  hash0/word_reg[0][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.916    hash0/word_reg[0][11]_i_23_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.030 r  hash0/word_reg[0][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.030    hash0/word_reg[0][11]_i_14_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.144 r  hash0/word_reg[0][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.144    hash0/word_reg[0][11]_i_6_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.457 r  hash0/word_reg[0][11]_i_4/O[3]
                         net (fo=21, routed)          0.888    27.344    hash0/word[0][11]_i_13_0[1]
    SLICE_X5Y109         LUT4 (Prop_lut4_I2_O)        0.334    27.678 r  hash0/word[0][10]_i_47/O
                         net (fo=2, routed)           0.281    27.959    hash0/word[0][10]_i_47_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.332    28.291 r  hash0/word[0][10]_i_50/O
                         net (fo=1, routed)           0.000    28.291    hash0/word[0][10]_i_50_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.689 r  hash0/word_reg[0][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.689    hash0/word_reg[0][10]_i_26_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.023 r  hash0/word_reg[0][10]_i_10/O[1]
                         net (fo=3, routed)           0.335    29.358    hash0_n_84
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.303    29.661 r  word[0][10]_i_20/O
                         net (fo=1, routed)           0.610    30.271    word[0][10]_i_20_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.797 r  word_reg[0][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.797    word_reg[0][10]_i_5_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.954 r  word_reg[0][10]_i_2/CO[1]
                         net (fo=4, routed)           0.616    31.570    hash0/word_reg[0][8]_3[0]
    SLICE_X12Y112        LUT5 (Prop_lut5_I3_O)        0.329    31.899 r  hash0/word[0][9]_i_1/O
                         net (fo=2, routed)           0.323    32.222    p_1_in[49]
    SLICE_X14Y111        FDRE                                         r  row_A_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.609    14.980    clk_IBUF_BUFG
    SLICE_X14Y111        FDRE                                         r  row_A_reg[49]/C
                         clock pessimism              0.197    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.028    15.114    row_A_reg[49]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -32.222    
  -------------------------------------------------------------------
                         slack                                -17.108    

Slack (VIOLATED) :        -17.060ns  (required time - arrival time)
  Source:                 passwd_try_reg[24]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/word_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.940ns  (logic 11.535ns (42.817%)  route 15.405ns (57.183%))
  Logic Levels:           38  (CARRY4=22 LUT1=1 LUT2=2 LUT3=4 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.728     5.280    clk_IBUF_BUFG
    SLICE_X35Y135        FDRE                                         r  passwd_try_reg[24]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y135        FDRE (Prop_fdre_C_Q)         0.456     5.736 f  passwd_try_reg[24]_rep/Q
                         net (fo=108, routed)         2.223     7.958    passwd_try_reg[24]_rep_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.082 r  word[1][24]_i_1020/O
                         net (fo=1, routed)           0.806     8.888    word[1][24]_i_1020_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.395 r  word_reg[1][24]_i_953/CO[3]
                         net (fo=1, routed)           0.000     9.395    word_reg[1][24]_i_953_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.729 r  word_reg[1][24]_i_886/O[1]
                         net (fo=2, routed)           1.111    10.840    word_reg[1][24]_i_886_n_6
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.332    11.172 r  word[1][24]_i_864/O
                         net (fo=2, routed)           0.708    11.880    word[1][24]_i_864_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.331    12.211 r  word[1][24]_i_868/O
                         net (fo=1, routed)           0.000    12.211    word[1][24]_i_868_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.587 r  word_reg[1][24]_i_782/CO[3]
                         net (fo=1, routed)           0.000    12.587    word_reg[1][24]_i_782_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.704 r  word_reg[1][24]_i_705/CO[3]
                         net (fo=1, routed)           0.000    12.704    word_reg[1][24]_i_705_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.821 r  word_reg[1][24]_i_611/CO[3]
                         net (fo=1, routed)           0.001    12.822    word_reg[1][24]_i_611_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.939 r  word_reg[1][24]_i_474/CO[3]
                         net (fo=1, routed)           0.000    12.939    word_reg[1][24]_i_474_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  word_reg[1][24]_i_295/CO[3]
                         net (fo=1, routed)           0.000    13.056    word_reg[1][24]_i_295_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.173 r  word_reg[1][24]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.173    word_reg[1][24]_i_188_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.290 r  word_reg[1][24]_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.290    word_reg[1][24]_i_98_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.407 r  word_reg[1][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.407    word_reg[1][24]_i_67_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.730 r  word_reg[1][24]_i_62/O[1]
                         net (fo=3, routed)           0.908    14.638    word_reg[1][24]_i_62_n_6
    SLICE_X8Y102         LUT3 (Prop_lut3_I2_O)        0.306    14.944 r  word[1][24]_i_60/O
                         net (fo=2, routed)           0.617    15.561    word[1][24]_i_60_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.124    15.685 r  word[1][24]_i_40/O
                         net (fo=2, routed)           0.705    16.391    word[1][24]_i_40_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  word[1][24]_i_44/O
                         net (fo=1, routed)           0.000    16.515    word[1][24]_i_44_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.891 r  word_reg[1][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    16.891    word_reg[1][24]_i_28_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.214 r  word_reg[1][24]_i_49/O[1]
                         net (fo=4, routed)           0.908    18.122    word_reg[1][24]_i_49_n_6
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.306    18.428 r  word[1][24]_i_37/O
                         net (fo=1, routed)           0.000    18.428    word[1][24]_i_37_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.008 r  word_reg[1][24]_i_20/O[2]
                         net (fo=1, routed)           0.498    19.506    word_reg[1][24]_i_20_n_5
    SLICE_X6Y100         LUT2 (Prop_lut2_I1_O)        0.302    19.808 r  word[1][24]_i_31/O
                         net (fo=1, routed)           0.000    19.808    word[1][24]_i_31_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.341 r  word_reg[1][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.341    word_reg[1][24]_i_19_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.560 r  word_reg[1][30]_i_25/O[0]
                         net (fo=1, routed)           0.746    21.306    hash0/word_reg[1][30]_i_7_2[0]
    SLICE_X12Y101        LUT2 (Prop_lut2_I1_O)        0.295    21.601 r  hash0/word[1][30]_i_14/O
                         net (fo=1, routed)           0.000    21.601    hash0/word[1][30]_i_14_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.179 f  hash0/word_reg[1][30]_i_7/O[2]
                         net (fo=1, routed)           0.644    22.824    hash0/word_reg[1][30]_i_7_n_5
    SLICE_X19Y105        LUT1 (Prop_lut1_I0_O)        0.301    23.125 r  hash0/word[1][24]_i_10/O
                         net (fo=1, routed)           0.000    23.125    hash0/word[1][24]_i_10_n_0
    SLICE_X19Y105        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    23.439 r  hash0/word_reg[1][24]_i_3/CO[2]
                         net (fo=52, routed)          0.772    24.211    hash0/CO[0]
    SLICE_X19Y107        LUT3 (Prop_lut3_I1_O)        0.313    24.524 r  hash0/word[1][30]_i_6/O
                         net (fo=12, routed)          0.826    25.350    data_in_241[11]
    SLICE_X19Y111        LUT6 (Prop_lut6_I2_O)        0.124    25.474 r  word[1][27]_i_25/O
                         net (fo=6, routed)           0.691    26.164    word[1][27]_i_25_n_0
    SLICE_X23Y111        LUT6 (Prop_lut6_I0_O)        0.124    26.288 r  word[1][27]_i_29/O
                         net (fo=1, routed)           0.000    26.288    word[1][27]_i_29_n_0
    SLICE_X23Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.686 r  word_reg[1][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.686    word_reg[1][27]_i_13_n_0
    SLICE_X23Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.020 r  word_reg[1][27]_i_18/O[1]
                         net (fo=3, routed)           0.868    27.888    hash0/word_reg[1][27]_i_2_1[1]
    SLICE_X23Y109        LUT5 (Prop_lut5_I1_O)        0.303    28.191 r  hash0/word[1][27]_i_9/O
                         net (fo=1, routed)           0.000    28.191    hash0/word[1][27]_i_9_n_0
    SLICE_X23Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.771 r  hash0/word_reg[1][27]_i_2/O[2]
                         net (fo=3, routed)           0.464    29.236    hash0/word_reg[1][27]_i_2_n_5
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.302    29.538 r  hash0/word[1][30]_i_9/O
                         net (fo=1, routed)           0.529    30.067    hash0/word[1][30]_i_9_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    30.512 r  hash0/word_reg[1][30]_i_5/CO[1]
                         net (fo=6, routed)           1.047    31.560    hash0/word_reg[1][30]_i_5_n_2
    SLICE_X23Y122        LUT5 (Prop_lut5_I3_O)        0.329    31.889 r  hash0/word[1][25]_i_1/O
                         net (fo=2, routed)           0.331    32.220    hash0/word[1][30]_i_6_0[1]
    SLICE_X23Y123        FDRE                                         r  hash0/word_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.595    14.966    hash0/clk_IBUF_BUFG
    SLICE_X23Y123        FDRE                                         r  hash0/word_reg[1][25]/C
                         clock pessimism              0.268    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X23Y123        FDRE (Setup_fdre_C_D)       -0.040    15.159    hash0/word_reg[1][25]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -32.220    
  -------------------------------------------------------------------
                         slack                                -17.060    

Slack (VIOLATED) :        -17.054ns  (required time - arrival time)
  Source:                 passwd_try_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.989ns  (logic 11.731ns (43.466%)  route 15.258ns (56.534%))
  Logic Levels:           37  (CARRY4=20 LUT1=1 LUT2=3 LUT3=5 LUT4=6 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.734     5.286    clk_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  passwd_try_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.742 f  passwd_try_reg[4]_rep/Q
                         net (fo=127, routed)         0.906     6.648    passwd_try_reg[4]_rep_n_0
    SLICE_X36Y108        LUT3 (Prop_lut3_I2_O)        0.124     6.772 r  word[1][11]_i_713/O
                         net (fo=12, routed)          1.439     8.211    word[1][11]_i_713_n_0
    SLICE_X13Y94         LUT4 (Prop_lut4_I0_O)        0.124     8.335 r  word[0][0]_i_784/O
                         net (fo=1, routed)           0.000     8.335    word[0][0]_i_784_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  word_reg[0][0]_i_705/CO[3]
                         net (fo=1, routed)           0.000     8.885    word_reg[0][0]_i_705_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  word_reg[0][0]_i_731/CO[3]
                         net (fo=1, routed)           0.000     8.999    word_reg[0][0]_i_731_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  word_reg[0][0]_i_651/CO[3]
                         net (fo=1, routed)           0.000     9.113    word_reg[0][0]_i_651_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  word_reg[0][0]_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.227    word_reg[0][0]_i_566_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.466 r  word_reg[0][0]_i_484/O[2]
                         net (fo=2, routed)           1.188    10.654    word_reg[0][0]_i_484_n_5
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.331    10.985 r  word[0][0]_i_458/O
                         net (fo=2, routed)           0.679    11.664    word[0][0]_i_458_n_0
    SLICE_X12Y105        LUT4 (Prop_lut4_I3_O)        0.331    11.995 r  word[0][0]_i_462/O
                         net (fo=1, routed)           0.000    11.995    word[0][0]_i_462_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.371 r  word_reg[0][0]_i_362/CO[3]
                         net (fo=1, routed)           0.000    12.371    word_reg[0][0]_i_362_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.488 r  word_reg[0][0]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.488    word_reg[0][0]_i_214_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.803 r  word_reg[0][0]_i_147/O[3]
                         net (fo=2, routed)           1.011    13.814    word_reg[0][0]_i_147_n_4
    SLICE_X13Y106        LUT3 (Prop_lut3_I0_O)        0.335    14.149 r  word[0][0]_i_69/O
                         net (fo=2, routed)           0.855    15.004    word[0][0]_i_69_n_0
    SLICE_X15Y102        LUT4 (Prop_lut4_I3_O)        0.326    15.330 r  word[0][0]_i_73/O
                         net (fo=1, routed)           0.000    15.330    word[0][0]_i_73_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.731 r  word_reg[0][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    15.731    word_reg[0][0]_i_45_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.065 r  word_reg[0][0]_i_25/O[1]
                         net (fo=9, routed)           1.014    17.079    word_reg[0][0]_i_25_n_6
    SLICE_X19Y110        LUT3 (Prop_lut3_I0_O)        0.303    17.382 r  word[0][0]_i_82/O
                         net (fo=2, routed)           0.643    18.025    word[0][0]_i_82_n_0
    SLICE_X16Y110        LUT4 (Prop_lut4_I3_O)        0.124    18.149 r  word[0][0]_i_86/O
                         net (fo=1, routed)           0.000    18.149    word[0][0]_i_86_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.729 r  word_reg[0][0]_i_54/O[2]
                         net (fo=1, routed)           0.455    19.183    word_reg[0][0]_i_54_n_5
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.302    19.485 r  word[0][0]_i_32/O
                         net (fo=1, routed)           0.000    19.485    word[0][0]_i_32_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.861 r  word_reg[0][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.861    word_reg[0][0]_i_21_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.080 r  word_reg[0][0]_i_17/O[0]
                         net (fo=1, routed)           0.913    20.993    word_reg[0][0]_i_17_n_7
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.295    21.288 r  word[0][0]_i_14/O
                         net (fo=1, routed)           0.000    21.288    word[0][0]_i_14_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.868 f  word_reg[0][0]_i_5/O[2]
                         net (fo=8, routed)           0.637    22.505    hash0/word_reg[0][0]_0[2]
    SLICE_X2Y105         LUT1 (Prop_lut1_I0_O)        0.302    22.807 r  hash0/word[0][0]_i_10/O
                         net (fo=1, routed)           0.000    22.807    hash0/word[0][0]_i_10_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.340 r  hash0/word_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.340    hash0/word_reg[0][0]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.594 r  hash0/word_reg[0][0]_i_3/CO[0]
                         net (fo=55, routed)          0.672    24.266    hash0/word[0][0]_i_8_0[0]
    SLICE_X4Y102         LUT3 (Prop_lut3_I1_O)        0.367    24.633 r  hash0/word[0][2]_i_57/O
                         net (fo=7, routed)           0.754    25.387    data_in_321[12]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124    25.511 r  word[0][2]_i_46/O
                         net (fo=1, routed)           0.521    26.031    word[0][2]_i_46_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.416 r  word_reg[0][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.416    word_reg[0][2]_i_17_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.729 r  word_reg[0][2]_i_5/O[3]
                         net (fo=17, routed)          0.636    27.365    hash0/word_reg[0][0]_1[0]
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.306    27.671 r  hash0/word[0][2]_i_40/O
                         net (fo=2, routed)           0.404    28.075    hash0/word[0][2]_i_40_n_0
    SLICE_X3Y105         LUT4 (Prop_lut4_I0_O)        0.124    28.199 r  hash0/word[0][2]_i_44/O
                         net (fo=1, routed)           0.000    28.199    hash0/word[0][2]_i_44_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    28.805 r  hash0/word_reg[0][2]_i_15/O[3]
                         net (fo=3, routed)           0.482    29.287    hash0/word_reg[0][2]_i_15_n_4
    SLICE_X5Y105         LUT4 (Prop_lut4_I0_O)        0.306    29.593 r  hash0/word[0][2]_i_9/O
                         net (fo=1, routed)           0.474    30.066    hash0/word[0][2]_i_9_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.573 r  hash0/word_reg[0][2]_i_2/CO[3]
                         net (fo=4, routed)           1.066    31.640    hash0/word_reg[0][2]_i_2_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124    31.764 r  hash0/word[0][2]_i_1/O
                         net (fo=2, routed)           0.511    32.275    p_1_in[58]
    SLICE_X4Y113         FDRE                                         r  row_A_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.674    15.045    clk_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  row_A_reg[58]/C
                         clock pessimism              0.268    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X4Y113         FDRE (Setup_fdre_C_D)       -0.058    15.220    row_A_reg[58]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -32.275    
  -------------------------------------------------------------------
                         slack                                -17.054    

Slack (VIOLATED) :        -17.047ns  (required time - arrival time)
  Source:                 passwd_try_reg[24]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/word_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.896ns  (logic 11.535ns (42.887%)  route 15.361ns (57.113%))
  Logic Levels:           38  (CARRY4=22 LUT1=1 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.728     5.280    clk_IBUF_BUFG
    SLICE_X35Y135        FDRE                                         r  passwd_try_reg[24]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y135        FDRE (Prop_fdre_C_Q)         0.456     5.736 f  passwd_try_reg[24]_rep/Q
                         net (fo=108, routed)         2.223     7.958    passwd_try_reg[24]_rep_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.082 r  word[1][24]_i_1020/O
                         net (fo=1, routed)           0.806     8.888    word[1][24]_i_1020_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.395 r  word_reg[1][24]_i_953/CO[3]
                         net (fo=1, routed)           0.000     9.395    word_reg[1][24]_i_953_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.729 r  word_reg[1][24]_i_886/O[1]
                         net (fo=2, routed)           1.111    10.840    word_reg[1][24]_i_886_n_6
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.332    11.172 r  word[1][24]_i_864/O
                         net (fo=2, routed)           0.708    11.880    word[1][24]_i_864_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.331    12.211 r  word[1][24]_i_868/O
                         net (fo=1, routed)           0.000    12.211    word[1][24]_i_868_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.587 r  word_reg[1][24]_i_782/CO[3]
                         net (fo=1, routed)           0.000    12.587    word_reg[1][24]_i_782_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.704 r  word_reg[1][24]_i_705/CO[3]
                         net (fo=1, routed)           0.000    12.704    word_reg[1][24]_i_705_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.821 r  word_reg[1][24]_i_611/CO[3]
                         net (fo=1, routed)           0.001    12.822    word_reg[1][24]_i_611_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.939 r  word_reg[1][24]_i_474/CO[3]
                         net (fo=1, routed)           0.000    12.939    word_reg[1][24]_i_474_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  word_reg[1][24]_i_295/CO[3]
                         net (fo=1, routed)           0.000    13.056    word_reg[1][24]_i_295_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.173 r  word_reg[1][24]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.173    word_reg[1][24]_i_188_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.290 r  word_reg[1][24]_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.290    word_reg[1][24]_i_98_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.407 r  word_reg[1][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.407    word_reg[1][24]_i_67_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.730 r  word_reg[1][24]_i_62/O[1]
                         net (fo=3, routed)           0.908    14.638    word_reg[1][24]_i_62_n_6
    SLICE_X8Y102         LUT3 (Prop_lut3_I2_O)        0.306    14.944 r  word[1][24]_i_60/O
                         net (fo=2, routed)           0.617    15.561    word[1][24]_i_60_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.124    15.685 r  word[1][24]_i_40/O
                         net (fo=2, routed)           0.705    16.391    word[1][24]_i_40_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  word[1][24]_i_44/O
                         net (fo=1, routed)           0.000    16.515    word[1][24]_i_44_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.891 r  word_reg[1][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    16.891    word_reg[1][24]_i_28_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.214 r  word_reg[1][24]_i_49/O[1]
                         net (fo=4, routed)           0.908    18.122    word_reg[1][24]_i_49_n_6
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.306    18.428 r  word[1][24]_i_37/O
                         net (fo=1, routed)           0.000    18.428    word[1][24]_i_37_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.008 r  word_reg[1][24]_i_20/O[2]
                         net (fo=1, routed)           0.498    19.506    word_reg[1][24]_i_20_n_5
    SLICE_X6Y100         LUT2 (Prop_lut2_I1_O)        0.302    19.808 r  word[1][24]_i_31/O
                         net (fo=1, routed)           0.000    19.808    word[1][24]_i_31_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.341 r  word_reg[1][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.341    word_reg[1][24]_i_19_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.560 r  word_reg[1][30]_i_25/O[0]
                         net (fo=1, routed)           0.746    21.306    hash0/word_reg[1][30]_i_7_2[0]
    SLICE_X12Y101        LUT2 (Prop_lut2_I1_O)        0.295    21.601 r  hash0/word[1][30]_i_14/O
                         net (fo=1, routed)           0.000    21.601    hash0/word[1][30]_i_14_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.179 f  hash0/word_reg[1][30]_i_7/O[2]
                         net (fo=1, routed)           0.644    22.824    hash0/word_reg[1][30]_i_7_n_5
    SLICE_X19Y105        LUT1 (Prop_lut1_I0_O)        0.301    23.125 r  hash0/word[1][24]_i_10/O
                         net (fo=1, routed)           0.000    23.125    hash0/word[1][24]_i_10_n_0
    SLICE_X19Y105        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    23.439 r  hash0/word_reg[1][24]_i_3/CO[2]
                         net (fo=52, routed)          0.772    24.211    hash0/CO[0]
    SLICE_X19Y107        LUT3 (Prop_lut3_I1_O)        0.313    24.524 r  hash0/word[1][30]_i_6/O
                         net (fo=12, routed)          0.826    25.350    data_in_241[11]
    SLICE_X19Y111        LUT6 (Prop_lut6_I2_O)        0.124    25.474 r  word[1][27]_i_25/O
                         net (fo=6, routed)           0.691    26.164    word[1][27]_i_25_n_0
    SLICE_X23Y111        LUT6 (Prop_lut6_I0_O)        0.124    26.288 r  word[1][27]_i_29/O
                         net (fo=1, routed)           0.000    26.288    word[1][27]_i_29_n_0
    SLICE_X23Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.686 r  word_reg[1][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.686    word_reg[1][27]_i_13_n_0
    SLICE_X23Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.020 r  word_reg[1][27]_i_18/O[1]
                         net (fo=3, routed)           0.868    27.888    hash0/word_reg[1][27]_i_2_1[1]
    SLICE_X23Y109        LUT5 (Prop_lut5_I1_O)        0.303    28.191 r  hash0/word[1][27]_i_9/O
                         net (fo=1, routed)           0.000    28.191    hash0/word[1][27]_i_9_n_0
    SLICE_X23Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.771 r  hash0/word_reg[1][27]_i_2/O[2]
                         net (fo=3, routed)           0.464    29.236    hash0/word_reg[1][27]_i_2_n_5
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.302    29.538 r  hash0/word[1][30]_i_9/O
                         net (fo=1, routed)           0.529    30.067    hash0/word[1][30]_i_9_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    30.512 r  hash0/word_reg[1][30]_i_5/CO[1]
                         net (fo=6, routed)           1.003    31.515    hash0/word_reg[1][30]_i_5_n_2
    SLICE_X29Y122        LUT6 (Prop_lut6_I3_O)        0.329    31.844 r  hash0/word[1][27]_i_1/O
                         net (fo=2, routed)           0.331    32.176    hash0/word[1][30]_i_6_0[3]
    SLICE_X29Y124        FDRE                                         r  hash0/word_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.591    14.962    hash0/clk_IBUF_BUFG
    SLICE_X29Y124        FDRE                                         r  hash0/word_reg[1][27]/C
                         clock pessimism              0.268    15.231    
                         clock uncertainty           -0.035    15.195    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)       -0.067    15.128    hash0/word_reg[1][27]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -32.176    
  -------------------------------------------------------------------
                         slack                                -17.047    

Slack (VIOLATED) :        -17.044ns  (required time - arrival time)
  Source:                 passwd_try_reg[24]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.900ns  (logic 11.535ns (42.881%)  route 15.365ns (57.119%))
  Logic Levels:           38  (CARRY4=22 LUT1=1 LUT2=2 LUT3=4 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.728     5.280    clk_IBUF_BUFG
    SLICE_X35Y135        FDRE                                         r  passwd_try_reg[24]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y135        FDRE (Prop_fdre_C_Q)         0.456     5.736 f  passwd_try_reg[24]_rep/Q
                         net (fo=108, routed)         2.223     7.958    passwd_try_reg[24]_rep_n_0
    SLICE_X12Y94         LUT3 (Prop_lut3_I0_O)        0.124     8.082 r  word[1][24]_i_1020/O
                         net (fo=1, routed)           0.806     8.888    word[1][24]_i_1020_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.395 r  word_reg[1][24]_i_953/CO[3]
                         net (fo=1, routed)           0.000     9.395    word_reg[1][24]_i_953_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.729 r  word_reg[1][24]_i_886/O[1]
                         net (fo=2, routed)           1.111    10.840    word_reg[1][24]_i_886_n_6
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.332    11.172 r  word[1][24]_i_864/O
                         net (fo=2, routed)           0.708    11.880    word[1][24]_i_864_n_0
    SLICE_X10Y97         LUT4 (Prop_lut4_I3_O)        0.331    12.211 r  word[1][24]_i_868/O
                         net (fo=1, routed)           0.000    12.211    word[1][24]_i_868_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.587 r  word_reg[1][24]_i_782/CO[3]
                         net (fo=1, routed)           0.000    12.587    word_reg[1][24]_i_782_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.704 r  word_reg[1][24]_i_705/CO[3]
                         net (fo=1, routed)           0.000    12.704    word_reg[1][24]_i_705_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.821 r  word_reg[1][24]_i_611/CO[3]
                         net (fo=1, routed)           0.001    12.822    word_reg[1][24]_i_611_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.939 r  word_reg[1][24]_i_474/CO[3]
                         net (fo=1, routed)           0.000    12.939    word_reg[1][24]_i_474_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.056 r  word_reg[1][24]_i_295/CO[3]
                         net (fo=1, routed)           0.000    13.056    word_reg[1][24]_i_295_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.173 r  word_reg[1][24]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.173    word_reg[1][24]_i_188_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.290 r  word_reg[1][24]_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.290    word_reg[1][24]_i_98_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.407 r  word_reg[1][24]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.407    word_reg[1][24]_i_67_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.730 r  word_reg[1][24]_i_62/O[1]
                         net (fo=3, routed)           0.908    14.638    word_reg[1][24]_i_62_n_6
    SLICE_X8Y102         LUT3 (Prop_lut3_I2_O)        0.306    14.944 r  word[1][24]_i_60/O
                         net (fo=2, routed)           0.617    15.561    word[1][24]_i_60_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.124    15.685 r  word[1][24]_i_40/O
                         net (fo=2, routed)           0.705    16.391    word[1][24]_i_40_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  word[1][24]_i_44/O
                         net (fo=1, routed)           0.000    16.515    word[1][24]_i_44_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.891 r  word_reg[1][24]_i_28/CO[3]
                         net (fo=1, routed)           0.001    16.891    word_reg[1][24]_i_28_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.214 r  word_reg[1][24]_i_49/O[1]
                         net (fo=4, routed)           0.908    18.122    word_reg[1][24]_i_49_n_6
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.306    18.428 r  word[1][24]_i_37/O
                         net (fo=1, routed)           0.000    18.428    word[1][24]_i_37_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.008 r  word_reg[1][24]_i_20/O[2]
                         net (fo=1, routed)           0.498    19.506    word_reg[1][24]_i_20_n_5
    SLICE_X6Y100         LUT2 (Prop_lut2_I1_O)        0.302    19.808 r  word[1][24]_i_31/O
                         net (fo=1, routed)           0.000    19.808    word[1][24]_i_31_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.341 r  word_reg[1][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.341    word_reg[1][24]_i_19_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.560 r  word_reg[1][30]_i_25/O[0]
                         net (fo=1, routed)           0.746    21.306    hash0/word_reg[1][30]_i_7_2[0]
    SLICE_X12Y101        LUT2 (Prop_lut2_I1_O)        0.295    21.601 r  hash0/word[1][30]_i_14/O
                         net (fo=1, routed)           0.000    21.601    hash0/word[1][30]_i_14_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.179 f  hash0/word_reg[1][30]_i_7/O[2]
                         net (fo=1, routed)           0.644    22.824    hash0/word_reg[1][30]_i_7_n_5
    SLICE_X19Y105        LUT1 (Prop_lut1_I0_O)        0.301    23.125 r  hash0/word[1][24]_i_10/O
                         net (fo=1, routed)           0.000    23.125    hash0/word[1][24]_i_10_n_0
    SLICE_X19Y105        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    23.439 r  hash0/word_reg[1][24]_i_3/CO[2]
                         net (fo=52, routed)          0.772    24.211    hash0/CO[0]
    SLICE_X19Y107        LUT3 (Prop_lut3_I1_O)        0.313    24.524 r  hash0/word[1][30]_i_6/O
                         net (fo=12, routed)          0.826    25.350    data_in_241[11]
    SLICE_X19Y111        LUT6 (Prop_lut6_I2_O)        0.124    25.474 r  word[1][27]_i_25/O
                         net (fo=6, routed)           0.691    26.164    word[1][27]_i_25_n_0
    SLICE_X23Y111        LUT6 (Prop_lut6_I0_O)        0.124    26.288 r  word[1][27]_i_29/O
                         net (fo=1, routed)           0.000    26.288    word[1][27]_i_29_n_0
    SLICE_X23Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.686 r  word_reg[1][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.686    word_reg[1][27]_i_13_n_0
    SLICE_X23Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.020 r  word_reg[1][27]_i_18/O[1]
                         net (fo=3, routed)           0.868    27.888    hash0/word_reg[1][27]_i_2_1[1]
    SLICE_X23Y109        LUT5 (Prop_lut5_I1_O)        0.303    28.191 r  hash0/word[1][27]_i_9/O
                         net (fo=1, routed)           0.000    28.191    hash0/word[1][27]_i_9_n_0
    SLICE_X23Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.771 r  hash0/word_reg[1][27]_i_2/O[2]
                         net (fo=3, routed)           0.464    29.236    hash0/word_reg[1][27]_i_2_n_5
    SLICE_X23Y106        LUT4 (Prop_lut4_I0_O)        0.302    29.538 r  hash0/word[1][30]_i_9/O
                         net (fo=1, routed)           0.529    30.067    hash0/word[1][30]_i_9_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    30.512 r  hash0/word_reg[1][30]_i_5/CO[1]
                         net (fo=6, routed)           0.702    31.214    hash0/word_reg[1][30]_i_5_n_2
    SLICE_X23Y113        LUT5 (Prop_lut5_I1_O)        0.329    31.543 r  hash0/word[1][29]_i_1/O
                         net (fo=3, routed)           0.637    32.180    p_1_in[5]
    SLICE_X23Y119        FDRE                                         r  row_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        1.599    14.970    clk_IBUF_BUFG
    SLICE_X23Y119        FDRE                                         r  row_A_reg[4]/C
                         clock pessimism              0.268    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X23Y119        FDRE (Setup_fdre_C_D)       -0.067    15.136    row_A_reg[4]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -32.180    
  -------------------------------------------------------------------
                         slack                                -17.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 hash0/h2_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.563%)  route 0.284ns (60.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.642     1.556    hash0/clk_IBUF_BUFG
    SLICE_X24Y143        FDSE                                         r  hash0/h2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y143        FDSE (Prop_fdse_C_Q)         0.141     1.697 r  hash0/h2_reg[6]/Q
                         net (fo=4, routed)           0.284     1.981    hash0/data_out[62]
    SLICE_X36Y143        LUT5 (Prop_lut5_I3_O)        0.045     2.026 r  hash0/c[6]_i_1/O
                         net (fo=1, routed)           0.000     2.026    hash0/c[6]_i_1_n_0
    SLICE_X36Y143        FDRE                                         r  hash0/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.914     2.072    hash0/clk_IBUF_BUFG
    SLICE_X36Y143        FDRE                                         r  hash0/c_reg[6]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X36Y143        FDRE (Hold_fdre_C_D)         0.092     1.911    hash0/c_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hash0/c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.684%)  route 0.295ns (61.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.641     1.555    hash0/clk_IBUF_BUFG
    SLICE_X33Y144        FDRE                                         r  hash0/c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y144        FDRE (Prop_fdre_C_Q)         0.141     1.696 r  hash0/c_reg[9]/Q
                         net (fo=5, routed)           0.295     1.991    hash0/c[9]
    SLICE_X36Y143        LUT5 (Prop_lut5_I4_O)        0.045     2.036 r  hash0/d[9]_i_1/O
                         net (fo=1, routed)           0.000     2.036    hash0/d[9]_i_1_n_0
    SLICE_X36Y143        FDRE                                         r  hash0/d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.914     2.072    hash0/clk_IBUF_BUFG
    SLICE_X36Y143        FDRE                                         r  hash0/d_reg[9]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X36Y143        FDRE (Hold_fdre_C_D)         0.092     1.911    hash0/d_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hash0/h1_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/b_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.710%)  route 0.294ns (61.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.642     1.556    hash0/clk_IBUF_BUFG
    SLICE_X31Y147        FDSE                                         r  hash0/h1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y147        FDSE (Prop_fdse_C_Q)         0.141     1.697 r  hash0/h1_reg[22]/Q
                         net (fo=4, routed)           0.294     1.991    hash0/data_out[78]
    SLICE_X39Y148        LUT5 (Prop_lut5_I3_O)        0.045     2.036 r  hash0/b[22]_i_1/O
                         net (fo=1, routed)           0.000     2.036    hash0/b[22]_i_1_n_0
    SLICE_X39Y148        FDRE                                         r  hash0/b_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.915     2.073    hash0/clk_IBUF_BUFG
    SLICE_X39Y148        FDRE                                         r  hash0/b_reg[22]/C
                         clock pessimism             -0.254     1.820    
    SLICE_X39Y148        FDRE (Hold_fdre_C_D)         0.091     1.911    hash0/b_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 hash0/c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.197%)  route 0.342ns (64.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.641     1.555    hash0/clk_IBUF_BUFG
    SLICE_X32Y145        FDRE                                         r  hash0/c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.141     1.696 r  hash0/c_reg[13]/Q
                         net (fo=5, routed)           0.342     2.038    hash0/c[13]
    SLICE_X42Y146        LUT5 (Prop_lut5_I4_O)        0.045     2.083 r  hash0/d[13]_i_1/O
                         net (fo=1, routed)           0.000     2.083    hash0/d[13]_i_1_n_0
    SLICE_X42Y146        FDRE                                         r  hash0/d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.914     2.072    hash0/clk_IBUF_BUFG
    SLICE_X42Y146        FDRE                                         r  hash0/d_reg[13]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X42Y146        FDRE (Hold_fdre_C_D)         0.120     1.939    hash0/d_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 hash0/h2_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.380%)  route 0.325ns (63.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.642     1.556    hash0/clk_IBUF_BUFG
    SLICE_X24Y143        FDSE                                         r  hash0/h2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y143        FDSE (Prop_fdse_C_Q)         0.141     1.697 r  hash0/h2_reg[7]/Q
                         net (fo=4, routed)           0.325     2.022    hash0/data_out[63]
    SLICE_X36Y143        LUT5 (Prop_lut5_I3_O)        0.045     2.067 r  hash0/c[7]_i_1/O
                         net (fo=1, routed)           0.000     2.067    hash0/c[7]_i_1_n_0
    SLICE_X36Y143        FDRE                                         r  hash0/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.914     2.072    hash0/clk_IBUF_BUFG
    SLICE_X36Y143        FDRE                                         r  hash0/c_reg[7]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X36Y143        FDRE (Hold_fdre_C_D)         0.092     1.911    hash0/c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 lcd0/text_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_rs_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.667     1.581    lcd0/clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  lcd0/text_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.141     1.722 r  lcd0/text_count_reg[22]/Q
                         net (fo=13, routed)          0.077     1.799    lcd0/text_count_reg[22]
    SLICE_X5Y133         LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  lcd0/text_rs_i_1/O
                         net (fo=1, routed)           0.000     1.844    lcd0/text_rs
    SLICE_X5Y133         FDRE                                         r  lcd0/text_rs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.939     2.097    lcd0/clk_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  lcd0/text_rs_reg/C
                         clock pessimism             -0.504     1.594    
    SLICE_X5Y133         FDRE (Hold_fdre_C_D)         0.091     1.685    lcd0/text_rs_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hash0/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/h1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.268ns (50.561%)  route 0.262ns (49.439%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.640     1.554    hash0/clk_IBUF_BUFG
    SLICE_X36Y143        FDRE                                         r  hash0/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  hash0/b_reg[6]/Q
                         net (fo=7, routed)           0.262     1.957    hash0/b[6]
    SLICE_X31Y143        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.084 r  hash0/h1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.084    hash0/h1_reg[4]_i_1_n_4
    SLICE_X31Y143        FDSE                                         r  hash0/h1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.914     2.072    hash0/clk_IBUF_BUFG
    SLICE_X31Y143        FDSE                                         r  hash0/h1_reg[7]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X31Y143        FDSE (Hold_fdse_C_D)         0.105     1.924    hash0/h1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 hash0/h0_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/a_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.719%)  route 0.081ns (30.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.645     1.559    hash0/clk_IBUF_BUFG
    SLICE_X19Y148        FDSE                                         r  hash0/h0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y148        FDSE (Prop_fdse_C_Q)         0.141     1.700 r  hash0/h0_reg[26]/Q
                         net (fo=4, routed)           0.081     1.781    hash0/data_out[98]
    SLICE_X18Y148        LUT5 (Prop_lut5_I3_O)        0.045     1.826 r  hash0/a[26]_i_1/O
                         net (fo=1, routed)           0.000     1.826    hash0/p_1_in_2[26]
    SLICE_X18Y148        FDRE                                         r  hash0/a_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.918     2.076    hash0/clk_IBUF_BUFG
    SLICE_X18Y148        FDRE                                         r  hash0/a_reg[26]/C
                         clock pessimism             -0.505     1.572    
    SLICE_X18Y148        FDRE (Hold_fdre_C_D)         0.092     1.664    hash0/a_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 hash0/h0_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.719%)  route 0.081ns (30.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.645     1.559    hash0/clk_IBUF_BUFG
    SLICE_X19Y149        FDSE                                         r  hash0/h0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDSE (Prop_fdse_C_Q)         0.141     1.700 r  hash0/h0_reg[30]/Q
                         net (fo=4, routed)           0.081     1.781    hash0/data_out[102]
    SLICE_X18Y149        LUT5 (Prop_lut5_I3_O)        0.045     1.826 r  hash0/a[30]_i_1/O
                         net (fo=1, routed)           0.000     1.826    hash0/p_1_in_2[30]
    SLICE_X18Y149        FDRE                                         r  hash0/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.918     2.076    hash0/clk_IBUF_BUFG
    SLICE_X18Y149        FDRE                                         r  hash0/a_reg[30]/C
                         clock pessimism             -0.505     1.572    
    SLICE_X18Y149        FDRE (Hold_fdre_C_D)         0.092     1.664    hash0/a_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 hash0/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hash0/h2_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.251ns (46.699%)  route 0.286ns (53.301%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.639     1.553    hash0/clk_IBUF_BUFG
    SLICE_X36Y142        FDRE                                         r  hash0/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  hash0/c_reg[1]/Q
                         net (fo=5, routed)           0.286     1.980    hash0/c[1]
    SLICE_X24Y142        LUT2 (Prop_lut2_I0_O)        0.045     2.025 r  hash0/h2[0]_i_4/O
                         net (fo=1, routed)           0.000     2.025    hash0/h2[0]_i_4_n_0
    SLICE_X24Y142        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.090 r  hash0/h2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.090    hash0/h2_reg[0]_i_1_n_6
    SLICE_X24Y142        FDSE                                         r  hash0/h2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1123, routed)        0.915     2.073    hash0/clk_IBUF_BUFG
    SLICE_X24Y142        FDSE                                         r  hash0/h2_reg[1]/C
                         clock pessimism             -0.254     1.820    
    SLICE_X24Y142        FDSE (Hold_fdse_C_D)         0.105     1.925    hash0/h2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y147    FSM_onehot_P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y147    FSM_onehot_P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y147   FSM_onehot_P_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y147    FSM_onehot_P_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y122    clock_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y124    clock_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y124    clock_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y125    clock_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y125    clock_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y147   FSM_onehot_P_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y147   FSM_onehot_P_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y122    clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y122    clock_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y147   FSM_onehot_P_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y147   FSM_onehot_P_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y147    FSM_onehot_P_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y122    clock_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y122    clock_reg[0]/C



