Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     13.271       0.000              0           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              1.477       0.000              0           4158
 pix_clk_in             pix_clk_in                   2.072       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                 2.349       0.000              0          16387
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 pix_clk_out            pix_clk_out                  0.686       0.000              0           4245
 cmos1_pclk             cmos1_pclk                   8.898       0.000              0             60
 cmos2_pclk             cmos2_pclk                   9.635       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.007       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            11.004       0.000              0             18
 cmos2_pclk_16bit       cmos2_pclk_16bit            17.264       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            14.840       0.000              0             18
 clk_25M                clk_25M                     37.179       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    93.911       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK              23.863       0.000              0           1513
 DebugCore_CAPTURE      DebugCore_JCLK              19.223       0.000              0            100
 DebugCore_JCLK         DebugCore_CAPTURE           47.648       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     -0.074      -0.074              1           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.209       0.000              0           4158
 pix_clk_in             pix_clk_in                   0.311       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                -0.170      -1.660             37          16387
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 pix_clk_out            pix_clk_out                  0.255       0.000              0           4245
 cmos1_pclk             cmos1_pclk                   0.342       0.000              0             60
 cmos2_pclk             cmos2_pclk                   0.347       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.255       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            -0.119      -0.476              8             18
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.252       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            -5.371     -91.826             18             18
 clk_25M                clk_25M                      0.371       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     0.281       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK               0.314       0.000              0           1513
 DebugCore_CAPTURE      DebugCore_JCLK              24.745       0.000              0            100
 DebugCore_JCLK         DebugCore_CAPTURE            0.429       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     15.494       0.000              0            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              4.485       0.000              0           1305
 pix_clk_in             pix_clk_in                   3.656       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 4.381       0.000              0           2500
 pix_clk_out            pix_clk_out                  1.679       0.000              0            294
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.035       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.992       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    97.255       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     -0.486      -0.972              2            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.471       0.000              0           1305
 pix_clk_in             pix_clk_in                   1.015       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 0.391       0.000              0           2500
 pix_clk_out            pix_clk_out                  1.280       0.000              0            294
 cmos1_pclk_16bit       cmos1_pclk_16bit             1.286       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit             1.302       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     1.216       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     15.384       0.000              0           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              3.351       0.000              0           4158
 pix_clk_in             pix_clk_in                   3.261       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                 4.562       0.000              0          16387
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 pix_clk_out            pix_clk_out                  2.372       0.000              0           4245
 cmos1_pclk             cmos1_pclk                   9.742       0.000              0             60
 cmos2_pclk             cmos2_pclk                  10.237       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.399       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            11.263       0.000              0             18
 cmos2_pclk_16bit       cmos2_pclk_16bit            19.168       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            13.866       0.000              0             18
 clk_25M                clk_25M                     37.905       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    95.706       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK              24.190       0.000              0           1513
 DebugCore_CAPTURE      DebugCore_JCLK              20.931       0.000              0            100
 DebugCore_JCLK         DebugCore_CAPTURE           48.230       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.063       0.000              0           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.154       0.000              0           4158
 pix_clk_in             pix_clk_in                   0.239       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                -0.179      -4.454             75          16387
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 pix_clk_out            pix_clk_out                  0.177       0.000              0           4245
 cmos1_pclk             cmos1_pclk                   0.259       0.000              0             60
 cmos2_pclk             cmos2_pclk                   0.265       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.197       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            -0.073      -0.293              8             18
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.195       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            -3.378     -57.697             18             18
 clk_25M                clk_25M                      0.300       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     0.213       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           1513
 DebugCore_CAPTURE      DebugCore_JCLK              24.940       0.000              0            100
 DebugCore_JCLK         DebugCore_CAPTURE            0.548       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     16.726       0.000              0            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              5.481       0.000              0           1305
 pix_clk_in             pix_clk_in                   4.521       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 5.864       0.000              0           2500
 pix_clk_out            pix_clk_out                  3.115       0.000              0            294
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.142       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.821       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    97.969       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.086       0.000              0            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.372       0.000              0           1305
 pix_clk_in             pix_clk_in                   0.735       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 0.246       0.000              0           2500
 pix_clk_out            pix_clk_out                  0.904       0.000              0            294
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.943       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.914       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     0.925       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

