#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Jun 12 18:38:16 2025
# Process ID         : 35836
# Current directory  : C:/Git/PLC2/Training/StopWatch/project/4_WithTiming.runs/synth_1
# Command line       : vivado.exe -log toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file           : C:/Git/PLC2/Training/StopWatch/project/4_WithTiming.runs/synth_1/toplevel.vds
# Journal file       : C:/Git/PLC2/Training/StopWatch/project/4_WithTiming.runs/synth_1\vivado.jou
# Running On         : Paebbels
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i9-11950H @ 2.60GHz
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34048 MB
# Swap memory        : 28991 MB
# Total Virtual      : 63039 MB
# Available Virtual  : 29171 MB
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a100tcsg324-1 -assert -incremental_mode off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24240
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.906 ; gain = 494.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/Git/PLC2/Training/StopWatch/src/toplevel.WithTiming.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'ClockNetwork' [C:/Git/PLC2/Training/StopWatch/src/ClockNetwork.vhdl:33]
	Parameter CLOCK_IN_FREQ bound to: 100000000.000000 - type: double 
INFO: [Synth 8-638] synthesizing module 'sync_Bits_Xilinx' [C:/Git/PLC2/Training/StopWatch/src/sync_Bits_Xilinx.vhdl:101]
INFO: [Synth 8-638] synthesizing module 'sync_Bit_Xilinx' [C:/Git/PLC2/Training/StopWatch/src/sync_Bits_Xilinx.vhdl:119]
	Parameter INIT bound to: 1'b0 
	Parameter SYNC_DEPTH bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF1_METASTABILITY_FFS' to cell 'FD' [C:/Git/PLC2/Training/StopWatch/src/sync_Bits_Xilinx.vhdl:144]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF2' to cell 'FD' [C:/Git/PLC2/Training/StopWatch/src/sync_Bits_Xilinx.vhdl:154]
INFO: [Synth 8-256] done synthesizing module 'sync_Bit_Xilinx' (0#1) [C:/Git/PLC2/Training/StopWatch/src/sync_Bits_Xilinx.vhdl:119]
INFO: [Synth 8-256] done synthesizing module 'sync_Bits_Xilinx' (0#1) [C:/Git/PLC2/Training/StopWatch/src/sync_Bits_Xilinx.vhdl:101]
INFO: [Synth 8-113] binding component instance 'BUFR_Control_Clock' to cell 'BUFG' [C:/Git/PLC2/Training/StopWatch/src/ClockNetwork.vhdl:67]
INFO: [Synth 8-113] binding component instance 'BUFG_MMCM_Clock_100MHz' to cell 'BUFG' [C:/Git/PLC2/Training/StopWatch/src/ClockNetwork.vhdl:76]
INFO: [Synth 8-113] binding component instance 'BUFG_MMCM_Clock_200MHz' to cell 'BUFG' [C:/Git/PLC2/Training/StopWatch/src/ClockNetwork.vhdl:83]
	Parameter BANDWIDTH bound to: LOW - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000480 - type: double 
	Parameter REF_JITTER2 bound to: 0.000480 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'System_MMCM' to cell 'MMCME2_ADV' [C:/Git/PLC2/Training/StopWatch/src/ClockNetwork.vhdl:92]
INFO: [Synth 8-256] done synthesizing module 'ClockNetwork' (0#1) [C:/Git/PLC2/Training/StopWatch/src/ClockNetwork.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'sync_Bits_Xilinx__parameterized0' [C:/Git/PLC2/Training/StopWatch/src/sync_Bits_Xilinx.vhdl:101]
	Parameter BITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_Bits_Xilinx__parameterized0' (0#1) [C:/Git/PLC2/Training/StopWatch/src/sync_Bits_Xilinx.vhdl:101]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Git/PLC2/Training/StopWatch/src/Debouncer.vhdl:23]
	Parameter CLOCK_FREQ bound to: 64'b0000000000000000000000000000000000000101111101011110000100000000 
	Parameter BITS bound to: 2 - type: integer 
INFO: [Synth 8-6031] RTL report: "TimingToCycles(time, freq): period=10.000000 ns -- 0.000000 fs" [C:/Git/PLC2/Training/StopWatch/src/Utilities.pkg.vhdl:118]
INFO: [Synth 8-63] RTL assertion: "CLOCK_FREQ:           100.000000 ns" [C:/Git/PLC2/Training/StopWatch/src/Debouncer.vhdl:28]
INFO: [Synth 8-63] RTL assertion: "DEBOUNCE_TIME:        3.000000 ms" [C:/Git/PLC2/Training/StopWatch/src/Debouncer.vhdl:29]
INFO: [Synth 8-6031] RTL report: "TimingToCycles(time, freq): period=10.000000 ns -- 0.000000 fs" [C:/Git/PLC2/Training/StopWatch/src/Utilities.pkg.vhdl:118]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (0#1) [C:/Git/PLC2/Training/StopWatch/src/Debouncer.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'Stopwatch' [C:/Git/PLC2/Training/StopWatch/src/StopWatch.vhdl:28]
	Parameter CLOCK_FREQ bound to: 64'b0000000000000000000000000000000000000101111101011110000100000000 
	Parameter TIMEBASE bound to: 10000000000000 - type: long integer 
	Parameter CONFIG bound to: 128'b00000000000000000000000000010100000000000000000000000000000011000000000000000000000000000001010000000000000000000000000000001100 
INFO: [Synth 8-6031] RTL report: "TimingToCycles(freq, freq): delay=100.000000 ms" [C:/Git/PLC2/Training/StopWatch/src/Utilities.pkg.vhdl:109]
INFO: [Synth 8-6031] RTL report: "TimingToCycles(time, freq): period=10.000000 ns -- 0.000000 fs" [C:/Git/PLC2/Training/StopWatch/src/Utilities.pkg.vhdl:118]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Git/PLC2/Training/StopWatch/src/Counter.vhdl:24]
	Parameter MODULO bound to: 10000000 - type: integer 
	Parameter BITS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (0#1) [C:/Git/PLC2/Training/StopWatch/src/Counter.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized0' [C:/Git/PLC2/Training/StopWatch/src/Counter.vhdl:24]
	Parameter MODULO bound to: 10 - type: integer 
	Parameter BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized0' (0#1) [C:/Git/PLC2/Training/StopWatch/src/Counter.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [C:/Git/PLC2/Training/StopWatch/src/Counter.vhdl:24]
	Parameter MODULO bound to: 6 - type: integer 
	Parameter BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (0#1) [C:/Git/PLC2/Training/StopWatch/src/Counter.vhdl:24]
INFO: [Synth 8-6031] RTL report: "TimingToCycles(freq, freq): delay=100.000000 ms" [C:/Git/PLC2/Training/StopWatch/src/Utilities.pkg.vhdl:109]
INFO: [Synth 8-6031] RTL report: "TimingToCycles(time, freq): period=10.000000 ns -- 0.000000 fs" [C:/Git/PLC2/Training/StopWatch/src/Utilities.pkg.vhdl:118]
INFO: [Synth 8-256] done synthesizing module 'Stopwatch' (0#1) [C:/Git/PLC2/Training/StopWatch/src/StopWatch.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'seg7_Display' [C:/Git/PLC2/Training/StopWatch/src/seg7_Display.vhdl:27]
	Parameter CLOCK_FREQ bound to: 64'b0000000000000000000000000000000000000101111101011110000100000000 
	Parameter DIGITS bound to: 4 - type: integer 
INFO: [Synth 8-6031] RTL report: "TimingToCycles(freq, freq): delay=1.000000 ms" [C:/Git/PLC2/Training/StopWatch/src/Utilities.pkg.vhdl:109]
INFO: [Synth 8-6031] RTL report: "TimingToCycles(time, freq): period=10.000000 ns -- 0.000000 fs" [C:/Git/PLC2/Training/StopWatch/src/Utilities.pkg.vhdl:118]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized2' [C:/Git/PLC2/Training/StopWatch/src/Counter.vhdl:24]
	Parameter MODULO bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized2' (0#1) [C:/Git/PLC2/Training/StopWatch/src/Counter.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized3' [C:/Git/PLC2/Training/StopWatch/src/Counter.vhdl:24]
	Parameter MODULO bound to: 4 - type: integer 
	Parameter BITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized3' (0#1) [C:/Git/PLC2/Training/StopWatch/src/Counter.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'seg7_Encoder' [C:/Git/PLC2/Training/StopWatch/src/seg7_Encoder.vhdl:17]
INFO: [Synth 8-226] default block is never used [C:/Git/PLC2/Training/StopWatch/src/seg7_Encoder.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'seg7_Encoder' (0#1) [C:/Git/PLC2/Training/StopWatch/src/seg7_Encoder.vhdl:17]
INFO: [Synth 8-6031] RTL report: "TimingToCycles(freq, freq): delay=1.000000 ms" [C:/Git/PLC2/Training/StopWatch/src/Utilities.pkg.vhdl:109]
INFO: [Synth 8-6031] RTL report: "TimingToCycles(time, freq): period=10.000000 ns -- 0.000000 fs" [C:/Git/PLC2/Training/StopWatch/src/Utilities.pkg.vhdl:118]
INFO: [Synth 8-256] done synthesizing module 'seg7_Display' (0#1) [C:/Git/PLC2/Training/StopWatch/src/seg7_Display.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (0#1) [C:/Git/PLC2/Training/StopWatch/src/toplevel.WithTiming.vhdl:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.539 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.539 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.539 ; gain = 606.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1316.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Git/PLC2/Training/StopWatch/project/4_WithTiming.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Git/PLC2/Training/StopWatch/project/4_WithTiming.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  FD => FDRE: 10 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1389.562 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.562 ; gain = 679.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.562 ; gain = 679.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.562 ; gain = 679.117
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Stopwatch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_reset |                             0001 |                               00
                 st_idle |                             0010 |                               01
             st_counting |                             0100 |                               10
                st_pause |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'Stopwatch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.562 ; gain = 679.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (gen[0].Sync/FF2) is unused and will be removed from module sync_Bits_Xilinx__2.
WARNING: [Synth 8-3332] Sequential element (gen[0].Sync/FF2) is unused and will be removed from module sync_Bits_Xilinx.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1389.562 ; gain = 679.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1522.004 ; gain = 811.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1522.227 ; gain = 811.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1550.859 ; gain = 840.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1766.477 ; gain = 1056.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1766.477 ; gain = 1056.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1766.477 ; gain = 1056.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1766.477 ; gain = 1056.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1766.477 ; gain = 1056.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1766.477 ; gain = 1056.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    11|
|3     |LUT1       |     9|
|4     |LUT2       |    13|
|5     |LUT3       |    14|
|6     |LUT4       |    22|
|7     |LUT5       |     8|
|8     |LUT6       |    14|
|9     |MMCME2_ADV |     1|
|10    |FD         |     8|
|11    |FDRE       |    81|
|12    |FDSE       |    12|
|13    |IBUF       |     3|
|14    |OBUF       |    16|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1766.477 ; gain = 1056.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1766.477 ; gain = 983.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1766.477 ; gain = 1056.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1766.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  FD => FDRE: 8 instances

Synth Design complete | Checksum: 653e62d0
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1779.379 ; gain = 1271.582
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1779.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Git/PLC2/Training/StopWatch/project/4_WithTiming.runs/synth_1/toplevel.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 12 18:38:58 2025...
