# do gfmul_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying /home/daniel/Software/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:17 on Jun 13,2019
# vcom -reportprogress 300 -93 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gfmul
# -- Compiling architecture rtl of gfmul
# End time: 19:43:17 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:17 on Jun 13,2019
# vcom -reportprogress 300 -93 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity gfmulTb
# -- Compiling architecture sim of gfmulTb
# -- Loading entity gfmul
# End time: 19:43:17 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  gfmulTb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" gfmulTb 
# Start time: 19:43:17 on Jun 13,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.gfmultb(sim)
# Loading work.gfmul(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
# ** Note: End of First Multiply after: 64operations
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Failure: SImulation Finished
#    Time: 680 ns  Iteration: 0  Process: /gfmultb/line__74 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Break in Process line__74 at /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd line 116
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:08 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gfmul
# -- Compiling architecture rtl of gfmul
# End time: 20:11:08 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:08 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity gfmulTb
# -- Compiling architecture sim of gfmulTb
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(47): (vcom-1136) Unknown identifier "vtemp".
# -- Loading entity gfmul
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(120): VHDL Compiler exiting
# End time: 20:11:08 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:21 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gfmul
# -- Compiling architecture rtl of gfmul
# End time: 20:11:21 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:21 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity gfmulTb
# -- Compiling architecture sim of gfmulTb
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(47): Variable "v_temp" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.STRING.
# -- Loading entity gfmul
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(120): VHDL Compiler exiting
# End time: 20:11:21 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:31 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gfmul
# -- Compiling architecture rtl of gfmul
# End time: 20:12:31 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:31 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity gfmulTb
# -- Compiling architecture sim of gfmulTb
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(47): Variable "v_temp" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.INTEGER.
# -- Loading entity gfmul
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(120): VHDL Compiler exiting
# End time: 20:12:31 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:50 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gfmul
# -- Compiling architecture rtl of gfmul
# End time: 20:12:50 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:50 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity gfmulTb
# -- Compiling architecture sim of gfmulTb
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(47): Attribute "image" requires a scalar type mark prefix.
# -- Loading entity gfmul
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(120): VHDL Compiler exiting
# End time: 20:12:50 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:53 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gfmul
# -- Compiling architecture rtl of gfmul
# End time: 20:12:53 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:53 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity gfmulTb
# -- Compiling architecture sim of gfmulTb
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(47): Attribute "image" requires a scalar type mark prefix.
# -- Loading entity gfmul
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(120): VHDL Compiler exiting
# End time: 20:12:53 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:15 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gfmul
# -- Compiling architecture rtl of gfmul
# End time: 20:13:15 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:15 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity gfmulTb
# -- Compiling architecture sim of gfmulTb
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(47): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
# -- Loading entity gfmul
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(120): VHDL Compiler exiting
# End time: 20:13:15 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gfmul
# -- Compiling architecture rtl of gfmul
# End time: 20:13:43 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity gfmulTb
# -- Compiling architecture sim of gfmulTb
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(47): (vcom-1600) No feasible entries for subprogram "TO_UNSIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_UNSIGNED[NATURAL, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1461)
# -- Loading entity gfmul
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd(120): VHDL Compiler exiting
# End time: 20:13:43 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:18 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gfmul
# -- Compiling architecture rtl of gfmul
# End time: 20:14:18 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:18 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity gfmulTb
# -- Compiling architecture sim of gfmulTb
# -- Loading entity gfmul
# End time: 20:14:18 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.gfmultb(sim)
# Loading work.gfmul(rtl)
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
# ** Note: 0
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 39
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 105
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 210
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 185
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 111
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 249
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 200
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 38
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 106
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 212
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 181
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 119
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 200
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 171
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 40
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 120
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 240
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 253
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 231
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 251
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 195
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 183
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 196
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 149
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 55
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 110
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 107
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 97
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 245
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 2
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 4
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 8
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 16
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 213
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 66
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 184
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 213
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 183
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 115
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 230
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 105
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 106
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 143
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 140
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 5
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 10
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 20
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 167
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 220
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Failure: SImulation Finished
#    Time: 680 ns  Iteration: 0  Process: /gfmultb/line__75 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Break in Process line__75 at /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd line 117
add wave -position 6  sim:/gfmultb/i_gfmul1/rslt_lfsr
add wave -position 7  sim:/gfmultb/i_gfmul1/rslt_mulv
restart
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
# ** Note: 0
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 39
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 105
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 210
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 185
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 111
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 249
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 200
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 38
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 106
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 212
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 181
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 119
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 200
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 171
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 40
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 120
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 240
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 253
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 231
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 251
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 195
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 183
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 196
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 149
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 55
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 110
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 107
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 97
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 245
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 2
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 4
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 8
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 16
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 213
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 66
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 184
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 213
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 183
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 115
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 230
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 105
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 106
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 143
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 140
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 5
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 10
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 20
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 167
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 220
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Failure: SImulation Finished
#    Time: 680 ns  Iteration: 0  Process: /gfmultb/line__75 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Break in Process line__75 at /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd line 117
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:05 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gfmul
# -- Compiling architecture rtl of gfmul
# End time: 20:59:05 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:05 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity gfmulTb
# -- Compiling architecture sim of gfmulTb
# -- Loading entity gfmul
# End time: 20:59:05 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.gfmultb(sim)
# Loading work.gfmul(rtl)
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
# ** Note: 0
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 39
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 105
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 210
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 185
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 111
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 249
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 200
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 20 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 38
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 106
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 212
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 181
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 119
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 200
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 171
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 100 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 40
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 120
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 240
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 253
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 231
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 251
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 195
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 180 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 183
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 196
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 149
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 55
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 110
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 107
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 97
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 260 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 245
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 2
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 4
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 8
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 16
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 213
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 66
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 340 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 184
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 213
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 183
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 115
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 230
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 105
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 106
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 420 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 0
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 143
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 140
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 5
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 10
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 20
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 167
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: 220
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Note: End of First Multiply after: 64operations
#    Time: 500 ns  Iteration: 0  Instance: /gfmultb
# ** Failure: SImulation Finished
#    Time: 680 ns  Iteration: 0  Process: /gfmultb/line__75 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Break in Process line__75 at /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd line 117
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:44 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gfmul
# -- Compiling architecture rtl of gfmul
# End time: 20:59:44 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:44 on Jun 13,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmulTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity gfmulTb
# -- Compiling architecture sim of gfmulTb
# -- Loading entity gfmul
# End time: 20:59:44 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:59:47 on Jun 13,2019, Elapsed time: 1:16:30
# Errors: 14, Warnings: 32
