# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do vga_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/vga {C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:14 on Nov 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/vga" C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_ctrl.v 
# -- Compiling module vga_ctrl
# 
# Top level modules:
# 	vga_ctrl
# End time: 12:03:14 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/vga {C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_bitgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:14 on Nov 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/vga" C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_bitgen.v 
# -- Compiling module vga_bitgen
# 
# Top level modules:
# 	vga_bitgen
# End time: 12:03:14 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/vga {C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:14 on Nov 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/vga" C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_wrapper.v 
# -- Compiling module vga_wrapper
# 
# Top level modules:
# 	vga_wrapper
# End time: 12:03:14 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/vga {C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:14 on Nov 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/vga" C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_tb.v 
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
# End time: 12:03:14 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/vga {C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:14 on Nov 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/vga" C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_ctrl.v 
# -- Compiling module vga_ctrl
# 
# Top level modules:
# 	vga_ctrl
# End time: 12:03:14 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/delij/Documents/ECE\ 3710/ECE-3710/vga {C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_bitgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:14 on Nov 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/delij/Documents/ECE 3710/ECE-3710/vga" C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_bitgen.v 
# -- Compiling module vga_bitgen
# 
# Top level modules:
# 	vga_bitgen
# End time: 12:03:15 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  vga_ctrl
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" vga_ctrl 
# Start time: 12:03:15 on Nov 27,2018
# Loading work.vga_ctrl
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
vlog -reportprogress 300 -work work {C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_bitgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:52 on Nov 27,2018
# vlog -reportprogress 300 -work work C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_bitgen.v 
# -- Compiling module vga_bitgen
# 
# Top level modules:
# 	vga_bitgen
# End time: 12:03:52 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:52 on Nov 27,2018
# vlog -reportprogress 300 -work work C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_ctrl.v 
# -- Compiling module vga_ctrl
# 
# Top level modules:
# 	vga_ctrl
# End time: 12:03:53 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:53 on Nov 27,2018
# vlog -reportprogress 300 -work work C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_tb.v 
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
# End time: 12:03:53 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:53 on Nov 27,2018
# vlog -reportprogress 300 -work work C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_wrapper.v 
# -- Compiling module vga_wrapper
# 
# Top level modules:
# 	vga_wrapper
# End time: 12:03:53 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" work.vga_tb
# End time: 12:04:03 on Nov 27,2018, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" work.vga_tb 
# Start time: 12:04:03 on Nov 27,2018
# Loading work.vga_tb
# Loading work.vga_ctrl
# Loading work.vga_bitgen
# ** Warning: (vsim-3017) C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_tb.v(13): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /vga_tb/ctrl_test File: C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_ctrl.v
# ** Warning: (vsim-3722) C:/Users/delij/Documents/ECE 3710/ECE-3710/vga/vga_tb.v(13): [TFMPC] - Missing connection for port 'slow_out'.
add wave -position insertpoint  \
sim:/vga_tb/clk \
sim:/vga_tb/reset \
sim:/vga_tb/hCount \
sim:/vga_tb/vCount \
sim:/vga_tb/hSync \
sim:/vga_tb/vSync \
sim:/vga_tb/bright
run
# End time: 12:04:30 on Nov 27,2018, Elapsed time: 0:00:27
# Errors: 0, Warnings: 2
