

================================================================
== Vitis HLS Report for 'AxiStream2Mat'
================================================================
* Date:           Sun May  1 11:32:00 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        color_detect
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max    | min |   max   |   Type   |
    +---------+---------+-----------+-----------+-----+---------+----------+
    |       10|  8294409|  33.330 ns|  27.645 ms|   10|  8294409|  dataflow|
    +---------+---------+-----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                          |                         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |         Instance         |          Module         |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |entry_proc28_U0           |entry_proc28             |        0|        0|       0 ns|       0 ns|    0|        0|       no|
        |last_blk_pxl_width_1_U0   |last_blk_pxl_width_1     |        0|        0|       0 ns|       0 ns|    0|        0|       no|
        |AxiStream2MatStream_2_U0  |AxiStream2MatStream_2_s  |        9|  8294408|  29.997 ns|  27.645 ms|    9|  8294408|       no|
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      12|    -|
|FIFO                 |        -|     -|       22|      64|    -|
|Instance             |        -|     3|     1013|    2338|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      18|    -|
|Register             |        -|     -|        2|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|     1037|    2432|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |         Instance         |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |AxiStream2MatStream_2_U0  |AxiStream2MatStream_2_s  |        0|   3|  1008|  2271|    0|
    |entry_proc28_U0           |entry_proc28             |        0|   0|     2|    47|    0|
    |last_blk_pxl_width_1_U0   |last_blk_pxl_width_1     |        0|   0|     3|    20|    0|
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |Total                     |                         |        0|   3|  1013|  2338|    0|
    +--------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |cols_c_U                  |        0|   5|   0|    -|     3|   32|       96|
    |last_blk_width_channel_U  |        0|  12|   0|    -|     2|    4|        8|
    |rows_c_U                  |        0|   5|   0|    -|     3|   32|       96|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        0|  22|   0|    0|     8|   68|      200|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                             |       and|   0|  0|   2|           1|           1|
    |entry_proc28_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |last_blk_pxl_width_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc28_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  12|           6|           6|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc28_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  18|          4|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc28_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ldata1_dout          |   in|   32|     ap_fifo|         ldata1|       pointer|
|ldata1_empty_n       |   in|    1|     ap_fifo|         ldata1|       pointer|
|ldata1_read          |  out|    1|     ap_fifo|         ldata1|       pointer|
|imgInput_499_din     |  out|   24|     ap_fifo|   imgInput_499|       pointer|
|imgInput_499_full_n  |   in|    1|     ap_fifo|   imgInput_499|       pointer|
|imgInput_499_write   |  out|    1|     ap_fifo|   imgInput_499|       pointer|
|rows_dout            |   in|   32|     ap_fifo|           rows|       pointer|
|rows_empty_n         |   in|    1|     ap_fifo|           rows|       pointer|
|rows_read            |  out|    1|     ap_fifo|           rows|       pointer|
|cols_dout            |   in|   32|     ap_fifo|           cols|       pointer|
|cols_empty_n         |   in|    1|     ap_fifo|           cols|       pointer|
|cols_read            |  out|    1|     ap_fifo|           cols|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
+---------------------+-----+-----+------------+---------------+--------------+

