Warning: Design 'core' has '9' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : core
Version: K-2015.06-SP2
Date   : Fri Mar 21 16:08:51 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory12_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory12_reg_126_/D (EDFQD1)                   0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory12_reg_126_/CP (EDFQD1)                            0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory12_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory12_reg_94_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory12_reg_94_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory12_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory12_reg_92_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory12_reg_92_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory12_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory12_reg_88_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory12_reg_88_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory12_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory12_reg_80_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory12_reg_80_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory10_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory10_reg_126_/D (EDFQD1)                   0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory10_reg_126_/CP (EDFQD1)                            0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory10_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory10_reg_94_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory10_reg_94_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory10_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory10_reg_92_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory10_reg_92_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory10_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory10_reg_88_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory10_reg_88_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory10_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory10_reg_80_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory10_reg_80_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory11_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory11_reg_126_/D (EDFQD1)                   0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory11_reg_126_/CP (EDFQD1)                            0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory11_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory11_reg_94_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory11_reg_94_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory11_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory11_reg_92_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory11_reg_92_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory11_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory11_reg_88_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory11_reg_88_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory11_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory11_reg_80_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory11_reg_80_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory13_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory13_reg_126_/D (EDFQD1)                   0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory13_reg_126_/CP (EDFQD1)                            0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory13_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory13_reg_94_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory13_reg_94_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory13_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory13_reg_92_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory13_reg_92_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory13_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory13_reg_88_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory13_reg_88_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory13_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory13_reg_80_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory13_reg_80_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory14_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory14_reg_126_/D (EDFQD1)                   0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory14_reg_126_/CP (EDFQD1)                            0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory14_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory14_reg_94_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory14_reg_94_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory14_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory14_reg_92_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory14_reg_92_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory14_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory14_reg_88_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory14_reg_88_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory14_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory14_reg_80_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory14_reg_80_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory15_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory15_reg_126_/D (EDFQD1)                   0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory15_reg_126_/CP (EDFQD1)                            0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory15_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory15_reg_94_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory15_reg_94_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory15_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory15_reg_92_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory15_reg_92_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory15_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory15_reg_88_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory15_reg_88_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory15_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory15_reg_80_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory15_reg_80_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_126_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_126_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_94_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_92_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_92_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_88_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_88_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_80_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_80_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_126_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_126_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_94_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_92_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_92_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_88_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_88_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_80_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_80_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory2_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory2_reg_126_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory2_reg_126_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory2_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory2_reg_94_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory2_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory2_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory2_reg_92_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory2_reg_92_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory2_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory2_reg_88_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory2_reg_88_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory2_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory2_reg_80_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory2_reg_80_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory3_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory3_reg_126_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory3_reg_126_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory3_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory3_reg_94_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory3_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory3_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory3_reg_92_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory3_reg_92_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory3_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory3_reg_88_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory3_reg_88_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory3_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory3_reg_80_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory3_reg_80_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory4_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory4_reg_126_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory4_reg_126_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory4_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory4_reg_94_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory4_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory4_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory4_reg_92_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory4_reg_92_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory4_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory4_reg_88_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory4_reg_88_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory4_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory4_reg_80_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory4_reg_80_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory5_reg_126_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_126_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory5_reg_94_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory5_reg_92_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_92_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory5_reg_88_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_88_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory5_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory5_reg_80_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory5_reg_80_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory6_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory6_reg_126_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory6_reg_126_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory6_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory6_reg_94_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory6_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory6_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory6_reg_92_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory6_reg_92_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory6_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory6_reg_88_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory6_reg_88_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory6_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory6_reg_80_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory6_reg_80_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory7_reg_126_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_126_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory7_reg_94_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory7_reg_92_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_92_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory7_reg_88_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_88_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory7_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory7_reg_80_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory7_reg_80_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory8_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory8_reg_126_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory8_reg_126_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory8_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory8_reg_94_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory8_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory8_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory8_reg_92_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory8_reg_92_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory8_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory8_reg_88_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory8_reg_88_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory8_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory8_reg_80_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory8_reg_80_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory9_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[6] (fifo_depth16_bw20_simd1_1)     0.000      0.688 f
  ofifo_inst/out[126] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[126] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[126] (net)                                    0.001               0.000      0.688 f
  U253/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[126] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[126] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[126] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory9_reg_126_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory9_reg_126_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory9_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U15/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U15/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[14] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[14] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U15/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[14] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[94] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[94] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[94] (net)                                     0.001               0.000      0.688 f
  U252/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[94] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[94] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[94] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory9_reg_94_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory9_reg_94_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory9_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U13/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U13/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U14/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U13/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[12] (fifo_depth16_bw20_simd1_3)    0.000      0.688 f
  ofifo_inst/out[92] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[92] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[92] (net)                                     0.001               0.000      0.688 f
  U251/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[92] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[92] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[92] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory9_reg_92_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory9_reg_92_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory9_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U9/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U9/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U10/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[8] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[8] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[8] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[88] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[88] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[88] (net)                                     0.001               0.000      0.688 f
  U235/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[88] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[88] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[88] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory9_reg_88_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory9_reg_88_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory9_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U1/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U1/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U2/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[0] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U1/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[0] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[80] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[80] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[80] (net)                                     0.001               0.000      0.688 f
  U250/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[80] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[80] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[80] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory9_reg_80_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory9_reg_80_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U20/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U20/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U21/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U20/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[19] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[19] (fifo_depth16_bw20_simd1_1)    0.000      0.688 f
  ofifo_inst/out[139] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[139] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[139] (net)                                    0.001               0.000      0.688 f
  U92/Z (MUX2D0)                                                   0.168     0.185      0.873 f
  pmem_in[139] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[139] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[139] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_139_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_139_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U19/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[18] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[18] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[18] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[18] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[18] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U19/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[18] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[18] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[18] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[18] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[18] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[18] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[18] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[18] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[18] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[18] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[18] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[18] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U19/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[18] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[18] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[18] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[18] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[18] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[18] (fifo_depth16_bw20_simd1_1)    0.000      0.688 f
  ofifo_inst/out[138] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[138] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[138] (net)                                    0.001               0.000      0.688 f
  U93/Z (MUX2D0)                                                   0.168     0.185      0.873 f
  pmem_in[138] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[138] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[138] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_138_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_138_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U18/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[17] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U18/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[17] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U19/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[17] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U18/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[17] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[17] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[17] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[17] (fifo_depth16_bw20_simd1_1)    0.000      0.688 f
  ofifo_inst/out[137] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[137] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[137] (net)                                    0.001               0.000      0.688 f
  U94/Z (MUX2D0)                                                   0.168     0.185      0.873 f
  pmem_in[137] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[137] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[137] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_137_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_137_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U17/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[16] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[16] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[16] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[16] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[16] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U17/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[16] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[16] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[16] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[16] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[16] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[16] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[16] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[16] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[16] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[16] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[16] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[16] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U17/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[16] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[16] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[16] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[16] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[16] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[16] (fifo_depth16_bw20_simd1_1)    0.000      0.688 f
  ofifo_inst/out[136] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[136] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[136] (net)                                    0.001               0.000      0.688 f
  U95/Z (MUX2D0)                                                   0.168     0.185      0.873 f
  pmem_in[136] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[136] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[136] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_136_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_136_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U8/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[7] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U8/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[7] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U9/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[7] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U8/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[7] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[7] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[7] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[7] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[87] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[87] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[87] (net)                                     0.001               0.000      0.688 f
  U144/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[87] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[87] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[87] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_87_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_87_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[6] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[86] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[86] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[86] (net)                                     0.001               0.000      0.688 f
  U145/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[86] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[86] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[86] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_86_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_86_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U6/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[5] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U6/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[5] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U7/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[5] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U6/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[5] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[5] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[5] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[5] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[85] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[85] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[85] (net)                                     0.001               0.000      0.688 f
  U146/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[85] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[85] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[85] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_85_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_85_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U5/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[4] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[4] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[4] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[4] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[4] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U5/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[4] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[4] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[4] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[4] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[4] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U6/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[4] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[4] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[4] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[4] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[4] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[4] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[4] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U5/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[4] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[4] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[4] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[4] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[4] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[4] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[84] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[84] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[84] (net)                                     0.001               0.000      0.688 f
  U147/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[84] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[84] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[84] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_84_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_84_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory0_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U4/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[3] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U4/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[3] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U5/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[3] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U4/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[3] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[3] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[3] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[3] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[83] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[83] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[83] (net)                                     0.001               0.000      0.688 f
  U148/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[83] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[83] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[83] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory0_reg_83_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory0_reg_83_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U20/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[19] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[19] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U20/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[19] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[19] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U21/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U20/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[19] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[19] (fifo_depth16_bw20_simd1_1)    0.000      0.688 f
  ofifo_inst/out[139] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[139] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[139] (net)                                    0.001               0.000      0.688 f
  U92/Z (MUX2D0)                                                   0.168     0.185      0.873 f
  pmem_in[139] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[139] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[139] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_139_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_139_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U19/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[18] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[18] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[18] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[18] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[18] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U19/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[18] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[18] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[18] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[18] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[18] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[18] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[18] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[18] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[18] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[18] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[18] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[18] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U19/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[18] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[18] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[18] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[18] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[18] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[18] (fifo_depth16_bw20_simd1_1)    0.000      0.688 f
  ofifo_inst/out[138] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[138] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[138] (net)                                    0.001               0.000      0.688 f
  U93/Z (MUX2D0)                                                   0.168     0.185      0.873 f
  pmem_in[138] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[138] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[138] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_138_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_138_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U18/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[17] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[17] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[17] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U18/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[17] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[17] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[17] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U19/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[17] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[17] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[17] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[17] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U18/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[17] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[17] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[17] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[17] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[17] (fifo_depth16_bw20_simd1_1)    0.000      0.688 f
  ofifo_inst/out[137] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[137] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[137] (net)                                    0.001               0.000      0.688 f
  U94/Z (MUX2D0)                                                   0.168     0.185      0.873 f
  pmem_in[137] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[137] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[137] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_137_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_137_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_17)    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U17/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[16] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[16] (fifo_mux_2_1_bw20_simd1_17)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[16] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[16] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[16] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U17/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[16] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[16] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[16] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[16] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[16] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[16] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[16] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[16] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[16] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[16] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[16] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[16] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U17/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[16] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[16] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[16] (net)    0.001    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[16] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[16] (net)      0.001               0.000      0.688 f
  ofifo_inst/col_idx_6__fifo_instance/out[16] (fifo_depth16_bw20_simd1_1)    0.000      0.688 f
  ofifo_inst/out[136] (net)                              0.001               0.000      0.688 f
  ofifo_inst/out[136] (ofifo_col8_bw20)                                      0.000      0.688 f
  fifo_out[136] (net)                                    0.001               0.000      0.688 f
  U95/Z (MUX2D0)                                                   0.168     0.185      0.873 f
  pmem_in[136] (net)                           16        0.014               0.000      0.873 f
  psum_mem_instance/D[136] (sram_w16_sram_bit160)                            0.000      0.873 f
  psum_mem_instance/D[136] (net)                         0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_136_/D (EDFQD1)                    0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_136_/CP (EDFQD1)                             0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U8/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[7] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[7] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[7] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U8/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[7] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[7] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[7] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U9/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[7] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[7] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[7] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[7] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U8/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[7] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[7] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[7] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[7] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[7] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[87] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[87] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[87] (net)                                     0.001               0.000      0.688 f
  U144/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[87] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[87] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[87] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_87_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_87_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U7/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U7/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U8/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[6] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[6] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U7/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[6] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[6] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[6] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[86] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[86] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[86] (net)                                     0.001               0.000      0.688 f
  U145/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[86] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[86] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[86] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_86_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_86_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U6/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[5] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[5] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[5] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U6/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[5] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[5] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[5] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U7/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[5] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[5] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[5] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[5] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U6/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[5] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[5] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[5] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[5] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[5] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[85] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[85] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[85] (net)                                     0.001               0.000      0.688 f
  U146/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[85] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[85] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[85] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_85_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_85_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U5/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[4] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[4] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[4] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[4] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[4] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U5/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[4] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[4] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[4] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[4] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[4] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U6/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[4] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[4] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[4] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[4] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[4] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[4] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[4] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U5/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[4] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[4] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[4] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[4] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[4] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[4] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[84] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[84] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[84] (net)                                     0.001               0.000      0.688 f
  U147/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[84] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[84] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[84] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_84_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_84_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory1_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U4/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[3] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U4/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[3] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U5/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[3] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U4/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[3] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[3] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[3] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[3] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[83] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[83] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[83] (net)                                     0.001               0.000      0.688 f
  U148/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[83] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[83] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[83] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory1_reg_83_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory1_reg_83_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory2_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U5/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[4] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[4] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[4] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[4] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[4] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U5/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[4] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[4] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[4] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[4] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[4] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U6/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[4] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[4] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[4] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[4] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[4] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[4] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[4] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U5/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[4] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[4] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[4] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[4] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[4] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[4] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[84] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[84] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[84] (net)                                     0.001               0.000      0.688 f
  U147/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[84] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[84] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[84] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory2_reg_84_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory2_reg_84_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_mem_instance/memory2_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit64_0 ZeroWireload       tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit64_1 ZeroWireload       tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  core               ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr8 ZeroWireload tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_3 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_45 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_46 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_47 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_48 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_43 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_42 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_115 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CP (DFQD1)     0.000     0.000 #    0.000 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/Q (DFQD1)      0.079     0.136      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/rd_ptr[0] (net)     6    0.008         0.000      0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.008    0.000     0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.008    0.000    0.136 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/U1/Z (BUFFD6)    0.199    0.149    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/n1 (net)    80    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (fifo_mux_2_1_bw20_simd1_45)    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/sel (net)    0.136    0.000    0.285 r
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/U4/Z (MUX2D0)    0.035    0.129    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (net)     1    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/out[3] (fifo_mux_2_1_bw20_simd1_45)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[3] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in1[3] (net)    0.001    0.000    0.414 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U4/Z (MUX2D0)    0.039    0.091    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (net)     1    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[3] (fifo_mux_2_1_bw20_simd1_43)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[3] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[3] (net)    0.001    0.000    0.505 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U5/Z (MUX2D0)    0.040    0.092    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (net)     1    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[3] (fifo_mux_2_1_bw20_simd1_42)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[3] (fifo_mux_8_1_bw20_simd1_6)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[3] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[3] (net)    0.001    0.000    0.596 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/U4/Z (MUX2D0)    0.040    0.092    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (net)     1    0.001    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[3] (fifo_mux_2_1_bw20_simd1_115)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[3] (net)    0.001    0.000     0.688 f
  ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out[3] (fifo_mux_16_1_bw20_simd1_3)    0.000    0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[3] (net)       0.001               0.000      0.688 f
  ofifo_inst/col_idx_4__fifo_instance/out[3] (fifo_depth16_bw20_simd1_3)     0.000      0.688 f
  ofifo_inst/out[83] (net)                               0.001               0.000      0.688 f
  ofifo_inst/out[83] (ofifo_col8_bw20)                                       0.000      0.688 f
  fifo_out[83] (net)                                     0.001               0.000      0.688 f
  U148/Z (MUX2D0)                                                  0.168     0.185      0.873 f
  pmem_in[83] (net)                            16        0.014               0.000      0.873 f
  psum_mem_instance/D[83] (sram_w16_sram_bit160)                             0.000      0.873 f
  psum_mem_instance/D[83] (net)                          0.014               0.000      0.873 f
  psum_mem_instance/memory2_reg_83_/D (EDFQD1)                     0.168     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  psum_mem_instance/memory2_reg_83_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


1
