14:03:17 **** Build of configuration Debug for project uart_test_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/dani/Desktop/SDU_Master/EmbeddedSystems/assignment/vitis/bitstream_final/export/bitstream_final/bitstream_final.xpfm -domains standalone_psu_cortexa53_0 -bifpath /home/dani/Desktop/SDU_Master/EmbeddedSystems/assignment/vitis/uart_test_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/dani/Desktop/SDU_Master/EmbeddedSystems/assignment/vitis/bitstream_final/export/bitstream_final/bitstream_final.xpfm --sys_config bitstream_final --bif /home/dani/Desktop/SDU_Master/EmbeddedSystems/assignment/vitis/uart_test_system/Debug/system.bif --bitstream /home/dani/Desktop/SDU_Master/EmbeddedSystems/assignment/vitis/uart_test/_ide/bitstream/bitstream_final.bit --elf /home/dani/Desktop/SDU_Master/EmbeddedSystems/assignment/vitis/uart_test/Debug/uart_test.elf,psu_cortexa53_0
creating BOOT.BIN using /home/dani/Desktop/SDU_Master/EmbeddedSystems/assignment/vitis/uart_test/_ide/bitstream/bitstream_final.bit
Running /home/dani/Xilinx/Vitis/2022.2/bin/bootgen -arch zynqmp -image /home/dani/Desktop/SDU_Master/EmbeddedSystems/assignment/vitis/uart_test_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

14:03:23 Build Finished (took 5s.601ms)

