error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/system.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_sys.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_textio.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/v2009.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
testcases/assign_misc_port_withModule2.sv:25: syntax error
testcases/assign_misc_port_withModule2.sv:25: Errors in port declarations.
testcases/assign_misc_port_withModule2.sv:36: syntax error
testcases/assign_misc_port_withModule2.sv:36: Errors in port declarations.
testcases/assign_misc_port_withModule2.sv:41: warning: implicit definition of wire 'o_a'.
testcases/assign_misc_port_withModule2.sv:42: warning: implicit definition of wire 'o_b'.
testcases/assign_misc_port_withModule2.sv:48: syntax error
testcases/assign_misc_port_withModule2.sv:48: Errors in port declarations.
