###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX060)
#  Generated on:      Fri Jun  4 23:36:07 2021
#  Design:            fir_16tap
#  Command:           optDesign -postRoute -hold -outDir reports/postRouteTimingReports
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   y[25] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.896
= Slack Time                   14.104
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.419 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.420 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  104.568 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  104.568 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  104.832 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  104.832 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  105.110 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  105.110 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  105.387 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  105.387 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  105.666 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  105.666 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  105.945 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  105.945 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  106.224 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  106.224 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  106.505 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  106.505 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  106.785 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  106.785 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  107.066 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  107.066 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  107.345 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  107.345 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  107.624 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  107.624 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  107.904 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  107.904 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  108.186 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  108.186 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  108.473 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  108.473 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.654 |  108.758 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  108.758 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.786 |  108.890 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.786 |  108.891 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.900 |  109.004 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.900 |  109.005 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.015 |  109.119 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.119 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.233 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.233 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.242 |  109.347 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.242 |  109.347 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.356 |  109.460 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.356 |  109.460 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.114 |  95.470 |  109.575 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.470 |  109.575 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.584 |  109.688 | 
     | add_0_root_add_0_root_add_94/U3/A2    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.000 |  95.584 |  109.688 | 
     | add_0_root_add_0_root_add_94/U3/ZN    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.113 |  95.698 |  109.802 | 
     | add_0_root_add_0_root_add_94/U4/B     |   v   | add_0_root_add_0_root_add_94/n3        | XOR2_X1   | 0.000 |  95.698 |  109.802 | 
     | add_0_root_add_0_root_add_94/U4/Z     |   v   | y[25]                                  | XOR2_X1   | 0.198 |  95.896 |  110.000 | 
     | y[25]                                 |   v   | y[25]                                  | fir_16tap | 0.000 |  95.896 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   y[26] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.801
= Slack Time                   14.199
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.514 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.514 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  104.663 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  104.663 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  104.927 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  104.927 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  105.204 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  105.205 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  105.482 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  105.482 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  105.761 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  105.761 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  106.040 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  106.040 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  106.319 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  106.319 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  106.600 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  106.600 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  106.879 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  106.880 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  107.161 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  107.161 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  107.439 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  107.440 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  107.719 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  107.719 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  107.999 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  107.999 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  108.281 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  108.281 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  108.568 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  108.568 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.654 |  108.853 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  108.853 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.786 |  108.985 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.786 |  108.985 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.900 |  109.099 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.900 |  109.099 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.015 |  109.214 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.214 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.328 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.328 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.242 |  109.441 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.242 |  109.441 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.356 |  109.555 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.356 |  109.555 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.114 |  95.470 |  109.669 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.470 |  109.669 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.584 |  109.783 | 
     | add_0_root_add_0_root_add_94/U3/A2    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.000 |  95.584 |  109.783 | 
     | add_0_root_add_0_root_add_94/U3/ZN    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.113 |  95.698 |  109.897 | 
     | add_0_root_add_0_root_add_94/U8/A2    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.000 |  95.698 |  109.897 | 
     | add_0_root_add_0_root_add_94/U8/ZN    |   v   | y[26]                                  | AND2_X1   | 0.103 |  95.801 |  110.000 | 
     | y[26]                                 |   v   | y[26]                                  | fir_16tap | 0.000 |  95.801 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   y[24] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.783
= Slack Time                   14.217
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.533 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.533 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  104.681 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  104.681 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  104.945 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  104.945 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  105.223 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  105.223 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  105.501 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  105.501 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  105.780 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  105.780 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  106.058 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  106.058 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  106.337 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  106.338 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  106.618 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  106.618 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  106.898 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  106.898 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  107.180 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  107.180 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  107.458 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  107.458 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  107.738 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  107.738 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  108.017 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  108.017 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  108.299 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  108.300 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  108.586 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  108.587 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.654 |  108.872 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  108.872 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.786 |  109.004 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.786 |  109.004 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.900 |  109.118 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.900 |  109.118 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.015 |  109.232 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.232 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.346 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.346 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.242 |  109.460 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.242 |  109.460 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.356 |  109.574 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.356 |  109.574 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.114 |  95.470 |  109.688 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.470 |  109.688 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.584 |  109.801 | 
     | add_0_root_add_0_root_add_94/U7/B     |   v   | add_0_root_add_0_root_add_94/n2        | XOR2_X1   | 0.000 |  95.584 |  109.802 | 
     | add_0_root_add_0_root_add_94/U7/Z     |   v   | y[24]                                  | XOR2_X1   | 0.198 |  95.782 |  110.000 | 
     | y[24]                                 |   v   | y[24]                                  | fir_16tap | 0.000 |  95.783 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   y[23] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.668
= Slack Time                   14.332
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.647 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.647 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  104.795 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  104.795 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  105.059 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  105.059 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  105.337 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  105.337 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  105.615 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  105.615 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  105.894 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  105.894 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  106.172 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  106.172 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  106.452 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  106.452 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  106.732 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  106.733 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  107.012 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  107.012 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  107.294 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  107.294 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  107.572 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  107.572 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  107.852 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  107.852 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  108.131 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  108.132 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  108.414 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  108.414 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  108.701 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  108.701 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.654 |  108.986 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  108.986 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.786 |  109.118 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.786 |  109.118 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.900 |  109.232 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.900 |  109.232 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.015 |  109.346 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.346 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.460 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.460 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.242 |  109.574 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.242 |  109.574 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.356 |  109.688 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.356 |  109.688 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.114 |  95.470 |  109.802 | 
     | add_0_root_add_0_root_add_94/U6/B     |   v   | add_0_root_add_0_root_add_94/n1        | XOR2_X1   | 0.000 |  95.470 |  109.802 | 
     | add_0_root_add_0_root_add_94/U6/Z     |   v   | y[23]                                  | XOR2_X1   | 0.198 |  95.668 |  110.000 | 
     | y[23]                                 |   v   | y[23]                                  | fir_16tap | 0.000 |  95.668 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   y[22] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.554
= Slack Time                   14.446
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.761 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.761 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  104.909 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  104.909 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  105.173 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  105.173 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  105.451 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  105.451 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  105.729 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  105.729 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  106.008 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  106.008 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  106.286 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  106.286 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  106.566 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  106.566 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  106.846 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  106.847 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  107.126 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  107.126 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  107.408 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  107.408 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  107.686 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  107.686 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  107.966 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  107.966 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  108.245 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  108.246 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  108.528 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  108.528 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  108.815 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  108.815 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.654 |  109.100 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.100 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.786 |  109.232 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.786 |  109.232 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.900 |  109.346 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.900 |  109.346 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.015 |  109.460 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.460 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.574 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.574 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.242 |  109.688 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.242 |  109.688 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.356 |  109.802 | 
     | add_0_root_add_0_root_add_94/U5/B     |   v   | add_0_root_add_0_root_add_94/n9        | XOR2_X1   | 0.000 |  95.356 |  109.802 | 
     | add_0_root_add_0_root_add_94/U5/Z     |   v   | y[22]                                  | XOR2_X1   | 0.198 |  95.554 |  110.000 | 
     | y[22]                                 |   v   | y[22]                                  | fir_16tap | 0.000 |  95.554 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   y[21] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.441
= Slack Time                   14.559
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.874 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.875 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.023 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.023 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  105.287 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  105.287 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  105.565 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  105.565 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  105.842 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  105.842 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  106.121 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  106.121 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  106.400 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  106.400 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  106.679 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  106.679 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  106.960 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  106.960 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  107.240 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  107.240 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  107.521 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  107.521 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  107.800 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  107.800 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  108.079 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  108.079 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  108.359 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  108.359 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  108.641 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  108.641 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  108.928 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  108.928 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.654 |  109.213 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.213 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.786 |  109.345 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.786 |  109.345 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.900 |  109.459 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.900 |  109.459 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.015 |  109.574 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.574 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.688 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.688 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.242 |  109.801 | 
     | add_0_root_add_0_root_add_94/U10/B    |   v   | add_0_root_add_0_root_add_94/n12       | XOR2_X1   | 0.000 |  95.242 |  109.802 | 
     | add_0_root_add_0_root_add_94/U10/Z    |   v   | y[21]                                  | XOR2_X1   | 0.198 |  95.441 |  110.000 | 
     | y[21]                                 |   v   | y[21]                                  | fir_16tap | 0.000 |  95.441 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   y[20] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.327
= Slack Time                   14.673
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.988 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.989 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.137 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.137 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  105.401 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  105.401 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  105.679 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  105.679 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  105.956 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  105.956 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  106.235 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  106.236 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  106.514 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  106.514 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  106.793 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  106.793 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  107.074 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  107.074 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  107.354 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  107.354 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  107.635 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  107.636 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  107.914 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  107.914 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  108.193 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  108.194 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  108.473 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  108.473 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  108.755 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  108.755 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  109.042 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  109.043 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.654 |  109.327 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.327 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.786 |  109.460 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.786 |  109.460 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.900 |  109.574 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.900 |  109.574 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.015 |  109.688 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.688 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.802 | 
     | add_0_root_add_0_root_add_94/U14/B    |   v   | add_0_root_add_0_root_add_94/n11       | XOR2_X1   | 0.000 |  95.129 |  109.802 | 
     | add_0_root_add_0_root_add_94/U14/Z    |   v   | y[20]                                  | XOR2_X1   | 0.198 |  95.327 |  110.000 | 
     | y[20]                                 |   v   | y[20]                                  | fir_16tap | 0.000 |  95.327 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   y[19] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.213
= Slack Time                   14.787
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.102 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.102 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.250 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.250 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  105.514 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  105.515 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  105.792 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  105.792 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  106.070 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  106.070 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  106.349 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  106.349 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  106.627 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  106.627 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  106.907 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  106.907 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  107.188 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  107.188 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  107.467 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  107.467 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  107.749 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  107.749 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  108.027 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  108.027 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  108.307 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  108.307 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  108.587 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  108.587 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  108.869 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  108.869 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  109.156 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  109.156 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.654 |  109.441 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.441 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.786 |  109.573 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.786 |  109.573 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.900 |  109.687 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.900 |  109.687 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.015 |  109.801 | 
     | add_0_root_add_0_root_add_94/U13/B    |   v   | add_0_root_add_0_root_add_94/n16       | XOR2_X1   | 0.000 |  95.015 |  109.801 | 
     | add_0_root_add_0_root_add_94/U13/Z    |   v   | y[19]                                  | XOR2_X1   | 0.198 |  95.213 |  110.000 | 
     | y[19]                                 |   v   | y[19]                                  | fir_16tap | 0.000 |  95.213 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   y[18] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.099
= Slack Time                   14.901
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.216 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.217 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.365 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.365 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  105.629 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  105.629 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  105.907 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  105.907 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  106.184 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  106.184 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  106.463 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  106.463 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  106.742 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  106.742 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  107.021 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  107.021 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  107.302 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  107.302 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  107.582 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  107.582 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  107.863 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  107.863 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  108.142 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  108.142 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  108.421 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  108.421 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  108.701 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  108.701 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  108.983 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  108.983 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  109.270 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  109.270 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.654 |  109.555 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.555 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.786 |  109.687 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.786 |  109.688 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.900 |  109.801 | 
     | add_0_root_add_0_root_add_94/U17/B    |   v   | add_0_root_add_0_root_add_94/n15       | XOR2_X1   | 0.000 |  94.900 |  109.801 | 
     | add_0_root_add_0_root_add_94/U17/Z    |   v   | y[18]                                  | XOR2_X1   | 0.198 |  95.099 |  110.000 | 
     | y[18]                                 |   v   | y[18]                                  | fir_16tap | 0.000 |  95.099 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   y[17] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.985
= Slack Time                   15.015
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.331 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.331 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.479 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.479 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  105.743 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  105.743 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  106.021 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  106.021 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  106.299 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  106.299 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  106.578 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  106.578 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  106.856 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  106.856 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  107.135 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  107.136 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  107.416 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  107.416 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  107.696 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  107.696 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  107.978 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  107.978 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  108.256 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  108.256 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  108.536 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  108.536 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  108.815 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  108.815 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  109.097 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  109.098 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  109.384 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  109.385 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.654 |  109.670 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.670 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.786 |  109.802 | 
     | add_0_root_add_0_root_add_94/U18/B    |   v   | add_0_root_add_0_root_add_94/n19       | XOR2_X1   | 0.000 |  94.786 |  109.802 | 
     | add_0_root_add_0_root_add_94/U18/Z    |   v   | y[17]                                  | XOR2_X1   | 0.198 |  94.984 |  110.000 | 
     | y[17]                                 |   v   | y[17]                                  | fir_16tap | 0.000 |  94.985 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   y[16] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.869
= Slack Time                   15.131
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.447 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.447 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.595 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.595 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  105.859 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  105.859 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  106.137 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  106.137 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  106.415 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  106.415 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  106.694 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  106.694 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  106.972 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  106.972 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  107.251 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  107.252 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  107.532 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  107.532 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  107.812 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  107.812 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  108.094 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  108.094 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  108.372 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  108.372 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  108.652 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  108.652 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  108.931 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  108.931 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  109.213 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  109.214 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  109.500 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  109.501 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.654 |  109.786 | 
     | add_0_root_add_0_root_add_94/U20/B    |   v   | add_0_root_add_0_root_add_94/carry[16] | XOR2_X1   | 0.000 |  94.654 |  109.786 | 
     | add_0_root_add_0_root_add_94/U20/Z    |   v   | y[16]                                  | XOR2_X1   | 0.214 |  94.868 |  110.000 | 
     | y[16]                                 |   v   | y[16]                                  | fir_16tap | 0.000 |  94.869 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   y[15] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.781
= Slack Time                   15.219
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.534 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.535 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.683 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.683 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  105.947 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  105.947 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  106.225 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  106.225 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  106.502 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  106.503 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  106.781 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  106.782 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  107.060 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  107.060 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  107.339 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  107.339 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  107.620 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  107.620 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  107.900 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  107.900 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  108.181 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  108.182 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  108.460 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  108.460 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  108.739 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  108.740 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  109.019 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  109.019 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  109.301 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  109.302 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.369 |  109.588 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.369 |  109.589 | 
     | add_0_root_add_0_root_add_94/U1_15/S  |   ^   | y[15]                                  | FA_X1     | 0.411 |  94.780 |  110.000 | 
     | y[15]                                 |   ^   | y[15]                                  | fir_16tap | 0.000 |  94.781 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   y[14] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.497
= Slack Time                   15.503
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.818 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.818 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.966 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  105.966 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  106.231 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  106.231 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  106.508 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  106.508 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  106.786 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  106.786 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  107.065 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  107.065 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  107.343 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  107.344 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  107.623 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  107.623 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  107.904 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  107.904 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  108.183 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  108.183 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  108.465 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  108.465 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  108.743 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  108.743 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  109.023 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  109.023 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  109.303 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  109.303 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.082 |  109.585 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.082 |  109.585 | 
     | add_0_root_add_0_root_add_94/U1_14/S  |   ^   | y[14]                                  | FA_X1     | 0.415 |  94.497 |  110.000 | 
     | y[14]                                 |   ^   | y[14]                                  | fir_16tap | 0.000 |  94.497 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   y[13] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.224
= Slack Time                   15.776
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.091 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.091 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  106.239 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  106.239 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  106.503 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  106.503 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  106.781 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  106.781 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  107.059 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  107.059 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  107.338 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  107.338 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  107.616 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  107.616 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  107.896 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  107.896 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  108.176 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  108.177 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  108.456 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  108.456 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  108.738 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  108.738 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  109.016 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  109.016 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  109.296 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  109.296 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.280 |  93.800 |  109.575 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.800 |  109.576 | 
     | add_0_root_add_0_root_add_94/U1_13/S  |   ^   | y[13]                                  | FA_X1     | 0.424 |  94.224 |  110.000 | 
     | y[13]                                 |   ^   | y[13]                                  | fir_16tap | 0.000 |  94.224 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   y[12] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.938
= Slack Time                   16.062
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.377 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.377 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  106.525 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  106.525 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  106.790 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  106.790 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  107.067 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  107.067 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  107.345 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  107.345 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  107.624 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  107.624 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  107.902 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  107.903 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  108.182 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  108.182 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  108.463 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  108.463 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  108.742 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  108.742 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  109.024 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  109.024 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  109.302 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  109.302 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.280 |  93.520 |  109.582 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.520 |  109.582 | 
     | add_0_root_add_0_root_add_94/U1_12/S  |   ^   | y[12]                                  | FA_X1     | 0.418 |  93.938 |  110.000 | 
     | y[12]                                 |   ^   | y[12]                                  | fir_16tap | 0.000 |  93.938 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   y[11] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.660
= Slack Time                   16.340
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.655 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.656 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  106.804 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  106.804 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  107.068 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  107.068 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  107.346 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  107.346 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  107.623 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  107.624 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  107.902 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  107.903 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  108.181 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  108.181 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  108.460 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  108.460 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  108.741 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  108.741 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  109.021 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  109.021 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  109.302 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  109.303 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.240 |  109.581 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.240 |  109.581 | 
     | add_0_root_add_0_root_add_94/U1_11/S  |   ^   | y[11]                                  | FA_X1     | 0.419 |  93.659 |  110.000 | 
     | y[11]                                 |   ^   | y[11]                                  | fir_16tap | 0.000 |  93.660 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   y[10] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.382
= Slack Time                   16.618
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.933 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.934 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  107.082 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.464 |  107.082 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.728 |  107.346 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.728 |  107.346 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.005 |  107.624 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.005 |  107.624 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  91.283 |  107.901 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.283 |  107.901 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.279 |  91.562 |  108.180 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.562 |  108.180 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.841 |  108.459 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.841 |  108.459 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.279 |  92.120 |  108.738 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.120 |  108.738 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.401 |  109.019 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.401 |  109.019 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.680 |  109.299 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.680 |  109.299 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.962 |  109.580 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.962 |  109.580 | 
     | add_0_root_add_0_root_add_94/U1_10/S  |   ^   | y[10]                                  | FA_X1     | 0.419 |  93.382 |  110.000 | 
     | y[10]                                 |   ^   | y[10]                                  | fir_16tap | 0.000 |  93.382 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   y[9] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.110
= Slack Time                   16.890
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  107.205 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  107.205 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  107.354 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  107.354 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.728 |  107.618 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.728 |  107.618 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.005 |  107.895 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.005 |  107.896 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.283 |  108.173 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.283 |  108.173 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.279 |  91.562 |  108.452 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.562 |  108.452 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.841 |  108.731 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.841 |  108.731 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.279 |  92.120 |  109.010 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.120 |  109.010 | 
     | add_0_root_add_0_root_add_94/U1_7/CO |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.281 |  92.401 |  109.291 | 
     | add_0_root_add_0_root_add_94/U1_8/CI |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.000 |  92.401 |  109.291 | 
     | add_0_root_add_0_root_add_94/U1_8/CO |   v   | add_0_root_add_0_root_add_94/carry[9] | FA_X1     | 0.279 |  92.680 |  109.570 | 
     | add_0_root_add_0_root_add_94/U1_9/CI |   v   | add_0_root_add_0_root_add_94/carry[9] | FA_X1     | 0.000 |  92.680 |  109.570 | 
     | add_0_root_add_0_root_add_94/U1_9/S  |   ^   | y[9]                                  | FA_X1     | 0.429 |  93.109 |  109.999 | 
     | y[9]                                 |   ^   | y[9]                                  | fir_16tap | 0.001 |  93.110 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   y[8] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.833
= Slack Time                   17.167
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  107.482 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  107.483 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  107.631 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  107.631 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.728 |  107.895 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.728 |  107.895 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.005 |  108.173 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.005 |  108.173 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.283 |  108.450 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.283 |  108.450 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.279 |  91.562 |  108.729 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.562 |  108.730 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.841 |  109.008 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.841 |  109.008 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.279 |  92.120 |  109.287 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.120 |  109.287 | 
     | add_0_root_add_0_root_add_94/U1_7/CO |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.281 |  92.401 |  109.568 | 
     | add_0_root_add_0_root_add_94/U1_8/CI |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.000 |  92.401 |  109.568 | 
     | add_0_root_add_0_root_add_94/U1_8/S  |   ^   | y[8]                                  | FA_X1     | 0.431 |  92.832 |  109.999 | 
     | y[8]                                 |   ^   | y[8]                                  | fir_16tap | 0.001 |  92.833 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   y[7] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.557
= Slack Time                   17.443
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  107.758 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  107.758 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  107.906 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  107.907 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.728 |  108.171 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.728 |  108.171 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.005 |  108.448 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.005 |  108.448 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.283 |  108.726 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.283 |  108.726 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.279 |  91.562 |  109.005 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.562 |  109.005 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.841 |  109.284 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.841 |  109.284 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.279 |  92.120 |  109.563 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.120 |  109.563 | 
     | add_0_root_add_0_root_add_94/U1_7/S  |   ^   | y[7]                                  | FA_X1     | 0.436 |  92.556 |  109.999 | 
     | y[7]                                 |   ^   | y[7]                                  | fir_16tap | 0.001 |  92.557 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   y[6] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.276
= Slack Time                   17.724
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.039 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.039 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  108.188 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  108.188 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.728 |  108.452 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.728 |  108.452 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.005 |  108.729 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.005 |  108.729 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.283 |  109.007 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.283 |  109.007 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.279 |  91.562 |  109.286 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.562 |  109.286 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.841 |  109.565 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.841 |  109.565 | 
     | add_0_root_add_0_root_add_94/U1_6/S  |   ^   | y[6]                                  | FA_X1     | 0.435 |  92.275 |  109.999 | 
     | y[6]                                 |   ^   | y[6]                                  | fir_16tap | 0.001 |  92.276 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   y[5] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.004
= Slack Time                   17.996
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.311 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.311 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  108.460 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  108.460 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.728 |  108.724 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.728 |  108.724 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.005 |  109.001 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.005 |  109.002 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.283 |  109.279 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.283 |  109.279 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.279 |  91.562 |  109.558 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.562 |  109.558 | 
     | add_0_root_add_0_root_add_94/U1_5/S  |   ^   | y[5]                                  | FA_X1     | 0.440 |  92.002 |  109.998 | 
     | y[5]                                 |   ^   | y[5]                                  | fir_16tap | 0.002 |  92.004 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   y[4] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.728
= Slack Time                   18.272
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.587 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.588 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  108.736 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  108.736 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.728 |  109.000 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.728 |  109.000 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.005 |  109.278 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.005 |  109.278 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  91.283 |  109.555 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.283 |  109.556 | 
     | add_0_root_add_0_root_add_94/U1_4/S  |   ^   | y[4]                                  | FA_X1     | 0.443 |  91.726 |  109.998 | 
     | y[4]                                 |   ^   | y[4]                                  | fir_16tap | 0.002 |  91.728 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   y[3] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.446
= Slack Time                   18.554
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.869 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.869 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  109.018 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  109.018 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.728 |  109.282 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.728 |  109.282 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.005 |  109.560 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.005 |  109.560 | 
     | add_0_root_add_0_root_add_94/U1_3/S  |   ^   | y[3]                                  | FA_X1     | 0.439 |  91.445 |  109.999 | 
     | y[3]                                 |   ^   | y[3]                                  | fir_16tap | 0.001 |  91.446 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   y[2] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.184
= Slack Time                   18.816
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  109.131 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  109.131 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  109.280 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.464 |  109.280 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.728 |  109.544 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.728 |  109.544 | 
     | add_0_root_add_0_root_add_94/U1_2/S  |   ^   | y[2]                                  | FA_X1     | 0.454 |  91.182 |  109.998 | 
     | y[2]                                 |   ^   | y[2]                                  | fir_16tap | 0.002 |  91.184 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   y[1] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 90.906
= Slack Time                   19.094
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                             |           |       |  90.315 |  109.409 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                             | AND2_X1   | 0.000 |  90.315 |  109.409 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21 | AND2_X1   | 0.148 |  90.463 |  109.557 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21 | FA_X1     | 0.000 |  90.464 |  109.558 | 
     | add_0_root_add_0_root_add_94/U1_1/S  |   ^   | y[1]                             | FA_X1     | 0.442 |  90.906 |  110.000 | 
     | y[1]                                 |   ^   | y[1]                             | fir_16tap | 0.000 |  90.906 |  110.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   y[0] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 90.583
= Slack Time                   19.417
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                    |       |       |           |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | x[0]                               |   ^   | x[0]  |           |       |  90.315 |  109.733 | 
     | add_0_root_add_0_root_add_94/U22/A |   ^   | x[0]  | XOR2_X1   | 0.000 |  90.315 |  109.733 | 
     | add_0_root_add_0_root_add_94/U22/Z |   ^   | y[0]  | XOR2_X1   | 0.265 |  90.581 |  109.998 | 
     | y[0]                               |   ^   | y[0]  | fir_16tap | 0.002 |  90.583 |  110.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin q9/q_reg_10_/CK 
Endpoint:   q9/q_reg_10_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.736
= Slack Time                  109.703
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.018 | 
     | q9/q_reg_10_/RN |   ^   | reset | DFFR_X1 | 0.421 |  90.736 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.703 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.703 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.079 |   0.080 | -109.623 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.080 | -109.623 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.111 |   0.191 | -109.512 | 
     | clk__L3_I19/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.000 |   0.191 | -109.512 | 
     | clk__L3_I19/Z   |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.120 |   0.311 | -109.392 | 
     | q9/q_reg_10_/CK |   ^   | clk__L3_N19 | DFFR_X1   | 0.001 |   0.312 | -109.391 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin q9/q_reg_11_/CK 
Endpoint:   q9/q_reg_11_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.736
= Slack Time                  109.703
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.018 | 
     | q9/q_reg_11_/RN |   ^   | reset | DFFR_X1 | 0.421 |  90.736 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.703 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.703 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.079 |   0.080 | -109.623 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.080 | -109.623 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.111 |   0.191 | -109.512 | 
     | clk__L3_I19/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.000 |   0.191 | -109.512 | 
     | clk__L3_I19/Z   |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.120 |   0.311 | -109.392 | 
     | q9/q_reg_11_/CK |   ^   | clk__L3_N19 | DFFR_X1   | 0.001 |   0.312 | -109.391 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin q11/q_reg_7_/CK 
Endpoint:   q11/q_reg_7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.735
= Slack Time                  109.703
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.018 | 
     | q11/q_reg_7_/RN |   ^   | reset | DFFR_X1 | 0.420 |  90.735 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.703 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.703 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.079 |   0.080 | -109.623 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.080 | -109.623 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.111 |   0.191 | -109.512 | 
     | clk__L3_I19/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.000 |   0.191 | -109.512 | 
     | clk__L3_I19/Z   |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.120 |   0.311 | -109.392 | 
     | q11/q_reg_7_/CK |   ^   | clk__L3_N19 | DFFR_X1   | 0.001 |   0.312 | -109.391 | 
     +--------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin q11/q_reg_6_/CK 
Endpoint:   q11/q_reg_6_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.735
= Slack Time                  109.703
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.018 | 
     | q11/q_reg_6_/RN |   ^   | reset | DFFR_X1 | 0.420 |  90.735 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.703 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.703 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.079 |   0.080 | -109.623 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.080 | -109.623 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.111 |   0.191 | -109.512 | 
     | clk__L3_I19/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.000 |   0.191 | -109.512 | 
     | clk__L3_I19/Z   |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.120 |   0.311 | -109.392 | 
     | q11/q_reg_6_/CK |   ^   | clk__L3_N19 | DFFR_X1   | 0.001 |   0.312 | -109.391 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin q9/q_reg_8_/CK 
Endpoint:   q9/q_reg_8_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.735
= Slack Time                  109.704
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.019 | 
     | q9/q_reg_8_/RN |   ^   | reset | DFFR_X1 | 0.420 |  90.735 |  200.438 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.704 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.704 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.080 | -109.624 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.080 | -109.624 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.514 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.190 | -109.514 | 
     | clk__L3_I1/Z   |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.312 | -109.392 | 
     | q9/q_reg_8_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.312 | -109.391 | 
     +------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin q15/q_reg_5_/CK 
Endpoint:   q15/q_reg_5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.313
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.439
- Arrival Time                 90.734
= Slack Time                  109.704
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.019 | 
     | q15/q_reg_5_/RN |   ^   | reset | DFFR_X1 | 0.419 |  90.734 |  200.439 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.704 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.704 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.625 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.625 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.515 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.190 | -109.515 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.312 | -109.392 | 
     | q15/q_reg_5_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.312 | -109.392 | 
     +-------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin q10/q_reg_8_/CK 
Endpoint:   q10/q_reg_8_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.313
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.441
- Arrival Time                 90.736
= Slack Time                  109.705
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.020 | 
     | q10/q_reg_8_/RN |   ^   | reset | DFFR_X1 | 0.421 |  90.736 |  200.441 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.705 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.705 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.079 |   0.079 | -109.626 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.079 | -109.626 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.111 |   0.190 | -109.515 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.191 | -109.514 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.121 |   0.312 | -109.393 | 
     | q10/q_reg_8_/CK |   ^   | clk__L3_N14 | DFFR_X1   | 0.001 |   0.313 | -109.392 | 
     +--------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin q14/q_reg_7_/CK 
Endpoint:   q14/q_reg_7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.314
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.441
- Arrival Time                 90.735
= Slack Time                  109.705
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.021 | 
     | q14/q_reg_7_/RN |   ^   | reset | DFFR_X1 | 0.420 |  90.735 |  200.441 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.705 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.705 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.079 |   0.079 | -109.626 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.079 | -109.626 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.111 |   0.190 | -109.515 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.191 | -109.514 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.121 |   0.312 | -109.393 | 
     | q14/q_reg_7_/CK |   ^   | clk__L3_N14 | DFFR_X1   | 0.001 |   0.314 | -109.392 | 
     +--------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin q10/q_reg_7_/CK 
Endpoint:   q10/q_reg_7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.314
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.441
- Arrival Time                 90.735
= Slack Time                  109.706
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.021 | 
     | q10/q_reg_7_/RN |   ^   | reset | DFFR_X1 | 0.420 |  90.735 |  200.441 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.706 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.706 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.079 |   0.079 | -109.626 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.079 | -109.626 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.111 |   0.190 | -109.515 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.191 | -109.514 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.121 |   0.312 | -109.393 | 
     | q10/q_reg_7_/CK |   ^   | clk__L3_N14 | DFFR_X1   | 0.001 |   0.314 | -109.392 | 
     +--------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin q15/q_reg_3_/CK 
Endpoint:   q15/q_reg_3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.313
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.439
- Arrival Time                 90.733
= Slack Time                  109.706
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.021 | 
     | q15/q_reg_3_/RN |   ^   | reset | DFFR_X1 | 0.418 |  90.733 |  200.439 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.706 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.706 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.626 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.626 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.517 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.190 | -109.516 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.312 | -109.394 | 
     | q15/q_reg_3_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.313 | -109.393 | 
     +-------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin q11/q_reg_8_/CK 
Endpoint:   q11/q_reg_8_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.315
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.442
- Arrival Time                 90.736
= Slack Time                  109.706
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.021 | 
     | q11/q_reg_8_/RN |   ^   | reset | DFFR_X1 | 0.421 |  90.736 |  200.442 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.706 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.706 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.627 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.627 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.517 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.190 | -109.516 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.124 |   0.314 | -109.392 | 
     | q11/q_reg_8_/CK |   ^   | clk__L3_N5 | DFFR_X1   | 0.001 |   0.315 | -109.391 | 
     +-------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin q15/q_reg_2_/CK 
Endpoint:   q15/q_reg_2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.313
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.439
- Arrival Time                 90.732
= Slack Time                  109.707
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.022 | 
     | q15/q_reg_2_/RN |   ^   | reset | DFFR_X1 | 0.417 |  90.732 |  200.439 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.707 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.707 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.627 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.627 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.517 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.190 | -109.517 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.312 | -109.395 | 
     | q15/q_reg_2_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.313 | -109.394 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin q8/q_reg_5_/CK 
Endpoint:   q8/q_reg_5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.314
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.441
- Arrival Time                 90.734
= Slack Time                  109.707
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.022 | 
     | q8/q_reg_5_/RN |   ^   | reset | DFFR_X1 | 0.419 |  90.734 |  200.441 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.707 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.707 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.627 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.627 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.518 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.189 | -109.517 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.313 | -109.394 | 
     | q8/q_reg_5_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.314 | -109.393 | 
     +------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin q15/q_reg_1_/CK 
Endpoint:   q15/q_reg_1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.313
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.439
- Arrival Time                 90.732
= Slack Time                  109.707
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.022 | 
     | q15/q_reg_1_/RN |   ^   | reset | DFFR_X1 | 0.416 |  90.732 |  200.439 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.707 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.707 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.628 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.628 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.518 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.190 | -109.518 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.312 | -109.395 | 
     | q15/q_reg_1_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.313 | -109.395 | 
     +-------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin q8/q_reg_4_/CK 
Endpoint:   q8/q_reg_4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.314
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.441
- Arrival Time                 90.733
= Slack Time                  109.708
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.023 | 
     | q8/q_reg_4_/RN |   ^   | reset | DFFR_X1 | 0.418 |  90.733 |  200.441 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.708 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.708 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.628 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.628 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.519 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.189 | -109.519 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.313 | -109.395 | 
     | q8/q_reg_4_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.314 | -109.394 | 
     +------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin q8/q_reg_3_/CK 
Endpoint:   q8/q_reg_3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.314
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.441
- Arrival Time                 90.731
= Slack Time                  109.710
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.025 | 
     | q8/q_reg_3_/RN |   ^   | reset | DFFR_X1 | 0.416 |  90.731 |  200.441 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.710 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.710 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.630 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.630 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.521 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.189 | -109.520 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.313 | -109.397 | 
     | q8/q_reg_3_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.314 | -109.396 | 
     +------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin q8/q_reg_2_/CK 
Endpoint:   q8/q_reg_2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.314
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.441
- Arrival Time                 90.731
= Slack Time                  109.710
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.025 | 
     | q8/q_reg_2_/RN |   ^   | reset | DFFR_X1 | 0.415 |  90.731 |  200.441 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.710 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.710 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.631 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.631 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.521 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.189 | -109.521 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.313 | -109.397 | 
     | q8/q_reg_2_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.314 | -109.396 | 
     +------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin q15/q_reg_0_/CK 
Endpoint:   q15/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.314
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.441
- Arrival Time                 90.729
= Slack Time                  109.712
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.027 | 
     | q15/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.414 |  90.729 |  200.441 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.712 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.712 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.633 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.633 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.523 | 
     | clk__L3_I0/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.189 | -109.523 | 
     | clk__L3_I0/Z    |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.313 | -109.399 | 
     | q15/q_reg_0_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.314 | -109.398 | 
     +-------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin q11/q_reg_0_/CK 
Endpoint:   q11/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.313
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.439
- Arrival Time                 90.726
= Slack Time                  109.713
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.028 | 
     | q11/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.411 |  90.726 |  200.439 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.713 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.713 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.080 | -109.633 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.080 | -109.633 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.523 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.190 | -109.523 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.312 | -109.401 | 
     | q11/q_reg_0_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.313 | -109.400 | 
     +-------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin q8/q_reg_1_/CK 
Endpoint:   q8/q_reg_1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.314
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.441
- Arrival Time                 90.728
= Slack Time                  109.713
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.028 | 
     | q8/q_reg_1_/RN |   ^   | reset | DFFR_X1 | 0.413 |  90.728 |  200.441 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.713 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.713 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.633 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.633 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.523 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.189 | -109.523 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.313 | -109.399 | 
     | q8/q_reg_1_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.314 | -109.399 | 
     +------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin q12/q_reg_0_/CK 
Endpoint:   q12/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.313
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.439
- Arrival Time                 90.726
= Slack Time                  109.713
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.028 | 
     | q12/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.411 |  90.726 |  200.439 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.713 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.713 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.080 | -109.634 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.080 | -109.634 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.524 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.190 | -109.524 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.312 | -109.401 | 
     | q12/q_reg_0_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.313 | -109.400 | 
     +-------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin q8/q_reg_0_/CK 
Endpoint:   q8/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.314
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.441
- Arrival Time                 90.727
= Slack Time                  109.714
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.029 | 
     | q8/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.412 |  90.727 |  200.441 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.714 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.714 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.079 | -109.635 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.079 | -109.635 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.525 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.189 | -109.525 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.313 | -109.401 | 
     | q8/q_reg_0_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.314 | -109.400 | 
     +------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin q9/q_reg_0_/CK 
Endpoint:   q9/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.313
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.439
- Arrival Time                 90.724
= Slack Time                  109.715
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.031 | 
     | q9/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.409 |  90.724 |  200.439 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.715 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.715 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.079 |   0.080 | -109.636 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.080 | -109.636 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.110 |   0.189 | -109.526 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.190 | -109.526 | 
     | clk__L3_I1/Z   |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.312 | -109.404 | 
     | q9/q_reg_0_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.313 | -109.402 | 
     +------------------------------------------------------------------------------+ 

