--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 253678 paths analyzed, 2707 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.735ns.
--------------------------------------------------------------------------------

Paths for end point IMU_Controller/MAGM_Y_6 (SLICE_X5Y15.D1), 710 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd126 (FF)
  Destination:          IMU_Controller/MAGM_Y_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.687ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.334 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd126 to IMU_Controller/MAGM_Y_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y3.CMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd129
                                                       IMU_Controller/state_FSM_FFd126
    SLICE_X5Y4.B2        net (fanout=9)        1.902   IMU_Controller/state_FSM_FFd126
    SLICE_X5Y4.B         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51_SW0
    SLICE_X5Y4.A5        net (fanout=1)        0.230   N105
    SLICE_X5Y4.A         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B2       net (fanout=5)        3.247   IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B        Tilo                  0.259   N407
                                                       IMU_Controller/state_state[7]4_SW1
    SLICE_X5Y12.C4       net (fanout=2)        1.369   N185
    SLICE_X5Y12.C        Tilo                  0.259   IMU_Controller/MAGM_Y_2
                                                       IMU_Controller/_n14211<8>11
    SLICE_X5Y15.D1       net (fanout=16)       1.012   IMU_Controller/_n14211<8>1
    SLICE_X5Y15.CLK      Tas                   0.373   IMU_Controller/MAGM_Y_6
                                                       IMU_Controller/Mmux_state[10]_MAGM_Y[15]_select_715_OUT131
                                                       IMU_Controller/MAGM_Y_6
    -------------------------------------------------  ---------------------------
    Total                                      9.687ns (1.927ns logic, 7.760ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd112 (FF)
  Destination:          IMU_Controller/MAGM_Y_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.370ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.334 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd112 to IMU_Controller/MAGM_Y_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y5.CMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd115
                                                       IMU_Controller/state_FSM_FFd112
    SLICE_X5Y4.B3        net (fanout=8)        1.585   IMU_Controller/state_FSM_FFd112
    SLICE_X5Y4.B         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51_SW0
    SLICE_X5Y4.A5        net (fanout=1)        0.230   N105
    SLICE_X5Y4.A         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B2       net (fanout=5)        3.247   IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B        Tilo                  0.259   N407
                                                       IMU_Controller/state_state[7]4_SW1
    SLICE_X5Y12.C4       net (fanout=2)        1.369   N185
    SLICE_X5Y12.C        Tilo                  0.259   IMU_Controller/MAGM_Y_2
                                                       IMU_Controller/_n14211<8>11
    SLICE_X5Y15.D1       net (fanout=16)       1.012   IMU_Controller/_n14211<8>1
    SLICE_X5Y15.CLK      Tas                   0.373   IMU_Controller/MAGM_Y_6
                                                       IMU_Controller/Mmux_state[10]_MAGM_Y[15]_select_715_OUT131
                                                       IMU_Controller/MAGM_Y_6
    -------------------------------------------------  ---------------------------
    Total                                      9.370ns (1.927ns logic, 7.443ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd98 (FF)
  Destination:          IMU_Controller/MAGM_Y_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.892ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.334 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd98 to IMU_Controller/MAGM_Y_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.AMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd106
                                                       IMU_Controller/state_FSM_FFd98
    SLICE_X5Y4.B4        net (fanout=9)        1.107   IMU_Controller/state_FSM_FFd98
    SLICE_X5Y4.B         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51_SW0
    SLICE_X5Y4.A5        net (fanout=1)        0.230   N105
    SLICE_X5Y4.A         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B2       net (fanout=5)        3.247   IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B        Tilo                  0.259   N407
                                                       IMU_Controller/state_state[7]4_SW1
    SLICE_X5Y12.C4       net (fanout=2)        1.369   N185
    SLICE_X5Y12.C        Tilo                  0.259   IMU_Controller/MAGM_Y_2
                                                       IMU_Controller/_n14211<8>11
    SLICE_X5Y15.D1       net (fanout=16)       1.012   IMU_Controller/_n14211<8>1
    SLICE_X5Y15.CLK      Tas                   0.373   IMU_Controller/MAGM_Y_6
                                                       IMU_Controller/Mmux_state[10]_MAGM_Y[15]_select_715_OUT131
                                                       IMU_Controller/MAGM_Y_6
    -------------------------------------------------  ---------------------------
    Total                                      8.892ns (1.927ns logic, 6.965ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point IMU_Controller/MAGM_X_7 (SLICE_X3Y15.D3), 710 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd126 (FF)
  Destination:          IMU_Controller/MAGM_X_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.660ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd126 to IMU_Controller/MAGM_X_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y3.CMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd129
                                                       IMU_Controller/state_FSM_FFd126
    SLICE_X5Y4.B2        net (fanout=9)        1.902   IMU_Controller/state_FSM_FFd126
    SLICE_X5Y4.B         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51_SW0
    SLICE_X5Y4.A5        net (fanout=1)        0.230   N105
    SLICE_X5Y4.A         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B2       net (fanout=5)        3.247   IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B        Tilo                  0.259   N407
                                                       IMU_Controller/state_state[7]4_SW1
    SLICE_X5Y12.C4       net (fanout=2)        1.369   N185
    SLICE_X5Y12.C        Tilo                  0.259   IMU_Controller/MAGM_Y_2
                                                       IMU_Controller/_n14211<8>11
    SLICE_X3Y15.D3       net (fanout=16)       0.985   IMU_Controller/_n14211<8>1
    SLICE_X3Y15.CLK      Tas                   0.373   IMU_Controller/MAGM_X_7
                                                       IMU_Controller/Mmux_state[10]_MAGM_X[15]_select_713_OUT141
                                                       IMU_Controller/MAGM_X_7
    -------------------------------------------------  ---------------------------
    Total                                      9.660ns (1.927ns logic, 7.733ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd112 (FF)
  Destination:          IMU_Controller/MAGM_X_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.343ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.340 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd112 to IMU_Controller/MAGM_X_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y5.CMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd115
                                                       IMU_Controller/state_FSM_FFd112
    SLICE_X5Y4.B3        net (fanout=8)        1.585   IMU_Controller/state_FSM_FFd112
    SLICE_X5Y4.B         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51_SW0
    SLICE_X5Y4.A5        net (fanout=1)        0.230   N105
    SLICE_X5Y4.A         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B2       net (fanout=5)        3.247   IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B        Tilo                  0.259   N407
                                                       IMU_Controller/state_state[7]4_SW1
    SLICE_X5Y12.C4       net (fanout=2)        1.369   N185
    SLICE_X5Y12.C        Tilo                  0.259   IMU_Controller/MAGM_Y_2
                                                       IMU_Controller/_n14211<8>11
    SLICE_X3Y15.D3       net (fanout=16)       0.985   IMU_Controller/_n14211<8>1
    SLICE_X3Y15.CLK      Tas                   0.373   IMU_Controller/MAGM_X_7
                                                       IMU_Controller/Mmux_state[10]_MAGM_X[15]_select_713_OUT141
                                                       IMU_Controller/MAGM_X_7
    -------------------------------------------------  ---------------------------
    Total                                      9.343ns (1.927ns logic, 7.416ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd98 (FF)
  Destination:          IMU_Controller/MAGM_X_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.865ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.340 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd98 to IMU_Controller/MAGM_X_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.AMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd106
                                                       IMU_Controller/state_FSM_FFd98
    SLICE_X5Y4.B4        net (fanout=9)        1.107   IMU_Controller/state_FSM_FFd98
    SLICE_X5Y4.B         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51_SW0
    SLICE_X5Y4.A5        net (fanout=1)        0.230   N105
    SLICE_X5Y4.A         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B2       net (fanout=5)        3.247   IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B        Tilo                  0.259   N407
                                                       IMU_Controller/state_state[7]4_SW1
    SLICE_X5Y12.C4       net (fanout=2)        1.369   N185
    SLICE_X5Y12.C        Tilo                  0.259   IMU_Controller/MAGM_Y_2
                                                       IMU_Controller/_n14211<8>11
    SLICE_X3Y15.D3       net (fanout=16)       0.985   IMU_Controller/_n14211<8>1
    SLICE_X3Y15.CLK      Tas                   0.373   IMU_Controller/MAGM_X_7
                                                       IMU_Controller/Mmux_state[10]_MAGM_X[15]_select_713_OUT141
                                                       IMU_Controller/MAGM_X_7
    -------------------------------------------------  ---------------------------
    Total                                      8.865ns (1.927ns logic, 6.938ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point IMU_Controller/MAGM_X_6 (SLICE_X3Y15.C4), 710 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd126 (FF)
  Destination:          IMU_Controller/MAGM_X_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.589ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.340 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd126 to IMU_Controller/MAGM_X_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y3.CMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd129
                                                       IMU_Controller/state_FSM_FFd126
    SLICE_X5Y4.B2        net (fanout=9)        1.902   IMU_Controller/state_FSM_FFd126
    SLICE_X5Y4.B         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51_SW0
    SLICE_X5Y4.A5        net (fanout=1)        0.230   N105
    SLICE_X5Y4.A         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B2       net (fanout=5)        3.247   IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B        Tilo                  0.259   N407
                                                       IMU_Controller/state_state[7]4_SW1
    SLICE_X5Y12.C4       net (fanout=2)        1.369   N185
    SLICE_X5Y12.C        Tilo                  0.259   IMU_Controller/MAGM_Y_2
                                                       IMU_Controller/_n14211<8>11
    SLICE_X3Y15.C4       net (fanout=16)       0.914   IMU_Controller/_n14211<8>1
    SLICE_X3Y15.CLK      Tas                   0.373   IMU_Controller/MAGM_X_7
                                                       IMU_Controller/Mmux_state[10]_MAGM_X[15]_select_713_OUT131
                                                       IMU_Controller/MAGM_X_6
    -------------------------------------------------  ---------------------------
    Total                                      9.589ns (1.927ns logic, 7.662ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd112 (FF)
  Destination:          IMU_Controller/MAGM_X_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.272ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.340 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd112 to IMU_Controller/MAGM_X_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y5.CMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd115
                                                       IMU_Controller/state_FSM_FFd112
    SLICE_X5Y4.B3        net (fanout=8)        1.585   IMU_Controller/state_FSM_FFd112
    SLICE_X5Y4.B         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51_SW0
    SLICE_X5Y4.A5        net (fanout=1)        0.230   N105
    SLICE_X5Y4.A         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B2       net (fanout=5)        3.247   IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B        Tilo                  0.259   N407
                                                       IMU_Controller/state_state[7]4_SW1
    SLICE_X5Y12.C4       net (fanout=2)        1.369   N185
    SLICE_X5Y12.C        Tilo                  0.259   IMU_Controller/MAGM_Y_2
                                                       IMU_Controller/_n14211<8>11
    SLICE_X3Y15.C4       net (fanout=16)       0.914   IMU_Controller/_n14211<8>1
    SLICE_X3Y15.CLK      Tas                   0.373   IMU_Controller/MAGM_X_7
                                                       IMU_Controller/Mmux_state[10]_MAGM_X[15]_select_713_OUT131
                                                       IMU_Controller/MAGM_X_6
    -------------------------------------------------  ---------------------------
    Total                                      9.272ns (1.927ns logic, 7.345ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd98 (FF)
  Destination:          IMU_Controller/MAGM_X_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.794ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.340 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd98 to IMU_Controller/MAGM_X_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.AMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd106
                                                       IMU_Controller/state_FSM_FFd98
    SLICE_X5Y4.B4        net (fanout=9)        1.107   IMU_Controller/state_FSM_FFd98
    SLICE_X5Y4.B         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51_SW0
    SLICE_X5Y4.A5        net (fanout=1)        0.230   N105
    SLICE_X5Y4.A         Tilo                  0.259   IMU_Controller/state_state[7]2
                                                       IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B2       net (fanout=5)        3.247   IMU_Controller/state[10]_busy_Select_687_o<10>51
    SLICE_X13Y9.B        Tilo                  0.259   N407
                                                       IMU_Controller/state_state[7]4_SW1
    SLICE_X5Y12.C4       net (fanout=2)        1.369   N185
    SLICE_X5Y12.C        Tilo                  0.259   IMU_Controller/MAGM_Y_2
                                                       IMU_Controller/_n14211<8>11
    SLICE_X3Y15.C4       net (fanout=16)       0.914   IMU_Controller/_n14211<8>1
    SLICE_X3Y15.CLK      Tas                   0.373   IMU_Controller/MAGM_X_7
                                                       IMU_Controller/Mmux_state[10]_MAGM_X[15]_select_713_OUT131
                                                       IMU_Controller/MAGM_X_6
    -------------------------------------------------  ---------------------------
    Total                                      8.794ns (1.927ns logic, 6.867ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point IMU_Controller/state_FSM_FFd261 (SLICE_X18Y2.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IMU_Controller/state_FSM_FFd262 (FF)
  Destination:          IMU_Controller/state_FSM_FFd261 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IMU_Controller/state_FSM_FFd262 to IMU_Controller/state_FSM_FFd261
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y2.CQ       Tcko                  0.200   IMU_Controller/state_FSM_FFd264
                                                       IMU_Controller/state_FSM_FFd262
    SLICE_X18Y2.C5       net (fanout=8)        0.068   IMU_Controller/state_FSM_FFd262
    SLICE_X18Y2.CLK      Tah         (-Th)    -0.121   IMU_Controller/state_FSM_FFd264
                                                       IMU_Controller/state_FSM_FFd261-In1
                                                       IMU_Controller/state_FSM_FFd261
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point IMU_Controller/state_FSM_FFd191 (SLICE_X18Y4.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IMU_Controller/state_FSM_FFd192 (FF)
  Destination:          IMU_Controller/state_FSM_FFd191 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IMU_Controller/state_FSM_FFd192 to IMU_Controller/state_FSM_FFd191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.CQ       Tcko                  0.200   IMU_Controller/state_FSM_FFd194
                                                       IMU_Controller/state_FSM_FFd192
    SLICE_X18Y4.C5       net (fanout=8)        0.074   IMU_Controller/state_FSM_FFd192
    SLICE_X18Y4.CLK      Tah         (-Th)    -0.121   IMU_Controller/state_FSM_FFd194
                                                       IMU_Controller/state_FSM_FFd191-In1
                                                       IMU_Controller/state_FSM_FFd191
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point GPS_serial_tx/bit_ctr_q_1 (SLICE_X16Y44.CE), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GPS_serial_tx/ctr_q_0 (FF)
  Destination:          GPS_serial_tx/bit_ctr_q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GPS_serial_tx/ctr_q_0 to GPS_serial_tx/bit_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AQ      Tcko                  0.198   GPS_serial_tx/ctr_q<6>
                                                       GPS_serial_tx/ctr_q_0
    SLICE_X16Y44.C6      net (fanout=4)        0.139   GPS_serial_tx/ctr_q<0>
    SLICE_X16Y44.C       Tilo                  0.156   GPS_serial_tx/bit_ctr_q<1>
                                                       GPS_serial_tx/_n0103_inv1
    SLICE_X16Y44.CE      net (fanout=1)        0.011   GPS_serial_tx/_n0103_inv
    SLICE_X16Y44.CLK     Tckce       (-Th)     0.102   GPS_serial_tx/bit_ctr_q<1>
                                                       GPS_serial_tx/bit_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.252ns logic, 0.150ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GPS_serial_tx/state_q_FSM_FFd1 (FF)
  Destination:          GPS_serial_tx/bit_ctr_q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GPS_serial_tx/state_q_FSM_FFd1 to GPS_serial_tx/bit_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.AQ      Tcko                  0.198   GPS_serial_tx/state_q_FSM_FFd2
                                                       GPS_serial_tx/state_q_FSM_FFd1
    SLICE_X16Y44.C5      net (fanout=14)       0.286   GPS_serial_tx/state_q_FSM_FFd1
    SLICE_X16Y44.C       Tilo                  0.156   GPS_serial_tx/bit_ctr_q<1>
                                                       GPS_serial_tx/_n0103_inv1
    SLICE_X16Y44.CE      net (fanout=1)        0.011   GPS_serial_tx/_n0103_inv
    SLICE_X16Y44.CLK     Tckce       (-Th)     0.102   GPS_serial_tx/bit_ctr_q<1>
                                                       GPS_serial_tx/bit_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.252ns logic, 0.297ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GPS_serial_tx/ctr_q_1 (FF)
  Destination:          GPS_serial_tx/bit_ctr_q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GPS_serial_tx/ctr_q_1 to GPS_serial_tx/bit_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.CMUX    Tshcko                0.244   GPS_serial_tx/ctr_q<12>
                                                       GPS_serial_tx/ctr_q_1
    SLICE_X16Y44.C3      net (fanout=4)        0.322   GPS_serial_tx/ctr_q<1>
    SLICE_X16Y44.C       Tilo                  0.156   GPS_serial_tx/bit_ctr_q<1>
                                                       GPS_serial_tx/_n0103_inv1
    SLICE_X16Y44.CE      net (fanout=1)        0.011   GPS_serial_tx/_n0103_inv
    SLICE_X16Y44.CLK     Tckce       (-Th)     0.102   GPS_serial_tx/bit_ctr_q<1>
                                                       GPS_serial_tx/bit_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.298ns logic, 0.333ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: IMU_Controller/r_start/CLK
  Logical resource: IMU_Controller/r_start/CK
  Location pin: SLICE_X0Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: IMU_Controller/state_FSM_FFd171/CLK
  Logical resource: IMU_Controller/state_FSM_FFd165/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.735|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 253678 paths, 0 nets, and 6073 connections

Design statistics:
   Minimum period:   9.735ns{1}   (Maximum frequency: 102.722MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb  6 20:32:00 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



