|eth_audio_transmit
sys_clk => sys_clk.IN2
sys_rst_n => rst_n.IN1
sys_rst_n => _.IN1
eth_rx_clk => eth_rx_clk.IN2
eth_rxdv => eth_rxdv.IN1
eth_tx_clk => eth_tx_clk.IN2
eth_rx_data[0] => eth_rx_data[0].IN1
eth_rx_data[1] => eth_rx_data[1].IN1
eth_rx_data[2] => eth_rx_data[2].IN1
eth_rx_data[3] => eth_rx_data[3].IN1
eth_tx_en <= udp:u_udp.eth_tx_en
eth_tx_data[0] <= udp:u_udp.eth_tx_data
eth_tx_data[1] <= udp:u_udp.eth_tx_data
eth_tx_data[2] <= udp:u_udp.eth_tx_data
eth_tx_data[3] <= udp:u_udp.eth_tx_data
eth_rst_n <= udp:u_udp.eth_rst_n
aud_bclk => aud_bclk.IN3
aud_lrc => aud_lrc.IN1
aud_adcdat => aud_adcdat.IN1
aud_mclk <= pll_clk:u_pll_clk.c0
aud_dacdat <= wm8978_ctrl:u_wm8978_ctrl.aud_dacdat
aud_scl <= wm8978_ctrl:u_wm8978_ctrl.aud_scl
aud_sda <> wm8978_ctrl:u_wm8978_ctrl.aud_sda


|eth_audio_transmit|pll_clk:u_pll_clk
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|eth_audio_transmit|pll_clk:u_pll_clk|altpll:altpll_component
inclk[0] => pll_clk_altpll:auto_generated.inclk[0]
inclk[1] => pll_clk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_clk_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_clk_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|eth_audio_transmit|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl
clk => clk.IN1
rst_n => rst_n.IN3
aud_bclk => aud_bclk.IN2
aud_lrc => aud_lrc.IN2
aud_adcdat => aud_adcdat.IN1
aud_dacdat <= audio_send:u_audio_send.aud_dacdat
aud_scl <= wm8978_config:u_wm8978_config.aud_scl
aud_sda <> wm8978_config:u_wm8978_config.aud_sda
dac_data[0] => dac_data[0].IN1
dac_data[1] => dac_data[1].IN1
dac_data[2] => dac_data[2].IN1
dac_data[3] => dac_data[3].IN1
dac_data[4] => dac_data[4].IN1
dac_data[5] => dac_data[5].IN1
dac_data[6] => dac_data[6].IN1
dac_data[7] => dac_data[7].IN1
dac_data[8] => dac_data[8].IN1
dac_data[9] => dac_data[9].IN1
dac_data[10] => dac_data[10].IN1
dac_data[11] => dac_data[11].IN1
dac_data[12] => dac_data[12].IN1
dac_data[13] => dac_data[13].IN1
dac_data[14] => dac_data[14].IN1
dac_data[15] => dac_data[15].IN1
dac_data[16] => dac_data[16].IN1
dac_data[17] => dac_data[17].IN1
dac_data[18] => dac_data[18].IN1
dac_data[19] => dac_data[19].IN1
dac_data[20] => dac_data[20].IN1
dac_data[21] => dac_data[21].IN1
dac_data[22] => dac_data[22].IN1
dac_data[23] => dac_data[23].IN1
dac_data[24] => dac_data[24].IN1
dac_data[25] => dac_data[25].IN1
dac_data[26] => dac_data[26].IN1
dac_data[27] => dac_data[27].IN1
dac_data[28] => dac_data[28].IN1
dac_data[29] => dac_data[29].IN1
dac_data[30] => dac_data[30].IN1
dac_data[31] => dac_data[31].IN1
adc_data[0] <= audio_receive:u_audio_receive.adc_data
adc_data[1] <= audio_receive:u_audio_receive.adc_data
adc_data[2] <= audio_receive:u_audio_receive.adc_data
adc_data[3] <= audio_receive:u_audio_receive.adc_data
adc_data[4] <= audio_receive:u_audio_receive.adc_data
adc_data[5] <= audio_receive:u_audio_receive.adc_data
adc_data[6] <= audio_receive:u_audio_receive.adc_data
adc_data[7] <= audio_receive:u_audio_receive.adc_data
adc_data[8] <= audio_receive:u_audio_receive.adc_data
adc_data[9] <= audio_receive:u_audio_receive.adc_data
adc_data[10] <= audio_receive:u_audio_receive.adc_data
adc_data[11] <= audio_receive:u_audio_receive.adc_data
adc_data[12] <= audio_receive:u_audio_receive.adc_data
adc_data[13] <= audio_receive:u_audio_receive.adc_data
adc_data[14] <= audio_receive:u_audio_receive.adc_data
adc_data[15] <= audio_receive:u_audio_receive.adc_data
adc_data[16] <= audio_receive:u_audio_receive.adc_data
adc_data[17] <= audio_receive:u_audio_receive.adc_data
adc_data[18] <= audio_receive:u_audio_receive.adc_data
adc_data[19] <= audio_receive:u_audio_receive.adc_data
adc_data[20] <= audio_receive:u_audio_receive.adc_data
adc_data[21] <= audio_receive:u_audio_receive.adc_data
adc_data[22] <= audio_receive:u_audio_receive.adc_data
adc_data[23] <= audio_receive:u_audio_receive.adc_data
adc_data[24] <= audio_receive:u_audio_receive.adc_data
adc_data[25] <= audio_receive:u_audio_receive.adc_data
adc_data[26] <= audio_receive:u_audio_receive.adc_data
adc_data[27] <= audio_receive:u_audio_receive.adc_data
adc_data[28] <= audio_receive:u_audio_receive.adc_data
adc_data[29] <= audio_receive:u_audio_receive.adc_data
adc_data[30] <= audio_receive:u_audio_receive.adc_data
adc_data[31] <= audio_receive:u_audio_receive.adc_data
rx_done <= audio_receive:u_audio_receive.rx_done
tx_done <= audio_send:u_audio_send.tx_done


|eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config
clk => clk.IN1
rst_n => rst_n.IN2
aud_scl <= i2c_dri:u_i2c_dri.scl
aud_sda <> i2c_dri:u_i2c_dri.sda


|eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.PRESET
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg
clk => i2c_data[0]~reg0.CLK
clk => i2c_data[1]~reg0.CLK
clk => i2c_data[2]~reg0.CLK
clk => i2c_data[3]~reg0.CLK
clk => i2c_data[4]~reg0.CLK
clk => i2c_data[5]~reg0.CLK
clk => i2c_data[6]~reg0.CLK
clk => i2c_data[7]~reg0.CLK
clk => i2c_data[8]~reg0.CLK
clk => i2c_data[9]~reg0.CLK
clk => i2c_data[10]~reg0.CLK
clk => i2c_data[11]~reg0.CLK
clk => i2c_data[12]~reg0.CLK
clk => i2c_data[13]~reg0.CLK
clk => i2c_data[14]~reg0.CLK
clk => i2c_data[15]~reg0.CLK
clk => cfg_done~reg0.CLK
clk => init_reg_cnt[0].CLK
clk => init_reg_cnt[1].CLK
clk => init_reg_cnt[2].CLK
clk => init_reg_cnt[3].CLK
clk => init_reg_cnt[4].CLK
clk => i2c_exec~reg0.CLK
clk => start_init_cnt[0].CLK
clk => start_init_cnt[1].CLK
clk => start_init_cnt[2].CLK
clk => start_init_cnt[3].CLK
clk => start_init_cnt[4].CLK
clk => start_init_cnt[5].CLK
clk => start_init_cnt[6].CLK
clk => start_init_cnt[7].CLK
clk => wl[0].CLK
clk => wl[1].CLK
rst_n => i2c_data[0]~reg0.ACLR
rst_n => i2c_data[1]~reg0.ACLR
rst_n => i2c_data[2]~reg0.ACLR
rst_n => i2c_data[3]~reg0.ACLR
rst_n => i2c_data[4]~reg0.ACLR
rst_n => i2c_data[5]~reg0.ACLR
rst_n => i2c_data[6]~reg0.ACLR
rst_n => i2c_data[7]~reg0.ACLR
rst_n => i2c_data[8]~reg0.ACLR
rst_n => i2c_data[9]~reg0.ACLR
rst_n => i2c_data[10]~reg0.ACLR
rst_n => i2c_data[11]~reg0.ACLR
rst_n => i2c_data[12]~reg0.ACLR
rst_n => i2c_data[13]~reg0.ACLR
rst_n => i2c_data[14]~reg0.ACLR
rst_n => i2c_data[15]~reg0.ACLR
rst_n => i2c_exec~reg0.ACLR
rst_n => cfg_done~reg0.ACLR
rst_n => wl[0].ACLR
rst_n => wl[1].ACLR
rst_n => start_init_cnt[0].ACLR
rst_n => start_init_cnt[1].ACLR
rst_n => start_init_cnt[2].ACLR
rst_n => start_init_cnt[3].ACLR
rst_n => start_init_cnt[4].ACLR
rst_n => start_init_cnt[5].ACLR
rst_n => start_init_cnt[6].ACLR
rst_n => start_init_cnt[7].ACLR
rst_n => init_reg_cnt[0].ACLR
rst_n => init_reg_cnt[1].ACLR
rst_n => init_reg_cnt[2].ACLR
rst_n => init_reg_cnt[3].ACLR
rst_n => init_reg_cnt[4].ACLR
i2c_done => always2.IN1
i2c_done => always2.IN1
i2c_done => always4.IN1
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_done <= cfg_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[0] <= i2c_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[1] <= i2c_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[2] <= i2c_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[3] <= i2c_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[4] <= i2c_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[5] <= i2c_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[6] <= i2c_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[7] <= i2c_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[8] <= i2c_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[9] <= i2c_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[10] <= i2c_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[11] <= i2c_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[12] <= i2c_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[13] <= i2c_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[14] <= i2c_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[15] <= i2c_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive
rst_n => adc_data[0]~reg0.ACLR
rst_n => adc_data[1]~reg0.ACLR
rst_n => adc_data[2]~reg0.ACLR
rst_n => adc_data[3]~reg0.ACLR
rst_n => adc_data[4]~reg0.ACLR
rst_n => adc_data[5]~reg0.ACLR
rst_n => adc_data[6]~reg0.ACLR
rst_n => adc_data[7]~reg0.ACLR
rst_n => adc_data[8]~reg0.ACLR
rst_n => adc_data[9]~reg0.ACLR
rst_n => adc_data[10]~reg0.ACLR
rst_n => adc_data[11]~reg0.ACLR
rst_n => adc_data[12]~reg0.ACLR
rst_n => adc_data[13]~reg0.ACLR
rst_n => adc_data[14]~reg0.ACLR
rst_n => adc_data[15]~reg0.ACLR
rst_n => adc_data[16]~reg0.ACLR
rst_n => adc_data[17]~reg0.ACLR
rst_n => adc_data[18]~reg0.ACLR
rst_n => adc_data[19]~reg0.ACLR
rst_n => adc_data[20]~reg0.ACLR
rst_n => adc_data[21]~reg0.ACLR
rst_n => adc_data[22]~reg0.ACLR
rst_n => adc_data[23]~reg0.ACLR
rst_n => adc_data[24]~reg0.ACLR
rst_n => adc_data[25]~reg0.ACLR
rst_n => adc_data[26]~reg0.ACLR
rst_n => adc_data[27]~reg0.ACLR
rst_n => adc_data[28]~reg0.ACLR
rst_n => adc_data[29]~reg0.ACLR
rst_n => adc_data[30]~reg0.ACLR
rst_n => adc_data[31]~reg0.ACLR
rst_n => rx_done~reg0.ACLR
rst_n => aud_lrc_d0.ACLR
rst_n => rx_cnt[0].ACLR
rst_n => rx_cnt[1].ACLR
rst_n => rx_cnt[2].ACLR
rst_n => rx_cnt[3].ACLR
rst_n => rx_cnt[4].ACLR
rst_n => rx_cnt[5].ACLR
rst_n => adc_data_t[0].ACLR
rst_n => adc_data_t[1].ACLR
rst_n => adc_data_t[2].ACLR
rst_n => adc_data_t[3].ACLR
rst_n => adc_data_t[4].ACLR
rst_n => adc_data_t[5].ACLR
rst_n => adc_data_t[6].ACLR
rst_n => adc_data_t[7].ACLR
rst_n => adc_data_t[8].ACLR
rst_n => adc_data_t[9].ACLR
rst_n => adc_data_t[10].ACLR
rst_n => adc_data_t[11].ACLR
rst_n => adc_data_t[12].ACLR
rst_n => adc_data_t[13].ACLR
rst_n => adc_data_t[14].ACLR
rst_n => adc_data_t[15].ACLR
rst_n => adc_data_t[16].ACLR
rst_n => adc_data_t[17].ACLR
rst_n => adc_data_t[18].ACLR
rst_n => adc_data_t[19].ACLR
rst_n => adc_data_t[20].ACLR
rst_n => adc_data_t[21].ACLR
rst_n => adc_data_t[22].ACLR
rst_n => adc_data_t[23].ACLR
rst_n => adc_data_t[24].ACLR
rst_n => adc_data_t[25].ACLR
rst_n => adc_data_t[26].ACLR
rst_n => adc_data_t[27].ACLR
rst_n => adc_data_t[28].ACLR
rst_n => adc_data_t[29].ACLR
rst_n => adc_data_t[30].ACLR
rst_n => adc_data_t[31].ACLR
aud_bclk => adc_data[0]~reg0.CLK
aud_bclk => adc_data[1]~reg0.CLK
aud_bclk => adc_data[2]~reg0.CLK
aud_bclk => adc_data[3]~reg0.CLK
aud_bclk => adc_data[4]~reg0.CLK
aud_bclk => adc_data[5]~reg0.CLK
aud_bclk => adc_data[6]~reg0.CLK
aud_bclk => adc_data[7]~reg0.CLK
aud_bclk => adc_data[8]~reg0.CLK
aud_bclk => adc_data[9]~reg0.CLK
aud_bclk => adc_data[10]~reg0.CLK
aud_bclk => adc_data[11]~reg0.CLK
aud_bclk => adc_data[12]~reg0.CLK
aud_bclk => adc_data[13]~reg0.CLK
aud_bclk => adc_data[14]~reg0.CLK
aud_bclk => adc_data[15]~reg0.CLK
aud_bclk => adc_data[16]~reg0.CLK
aud_bclk => adc_data[17]~reg0.CLK
aud_bclk => adc_data[18]~reg0.CLK
aud_bclk => adc_data[19]~reg0.CLK
aud_bclk => adc_data[20]~reg0.CLK
aud_bclk => adc_data[21]~reg0.CLK
aud_bclk => adc_data[22]~reg0.CLK
aud_bclk => adc_data[23]~reg0.CLK
aud_bclk => adc_data[24]~reg0.CLK
aud_bclk => adc_data[25]~reg0.CLK
aud_bclk => adc_data[26]~reg0.CLK
aud_bclk => adc_data[27]~reg0.CLK
aud_bclk => adc_data[28]~reg0.CLK
aud_bclk => adc_data[29]~reg0.CLK
aud_bclk => adc_data[30]~reg0.CLK
aud_bclk => adc_data[31]~reg0.CLK
aud_bclk => rx_done~reg0.CLK
aud_bclk => adc_data_t[0].CLK
aud_bclk => adc_data_t[1].CLK
aud_bclk => adc_data_t[2].CLK
aud_bclk => adc_data_t[3].CLK
aud_bclk => adc_data_t[4].CLK
aud_bclk => adc_data_t[5].CLK
aud_bclk => adc_data_t[6].CLK
aud_bclk => adc_data_t[7].CLK
aud_bclk => adc_data_t[8].CLK
aud_bclk => adc_data_t[9].CLK
aud_bclk => adc_data_t[10].CLK
aud_bclk => adc_data_t[11].CLK
aud_bclk => adc_data_t[12].CLK
aud_bclk => adc_data_t[13].CLK
aud_bclk => adc_data_t[14].CLK
aud_bclk => adc_data_t[15].CLK
aud_bclk => adc_data_t[16].CLK
aud_bclk => adc_data_t[17].CLK
aud_bclk => adc_data_t[18].CLK
aud_bclk => adc_data_t[19].CLK
aud_bclk => adc_data_t[20].CLK
aud_bclk => adc_data_t[21].CLK
aud_bclk => adc_data_t[22].CLK
aud_bclk => adc_data_t[23].CLK
aud_bclk => adc_data_t[24].CLK
aud_bclk => adc_data_t[25].CLK
aud_bclk => adc_data_t[26].CLK
aud_bclk => adc_data_t[27].CLK
aud_bclk => adc_data_t[28].CLK
aud_bclk => adc_data_t[29].CLK
aud_bclk => adc_data_t[30].CLK
aud_bclk => adc_data_t[31].CLK
aud_bclk => rx_cnt[0].CLK
aud_bclk => rx_cnt[1].CLK
aud_bclk => rx_cnt[2].CLK
aud_bclk => rx_cnt[3].CLK
aud_bclk => rx_cnt[4].CLK
aud_bclk => rx_cnt[5].CLK
aud_bclk => aud_lrc_d0.CLK
aud_lrc => lrc_edge.IN1
aud_lrc => aud_lrc_d0.DATAIN
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
rx_done <= rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[0] <= adc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[1] <= adc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[2] <= adc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[3] <= adc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[4] <= adc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[5] <= adc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[6] <= adc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[7] <= adc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[8] <= adc_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[9] <= adc_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[10] <= adc_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[11] <= adc_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[12] <= adc_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[13] <= adc_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[14] <= adc_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[15] <= adc_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[16] <= adc_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[17] <= adc_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[18] <= adc_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[19] <= adc_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[20] <= adc_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[21] <= adc_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[22] <= adc_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[23] <= adc_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[24] <= adc_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[25] <= adc_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[26] <= adc_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[27] <= adc_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[28] <= adc_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[29] <= adc_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[30] <= adc_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[31] <= adc_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send
rst_n => dac_data_t[0].ACLR
rst_n => dac_data_t[1].ACLR
rst_n => dac_data_t[2].ACLR
rst_n => dac_data_t[3].ACLR
rst_n => dac_data_t[4].ACLR
rst_n => dac_data_t[5].ACLR
rst_n => dac_data_t[6].ACLR
rst_n => dac_data_t[7].ACLR
rst_n => dac_data_t[8].ACLR
rst_n => dac_data_t[9].ACLR
rst_n => dac_data_t[10].ACLR
rst_n => dac_data_t[11].ACLR
rst_n => dac_data_t[12].ACLR
rst_n => dac_data_t[13].ACLR
rst_n => dac_data_t[14].ACLR
rst_n => dac_data_t[15].ACLR
rst_n => dac_data_t[16].ACLR
rst_n => dac_data_t[17].ACLR
rst_n => dac_data_t[18].ACLR
rst_n => dac_data_t[19].ACLR
rst_n => dac_data_t[20].ACLR
rst_n => dac_data_t[21].ACLR
rst_n => dac_data_t[22].ACLR
rst_n => dac_data_t[23].ACLR
rst_n => dac_data_t[24].ACLR
rst_n => dac_data_t[25].ACLR
rst_n => dac_data_t[26].ACLR
rst_n => dac_data_t[27].ACLR
rst_n => dac_data_t[28].ACLR
rst_n => dac_data_t[29].ACLR
rst_n => dac_data_t[30].ACLR
rst_n => dac_data_t[31].ACLR
rst_n => tx_cnt[0].ACLR
rst_n => tx_cnt[1].ACLR
rst_n => tx_cnt[2].ACLR
rst_n => tx_cnt[3].ACLR
rst_n => tx_cnt[4].ACLR
rst_n => tx_cnt[5].ACLR
rst_n => aud_dacdat~reg0.ACLR
rst_n => tx_done~reg0.ACLR
rst_n => aud_lrc_d0.ACLR
aud_bclk => tx_done~reg0.CLK
aud_bclk => dac_data_t[0].CLK
aud_bclk => dac_data_t[1].CLK
aud_bclk => dac_data_t[2].CLK
aud_bclk => dac_data_t[3].CLK
aud_bclk => dac_data_t[4].CLK
aud_bclk => dac_data_t[5].CLK
aud_bclk => dac_data_t[6].CLK
aud_bclk => dac_data_t[7].CLK
aud_bclk => dac_data_t[8].CLK
aud_bclk => dac_data_t[9].CLK
aud_bclk => dac_data_t[10].CLK
aud_bclk => dac_data_t[11].CLK
aud_bclk => dac_data_t[12].CLK
aud_bclk => dac_data_t[13].CLK
aud_bclk => dac_data_t[14].CLK
aud_bclk => dac_data_t[15].CLK
aud_bclk => dac_data_t[16].CLK
aud_bclk => dac_data_t[17].CLK
aud_bclk => dac_data_t[18].CLK
aud_bclk => dac_data_t[19].CLK
aud_bclk => dac_data_t[20].CLK
aud_bclk => dac_data_t[21].CLK
aud_bclk => dac_data_t[22].CLK
aud_bclk => dac_data_t[23].CLK
aud_bclk => dac_data_t[24].CLK
aud_bclk => dac_data_t[25].CLK
aud_bclk => dac_data_t[26].CLK
aud_bclk => dac_data_t[27].CLK
aud_bclk => dac_data_t[28].CLK
aud_bclk => dac_data_t[29].CLK
aud_bclk => dac_data_t[30].CLK
aud_bclk => dac_data_t[31].CLK
aud_bclk => tx_cnt[0].CLK
aud_bclk => tx_cnt[1].CLK
aud_bclk => tx_cnt[2].CLK
aud_bclk => tx_cnt[3].CLK
aud_bclk => tx_cnt[4].CLK
aud_bclk => tx_cnt[5].CLK
aud_bclk => aud_lrc_d0.CLK
aud_bclk => aud_dacdat~reg0.CLK
aud_lrc => lrc_edge.IN1
aud_lrc => aud_lrc_d0.DATAIN
aud_dacdat <= aud_dacdat~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_data[0] => dac_data_t[0].DATAIN
dac_data[1] => dac_data_t[1].DATAIN
dac_data[2] => dac_data_t[2].DATAIN
dac_data[3] => dac_data_t[3].DATAIN
dac_data[4] => dac_data_t[4].DATAIN
dac_data[5] => dac_data_t[5].DATAIN
dac_data[6] => dac_data_t[6].DATAIN
dac_data[7] => dac_data_t[7].DATAIN
dac_data[8] => dac_data_t[8].DATAIN
dac_data[9] => dac_data_t[9].DATAIN
dac_data[10] => dac_data_t[10].DATAIN
dac_data[11] => dac_data_t[11].DATAIN
dac_data[12] => dac_data_t[12].DATAIN
dac_data[13] => dac_data_t[13].DATAIN
dac_data[14] => dac_data_t[14].DATAIN
dac_data[15] => dac_data_t[15].DATAIN
dac_data[16] => dac_data_t[16].DATAIN
dac_data[17] => dac_data_t[17].DATAIN
dac_data[18] => dac_data_t[18].DATAIN
dac_data[19] => dac_data_t[19].DATAIN
dac_data[20] => dac_data_t[20].DATAIN
dac_data[21] => dac_data_t[21].DATAIN
dac_data[22] => dac_data_t[22].DATAIN
dac_data[23] => dac_data_t[23].DATAIN
dac_data[24] => dac_data_t[24].DATAIN
dac_data[25] => dac_data_t[25].DATAIN
dac_data[26] => dac_data_t[26].DATAIN
dac_data[27] => dac_data_t[27].DATAIN
dac_data[28] => dac_data_t[28].DATAIN
dac_data[29] => dac_data_t[29].DATAIN
dac_data[30] => dac_data_t[30].DATAIN
dac_data[31] => dac_data_t[31].DATAIN
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl
aud_bclk => aud_bclk.IN1
rst_n => udp_tx_start_en~reg0.ACLR
rst_n => udp_tx_flag.ACLR
rst_n => _.IN1
aud_rx_done => aud_rx_done.IN1
aud_adc_data[0] => aud_adc_data[0].IN1
aud_adc_data[1] => aud_adc_data[1].IN1
aud_adc_data[2] => aud_adc_data[2].IN1
aud_adc_data[3] => aud_adc_data[3].IN1
aud_adc_data[4] => aud_adc_data[4].IN1
aud_adc_data[5] => aud_adc_data[5].IN1
aud_adc_data[6] => aud_adc_data[6].IN1
aud_adc_data[7] => aud_adc_data[7].IN1
aud_adc_data[8] => aud_adc_data[8].IN1
aud_adc_data[9] => aud_adc_data[9].IN1
aud_adc_data[10] => aud_adc_data[10].IN1
aud_adc_data[11] => aud_adc_data[11].IN1
aud_adc_data[12] => aud_adc_data[12].IN1
aud_adc_data[13] => aud_adc_data[13].IN1
aud_adc_data[14] => aud_adc_data[14].IN1
aud_adc_data[15] => aud_adc_data[15].IN1
aud_adc_data[16] => aud_adc_data[16].IN1
aud_adc_data[17] => aud_adc_data[17].IN1
aud_adc_data[18] => aud_adc_data[18].IN1
aud_adc_data[19] => aud_adc_data[19].IN1
aud_adc_data[20] => aud_adc_data[20].IN1
aud_adc_data[21] => aud_adc_data[21].IN1
aud_adc_data[22] => aud_adc_data[22].IN1
aud_adc_data[23] => aud_adc_data[23].IN1
aud_adc_data[24] => aud_adc_data[24].IN1
aud_adc_data[25] => aud_adc_data[25].IN1
aud_adc_data[26] => aud_adc_data[26].IN1
aud_adc_data[27] => aud_adc_data[27].IN1
aud_adc_data[28] => aud_adc_data[28].IN1
aud_adc_data[29] => aud_adc_data[29].IN1
aud_adc_data[30] => aud_adc_data[30].IN1
aud_adc_data[31] => aud_adc_data[31].IN1
eth_tx_clk => eth_tx_clk.IN1
udp_tx_req => udp_tx_req.IN1
udp_tx_done => udp_tx_flag.OUTPUTSELECT
udp_tx_start_en <= udp_tx_start_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
udp_tx_byte_num[0] <= <GND>
udp_tx_byte_num[1] <= <GND>
udp_tx_byte_num[2] <= <GND>
udp_tx_byte_num[3] <= <GND>
udp_tx_byte_num[4] <= <GND>
udp_tx_byte_num[5] <= <GND>
udp_tx_byte_num[6] <= <GND>
udp_tx_byte_num[7] <= <GND>
udp_tx_byte_num[8] <= <GND>
udp_tx_byte_num[9] <= <GND>
udp_tx_byte_num[10] <= <VCC>
udp_tx_byte_num[11] <= <GND>
udp_tx_byte_num[12] <= <GND>
udp_tx_byte_num[13] <= <GND>
udp_tx_byte_num[14] <= <GND>
udp_tx_byte_num[15] <= <GND>
udp_tx_data[0] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[1] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[2] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[3] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[4] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[5] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[6] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[7] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[8] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[9] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[10] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[11] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[12] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[13] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[14] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[15] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[16] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[17] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[18] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[19] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[20] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[21] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[22] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[23] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[24] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[25] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[26] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[27] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[28] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[29] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[30] <= async_fifo_512x32b:u_async_fifo.q
udp_tx_data[31] <= async_fifo_512x32b:u_async_fifo.q


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_i0l1:auto_generated.data[0]
data[1] => dcfifo_i0l1:auto_generated.data[1]
data[2] => dcfifo_i0l1:auto_generated.data[2]
data[3] => dcfifo_i0l1:auto_generated.data[3]
data[4] => dcfifo_i0l1:auto_generated.data[4]
data[5] => dcfifo_i0l1:auto_generated.data[5]
data[6] => dcfifo_i0l1:auto_generated.data[6]
data[7] => dcfifo_i0l1:auto_generated.data[7]
data[8] => dcfifo_i0l1:auto_generated.data[8]
data[9] => dcfifo_i0l1:auto_generated.data[9]
data[10] => dcfifo_i0l1:auto_generated.data[10]
data[11] => dcfifo_i0l1:auto_generated.data[11]
data[12] => dcfifo_i0l1:auto_generated.data[12]
data[13] => dcfifo_i0l1:auto_generated.data[13]
data[14] => dcfifo_i0l1:auto_generated.data[14]
data[15] => dcfifo_i0l1:auto_generated.data[15]
data[16] => dcfifo_i0l1:auto_generated.data[16]
data[17] => dcfifo_i0l1:auto_generated.data[17]
data[18] => dcfifo_i0l1:auto_generated.data[18]
data[19] => dcfifo_i0l1:auto_generated.data[19]
data[20] => dcfifo_i0l1:auto_generated.data[20]
data[21] => dcfifo_i0l1:auto_generated.data[21]
data[22] => dcfifo_i0l1:auto_generated.data[22]
data[23] => dcfifo_i0l1:auto_generated.data[23]
data[24] => dcfifo_i0l1:auto_generated.data[24]
data[25] => dcfifo_i0l1:auto_generated.data[25]
data[26] => dcfifo_i0l1:auto_generated.data[26]
data[27] => dcfifo_i0l1:auto_generated.data[27]
data[28] => dcfifo_i0l1:auto_generated.data[28]
data[29] => dcfifo_i0l1:auto_generated.data[29]
data[30] => dcfifo_i0l1:auto_generated.data[30]
data[31] => dcfifo_i0l1:auto_generated.data[31]
q[0] <= dcfifo_i0l1:auto_generated.q[0]
q[1] <= dcfifo_i0l1:auto_generated.q[1]
q[2] <= dcfifo_i0l1:auto_generated.q[2]
q[3] <= dcfifo_i0l1:auto_generated.q[3]
q[4] <= dcfifo_i0l1:auto_generated.q[4]
q[5] <= dcfifo_i0l1:auto_generated.q[5]
q[6] <= dcfifo_i0l1:auto_generated.q[6]
q[7] <= dcfifo_i0l1:auto_generated.q[7]
q[8] <= dcfifo_i0l1:auto_generated.q[8]
q[9] <= dcfifo_i0l1:auto_generated.q[9]
q[10] <= dcfifo_i0l1:auto_generated.q[10]
q[11] <= dcfifo_i0l1:auto_generated.q[11]
q[12] <= dcfifo_i0l1:auto_generated.q[12]
q[13] <= dcfifo_i0l1:auto_generated.q[13]
q[14] <= dcfifo_i0l1:auto_generated.q[14]
q[15] <= dcfifo_i0l1:auto_generated.q[15]
q[16] <= dcfifo_i0l1:auto_generated.q[16]
q[17] <= dcfifo_i0l1:auto_generated.q[17]
q[18] <= dcfifo_i0l1:auto_generated.q[18]
q[19] <= dcfifo_i0l1:auto_generated.q[19]
q[20] <= dcfifo_i0l1:auto_generated.q[20]
q[21] <= dcfifo_i0l1:auto_generated.q[21]
q[22] <= dcfifo_i0l1:auto_generated.q[22]
q[23] <= dcfifo_i0l1:auto_generated.q[23]
q[24] <= dcfifo_i0l1:auto_generated.q[24]
q[25] <= dcfifo_i0l1:auto_generated.q[25]
q[26] <= dcfifo_i0l1:auto_generated.q[26]
q[27] <= dcfifo_i0l1:auto_generated.q[27]
q[28] <= dcfifo_i0l1:auto_generated.q[28]
q[29] <= dcfifo_i0l1:auto_generated.q[29]
q[30] <= dcfifo_i0l1:auto_generated.q[30]
q[31] <= dcfifo_i0l1:auto_generated.q[31]
rdclk => dcfifo_i0l1:auto_generated.rdclk
rdreq => dcfifo_i0l1:auto_generated.rdreq
wrclk => dcfifo_i0l1:auto_generated.wrclk
wrreq => dcfifo_i0l1:auto_generated.wrreq
aclr => dcfifo_i0l1:auto_generated.aclr
rdempty <= dcfifo_i0l1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_i0l1:auto_generated.wrfull
rdusedw[0] <= dcfifo_i0l1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_i0l1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_i0l1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_i0l1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_i0l1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_i0l1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_i0l1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_i0l1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_i0l1:auto_generated.rdusedw[8]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_qj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_qj31:fifo_ram.data_a[0]
data[1] => altsyncram_qj31:fifo_ram.data_a[1]
data[2] => altsyncram_qj31:fifo_ram.data_a[2]
data[3] => altsyncram_qj31:fifo_ram.data_a[3]
data[4] => altsyncram_qj31:fifo_ram.data_a[4]
data[5] => altsyncram_qj31:fifo_ram.data_a[5]
data[6] => altsyncram_qj31:fifo_ram.data_a[6]
data[7] => altsyncram_qj31:fifo_ram.data_a[7]
data[8] => altsyncram_qj31:fifo_ram.data_a[8]
data[9] => altsyncram_qj31:fifo_ram.data_a[9]
data[10] => altsyncram_qj31:fifo_ram.data_a[10]
data[11] => altsyncram_qj31:fifo_ram.data_a[11]
data[12] => altsyncram_qj31:fifo_ram.data_a[12]
data[13] => altsyncram_qj31:fifo_ram.data_a[13]
data[14] => altsyncram_qj31:fifo_ram.data_a[14]
data[15] => altsyncram_qj31:fifo_ram.data_a[15]
data[16] => altsyncram_qj31:fifo_ram.data_a[16]
data[17] => altsyncram_qj31:fifo_ram.data_a[17]
data[18] => altsyncram_qj31:fifo_ram.data_a[18]
data[19] => altsyncram_qj31:fifo_ram.data_a[19]
data[20] => altsyncram_qj31:fifo_ram.data_a[20]
data[21] => altsyncram_qj31:fifo_ram.data_a[21]
data[22] => altsyncram_qj31:fifo_ram.data_a[22]
data[23] => altsyncram_qj31:fifo_ram.data_a[23]
data[24] => altsyncram_qj31:fifo_ram.data_a[24]
data[25] => altsyncram_qj31:fifo_ram.data_a[25]
data[26] => altsyncram_qj31:fifo_ram.data_a[26]
data[27] => altsyncram_qj31:fifo_ram.data_a[27]
data[28] => altsyncram_qj31:fifo_ram.data_a[28]
data[29] => altsyncram_qj31:fifo_ram.data_a[29]
data[30] => altsyncram_qj31:fifo_ram.data_a[30]
data[31] => altsyncram_qj31:fifo_ram.data_a[31]
q[0] <= altsyncram_qj31:fifo_ram.q_b[0]
q[1] <= altsyncram_qj31:fifo_ram.q_b[1]
q[2] <= altsyncram_qj31:fifo_ram.q_b[2]
q[3] <= altsyncram_qj31:fifo_ram.q_b[3]
q[4] <= altsyncram_qj31:fifo_ram.q_b[4]
q[5] <= altsyncram_qj31:fifo_ram.q_b[5]
q[6] <= altsyncram_qj31:fifo_ram.q_b[6]
q[7] <= altsyncram_qj31:fifo_ram.q_b[7]
q[8] <= altsyncram_qj31:fifo_ram.q_b[8]
q[9] <= altsyncram_qj31:fifo_ram.q_b[9]
q[10] <= altsyncram_qj31:fifo_ram.q_b[10]
q[11] <= altsyncram_qj31:fifo_ram.q_b[11]
q[12] <= altsyncram_qj31:fifo_ram.q_b[12]
q[13] <= altsyncram_qj31:fifo_ram.q_b[13]
q[14] <= altsyncram_qj31:fifo_ram.q_b[14]
q[15] <= altsyncram_qj31:fifo_ram.q_b[15]
q[16] <= altsyncram_qj31:fifo_ram.q_b[16]
q[17] <= altsyncram_qj31:fifo_ram.q_b[17]
q[18] <= altsyncram_qj31:fifo_ram.q_b[18]
q[19] <= altsyncram_qj31:fifo_ram.q_b[19]
q[20] <= altsyncram_qj31:fifo_ram.q_b[20]
q[21] <= altsyncram_qj31:fifo_ram.q_b[21]
q[22] <= altsyncram_qj31:fifo_ram.q_b[22]
q[23] <= altsyncram_qj31:fifo_ram.q_b[23]
q[24] <= altsyncram_qj31:fifo_ram.q_b[24]
q[25] <= altsyncram_qj31:fifo_ram.q_b[25]
q[26] <= altsyncram_qj31:fifo_ram.q_b[26]
q[27] <= altsyncram_qj31:fifo_ram.q_b[27]
q[28] <= altsyncram_qj31:fifo_ram.q_b[28]
q[29] <= altsyncram_qj31:fifo_ram.q_b[29]
q[30] <= altsyncram_qj31:fifo_ram.q_b[30]
q[31] <= altsyncram_qj31:fifo_ram.q_b[31]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_qj31:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_qj31:fifo_ram.clock0
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|eth_audio_transmit|udp:u_udp
eth_rx_clk => eth_rx_clk.IN1
rst_n => rst_n.IN3
eth_rxdv => eth_rxdv.IN1
eth_rx_data[0] => eth_rx_data[0].IN1
eth_rx_data[1] => eth_rx_data[1].IN1
eth_rx_data[2] => eth_rx_data[2].IN1
eth_rx_data[3] => eth_rx_data[3].IN1
eth_tx_clk => eth_tx_clk.IN2
tx_start_en => tx_start_en.IN1
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data[8] => tx_data[8].IN1
tx_data[9] => tx_data[9].IN1
tx_data[10] => tx_data[10].IN1
tx_data[11] => tx_data[11].IN1
tx_data[12] => tx_data[12].IN1
tx_data[13] => tx_data[13].IN1
tx_data[14] => tx_data[14].IN1
tx_data[15] => tx_data[15].IN1
tx_data[16] => tx_data[16].IN1
tx_data[17] => tx_data[17].IN1
tx_data[18] => tx_data[18].IN1
tx_data[19] => tx_data[19].IN1
tx_data[20] => tx_data[20].IN1
tx_data[21] => tx_data[21].IN1
tx_data[22] => tx_data[22].IN1
tx_data[23] => tx_data[23].IN1
tx_data[24] => tx_data[24].IN1
tx_data[25] => tx_data[25].IN1
tx_data[26] => tx_data[26].IN1
tx_data[27] => tx_data[27].IN1
tx_data[28] => tx_data[28].IN1
tx_data[29] => tx_data[29].IN1
tx_data[30] => tx_data[30].IN1
tx_data[31] => tx_data[31].IN1
tx_byte_num[0] => tx_byte_num[0].IN1
tx_byte_num[1] => tx_byte_num[1].IN1
tx_byte_num[2] => tx_byte_num[2].IN1
tx_byte_num[3] => tx_byte_num[3].IN1
tx_byte_num[4] => tx_byte_num[4].IN1
tx_byte_num[5] => tx_byte_num[5].IN1
tx_byte_num[6] => tx_byte_num[6].IN1
tx_byte_num[7] => tx_byte_num[7].IN1
tx_byte_num[8] => tx_byte_num[8].IN1
tx_byte_num[9] => tx_byte_num[9].IN1
tx_byte_num[10] => tx_byte_num[10].IN1
tx_byte_num[11] => tx_byte_num[11].IN1
tx_byte_num[12] => tx_byte_num[12].IN1
tx_byte_num[13] => tx_byte_num[13].IN1
tx_byte_num[14] => tx_byte_num[14].IN1
tx_byte_num[15] => tx_byte_num[15].IN1
tx_done <= ip_send:u_ip_send.tx_done
tx_req <= ip_send:u_ip_send.tx_req
rec_pkt_done <= ip_receive:u_ip_receive.rec_pkt_done
rec_en <= ip_receive:u_ip_receive.rec_en
rec_data[0] <= ip_receive:u_ip_receive.rec_data
rec_data[1] <= ip_receive:u_ip_receive.rec_data
rec_data[2] <= ip_receive:u_ip_receive.rec_data
rec_data[3] <= ip_receive:u_ip_receive.rec_data
rec_data[4] <= ip_receive:u_ip_receive.rec_data
rec_data[5] <= ip_receive:u_ip_receive.rec_data
rec_data[6] <= ip_receive:u_ip_receive.rec_data
rec_data[7] <= ip_receive:u_ip_receive.rec_data
rec_data[8] <= ip_receive:u_ip_receive.rec_data
rec_data[9] <= ip_receive:u_ip_receive.rec_data
rec_data[10] <= ip_receive:u_ip_receive.rec_data
rec_data[11] <= ip_receive:u_ip_receive.rec_data
rec_data[12] <= ip_receive:u_ip_receive.rec_data
rec_data[13] <= ip_receive:u_ip_receive.rec_data
rec_data[14] <= ip_receive:u_ip_receive.rec_data
rec_data[15] <= ip_receive:u_ip_receive.rec_data
rec_data[16] <= ip_receive:u_ip_receive.rec_data
rec_data[17] <= ip_receive:u_ip_receive.rec_data
rec_data[18] <= ip_receive:u_ip_receive.rec_data
rec_data[19] <= ip_receive:u_ip_receive.rec_data
rec_data[20] <= ip_receive:u_ip_receive.rec_data
rec_data[21] <= ip_receive:u_ip_receive.rec_data
rec_data[22] <= ip_receive:u_ip_receive.rec_data
rec_data[23] <= ip_receive:u_ip_receive.rec_data
rec_data[24] <= ip_receive:u_ip_receive.rec_data
rec_data[25] <= ip_receive:u_ip_receive.rec_data
rec_data[26] <= ip_receive:u_ip_receive.rec_data
rec_data[27] <= ip_receive:u_ip_receive.rec_data
rec_data[28] <= ip_receive:u_ip_receive.rec_data
rec_data[29] <= ip_receive:u_ip_receive.rec_data
rec_data[30] <= ip_receive:u_ip_receive.rec_data
rec_data[31] <= ip_receive:u_ip_receive.rec_data
rec_byte_num[0] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[1] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[2] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[3] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[4] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[5] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[6] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[7] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[8] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[9] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[10] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[11] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[12] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[13] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[14] <= ip_receive:u_ip_receive.rec_byte_num
rec_byte_num[15] <= ip_receive:u_ip_receive.rec_byte_num
eth_tx_en <= ip_send:u_ip_send.eth_tx_en
eth_tx_data[0] <= crc_d4[0].DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[1] <= crc_d4[1].DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[2] <= crc_d4[2].DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[3] <= crc_d4[3].DB_MAX_OUTPUT_PORT_TYPE
eth_rst_n <= <VCC>


|eth_audio_transmit|udp:u_udp|ip_receive:u_ip_receive
clk => rec_byte_num[0]~reg0.CLK
clk => rec_byte_num[1]~reg0.CLK
clk => rec_byte_num[2]~reg0.CLK
clk => rec_byte_num[3]~reg0.CLK
clk => rec_byte_num[4]~reg0.CLK
clk => rec_byte_num[5]~reg0.CLK
clk => rec_byte_num[6]~reg0.CLK
clk => rec_byte_num[7]~reg0.CLK
clk => rec_byte_num[8]~reg0.CLK
clk => rec_byte_num[9]~reg0.CLK
clk => rec_byte_num[10]~reg0.CLK
clk => rec_byte_num[11]~reg0.CLK
clk => rec_byte_num[12]~reg0.CLK
clk => rec_byte_num[13]~reg0.CLK
clk => rec_byte_num[14]~reg0.CLK
clk => rec_byte_num[15]~reg0.CLK
clk => rec_pkt_done~reg0.CLK
clk => rec_data[0]~reg0.CLK
clk => rec_data[1]~reg0.CLK
clk => rec_data[2]~reg0.CLK
clk => rec_data[3]~reg0.CLK
clk => rec_data[4]~reg0.CLK
clk => rec_data[5]~reg0.CLK
clk => rec_data[6]~reg0.CLK
clk => rec_data[7]~reg0.CLK
clk => rec_data[8]~reg0.CLK
clk => rec_data[9]~reg0.CLK
clk => rec_data[10]~reg0.CLK
clk => rec_data[11]~reg0.CLK
clk => rec_data[12]~reg0.CLK
clk => rec_data[13]~reg0.CLK
clk => rec_data[14]~reg0.CLK
clk => rec_data[15]~reg0.CLK
clk => rec_data[16]~reg0.CLK
clk => rec_data[17]~reg0.CLK
clk => rec_data[18]~reg0.CLK
clk => rec_data[19]~reg0.CLK
clk => rec_data[20]~reg0.CLK
clk => rec_data[21]~reg0.CLK
clk => rec_data[22]~reg0.CLK
clk => rec_data[23]~reg0.CLK
clk => rec_data[24]~reg0.CLK
clk => rec_data[25]~reg0.CLK
clk => rec_data[26]~reg0.CLK
clk => rec_data[27]~reg0.CLK
clk => rec_data[28]~reg0.CLK
clk => rec_data[29]~reg0.CLK
clk => rec_data[30]~reg0.CLK
clk => rec_data[31]~reg0.CLK
clk => rec_en~reg0.CLK
clk => rec_en_cnt[0].CLK
clk => rec_en_cnt[1].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => data_cnt[5].CLK
clk => data_cnt[6].CLK
clk => data_cnt[7].CLK
clk => data_cnt[8].CLK
clk => data_cnt[9].CLK
clk => data_cnt[10].CLK
clk => data_cnt[11].CLK
clk => data_cnt[12].CLK
clk => data_cnt[13].CLK
clk => data_cnt[14].CLK
clk => data_cnt[15].CLK
clk => data_byte_num[0].CLK
clk => data_byte_num[1].CLK
clk => data_byte_num[2].CLK
clk => data_byte_num[3].CLK
clk => data_byte_num[4].CLK
clk => data_byte_num[5].CLK
clk => data_byte_num[6].CLK
clk => data_byte_num[7].CLK
clk => data_byte_num[8].CLK
clk => data_byte_num[9].CLK
clk => data_byte_num[10].CLK
clk => data_byte_num[11].CLK
clk => data_byte_num[12].CLK
clk => data_byte_num[13].CLK
clk => data_byte_num[14].CLK
clk => data_byte_num[15].CLK
clk => udp_byte_num[0].CLK
clk => udp_byte_num[1].CLK
clk => udp_byte_num[2].CLK
clk => udp_byte_num[3].CLK
clk => udp_byte_num[4].CLK
clk => udp_byte_num[5].CLK
clk => udp_byte_num[6].CLK
clk => udp_byte_num[7].CLK
clk => udp_byte_num[8].CLK
clk => udp_byte_num[9].CLK
clk => udp_byte_num[10].CLK
clk => udp_byte_num[11].CLK
clk => udp_byte_num[12].CLK
clk => udp_byte_num[13].CLK
clk => udp_byte_num[14].CLK
clk => udp_byte_num[15].CLK
clk => ip_head_byte_num[0].CLK
clk => ip_head_byte_num[1].CLK
clk => ip_head_byte_num[2].CLK
clk => ip_head_byte_num[3].CLK
clk => ip_head_byte_num[4].CLK
clk => ip_head_byte_num[5].CLK
clk => des_ip[0].CLK
clk => des_ip[1].CLK
clk => des_ip[2].CLK
clk => des_ip[3].CLK
clk => des_ip[4].CLK
clk => des_ip[5].CLK
clk => des_ip[6].CLK
clk => des_ip[7].CLK
clk => des_ip[8].CLK
clk => des_ip[9].CLK
clk => des_ip[10].CLK
clk => des_ip[11].CLK
clk => des_ip[12].CLK
clk => des_ip[13].CLK
clk => des_ip[14].CLK
clk => des_ip[15].CLK
clk => des_ip[16].CLK
clk => des_ip[17].CLK
clk => des_ip[18].CLK
clk => des_ip[19].CLK
clk => des_ip[20].CLK
clk => des_ip[21].CLK
clk => des_ip[22].CLK
clk => des_ip[23].CLK
clk => des_mac[0].CLK
clk => des_mac[1].CLK
clk => des_mac[2].CLK
clk => des_mac[3].CLK
clk => des_mac[4].CLK
clk => des_mac[5].CLK
clk => des_mac[6].CLK
clk => des_mac[7].CLK
clk => des_mac[8].CLK
clk => des_mac[9].CLK
clk => des_mac[10].CLK
clk => des_mac[11].CLK
clk => des_mac[12].CLK
clk => des_mac[13].CLK
clk => des_mac[14].CLK
clk => des_mac[15].CLK
clk => des_mac[16].CLK
clk => des_mac[17].CLK
clk => des_mac[18].CLK
clk => des_mac[19].CLK
clk => des_mac[20].CLK
clk => des_mac[21].CLK
clk => des_mac[22].CLK
clk => des_mac[23].CLK
clk => des_mac[24].CLK
clk => des_mac[25].CLK
clk => des_mac[26].CLK
clk => des_mac[27].CLK
clk => des_mac[28].CLK
clk => des_mac[29].CLK
clk => des_mac[30].CLK
clk => des_mac[31].CLK
clk => des_mac[32].CLK
clk => des_mac[33].CLK
clk => des_mac[34].CLK
clk => des_mac[35].CLK
clk => des_mac[36].CLK
clk => des_mac[37].CLK
clk => des_mac[38].CLK
clk => des_mac[39].CLK
clk => des_mac[40].CLK
clk => des_mac[41].CLK
clk => des_mac[42].CLK
clk => des_mac[43].CLK
clk => des_mac[44].CLK
clk => des_mac[45].CLK
clk => des_mac[46].CLK
clk => des_mac[47].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => error_en.CLK
clk => skip_en.CLK
clk => rx_data[0].CLK
clk => rx_data[1].CLK
clk => rx_data[2].CLK
clk => rx_data[3].CLK
clk => rx_data[4].CLK
clk => rx_data[5].CLK
clk => rx_data[6].CLK
clk => rx_data[7].CLK
clk => rx_byte_val.CLK
clk => rx_byte_sw.CLK
clk => cur_state~1.DATAIN
rst_n => rec_byte_num[0]~reg0.ACLR
rst_n => rec_byte_num[1]~reg0.ACLR
rst_n => rec_byte_num[2]~reg0.ACLR
rst_n => rec_byte_num[3]~reg0.ACLR
rst_n => rec_byte_num[4]~reg0.ACLR
rst_n => rec_byte_num[5]~reg0.ACLR
rst_n => rec_byte_num[6]~reg0.ACLR
rst_n => rec_byte_num[7]~reg0.ACLR
rst_n => rec_byte_num[8]~reg0.ACLR
rst_n => rec_byte_num[9]~reg0.ACLR
rst_n => rec_byte_num[10]~reg0.ACLR
rst_n => rec_byte_num[11]~reg0.ACLR
rst_n => rec_byte_num[12]~reg0.ACLR
rst_n => rec_byte_num[13]~reg0.ACLR
rst_n => rec_byte_num[14]~reg0.ACLR
rst_n => rec_byte_num[15]~reg0.ACLR
rst_n => rec_pkt_done~reg0.ACLR
rst_n => rec_data[0]~reg0.ACLR
rst_n => rec_data[1]~reg0.ACLR
rst_n => rec_data[2]~reg0.ACLR
rst_n => rec_data[3]~reg0.ACLR
rst_n => rec_data[4]~reg0.ACLR
rst_n => rec_data[5]~reg0.ACLR
rst_n => rec_data[6]~reg0.ACLR
rst_n => rec_data[7]~reg0.ACLR
rst_n => rec_data[8]~reg0.ACLR
rst_n => rec_data[9]~reg0.ACLR
rst_n => rec_data[10]~reg0.ACLR
rst_n => rec_data[11]~reg0.ACLR
rst_n => rec_data[12]~reg0.ACLR
rst_n => rec_data[13]~reg0.ACLR
rst_n => rec_data[14]~reg0.ACLR
rst_n => rec_data[15]~reg0.ACLR
rst_n => rec_data[16]~reg0.ACLR
rst_n => rec_data[17]~reg0.ACLR
rst_n => rec_data[18]~reg0.ACLR
rst_n => rec_data[19]~reg0.ACLR
rst_n => rec_data[20]~reg0.ACLR
rst_n => rec_data[21]~reg0.ACLR
rst_n => rec_data[22]~reg0.ACLR
rst_n => rec_data[23]~reg0.ACLR
rst_n => rec_data[24]~reg0.ACLR
rst_n => rec_data[25]~reg0.ACLR
rst_n => rec_data[26]~reg0.ACLR
rst_n => rec_data[27]~reg0.ACLR
rst_n => rec_data[28]~reg0.ACLR
rst_n => rec_data[29]~reg0.ACLR
rst_n => rec_data[30]~reg0.ACLR
rst_n => rec_data[31]~reg0.ACLR
rst_n => rec_en~reg0.ACLR
rst_n => rec_en_cnt[0].ACLR
rst_n => rec_en_cnt[1].ACLR
rst_n => data_cnt[0].ACLR
rst_n => data_cnt[1].ACLR
rst_n => data_cnt[2].ACLR
rst_n => data_cnt[3].ACLR
rst_n => data_cnt[4].ACLR
rst_n => data_cnt[5].ACLR
rst_n => data_cnt[6].ACLR
rst_n => data_cnt[7].ACLR
rst_n => data_cnt[8].ACLR
rst_n => data_cnt[9].ACLR
rst_n => data_cnt[10].ACLR
rst_n => data_cnt[11].ACLR
rst_n => data_cnt[12].ACLR
rst_n => data_cnt[13].ACLR
rst_n => data_cnt[14].ACLR
rst_n => data_cnt[15].ACLR
rst_n => data_byte_num[0].ACLR
rst_n => data_byte_num[1].ACLR
rst_n => data_byte_num[2].ACLR
rst_n => data_byte_num[3].ACLR
rst_n => data_byte_num[4].ACLR
rst_n => data_byte_num[5].ACLR
rst_n => data_byte_num[6].ACLR
rst_n => data_byte_num[7].ACLR
rst_n => data_byte_num[8].ACLR
rst_n => data_byte_num[9].ACLR
rst_n => data_byte_num[10].ACLR
rst_n => data_byte_num[11].ACLR
rst_n => data_byte_num[12].ACLR
rst_n => data_byte_num[13].ACLR
rst_n => data_byte_num[14].ACLR
rst_n => data_byte_num[15].ACLR
rst_n => udp_byte_num[0].ACLR
rst_n => udp_byte_num[1].ACLR
rst_n => udp_byte_num[2].ACLR
rst_n => udp_byte_num[3].ACLR
rst_n => udp_byte_num[4].ACLR
rst_n => udp_byte_num[5].ACLR
rst_n => udp_byte_num[6].ACLR
rst_n => udp_byte_num[7].ACLR
rst_n => udp_byte_num[8].ACLR
rst_n => udp_byte_num[9].ACLR
rst_n => udp_byte_num[10].ACLR
rst_n => udp_byte_num[11].ACLR
rst_n => udp_byte_num[12].ACLR
rst_n => udp_byte_num[13].ACLR
rst_n => udp_byte_num[14].ACLR
rst_n => udp_byte_num[15].ACLR
rst_n => ip_head_byte_num[0].ACLR
rst_n => ip_head_byte_num[1].ACLR
rst_n => ip_head_byte_num[2].ACLR
rst_n => ip_head_byte_num[3].ACLR
rst_n => ip_head_byte_num[4].ACLR
rst_n => ip_head_byte_num[5].ACLR
rst_n => des_ip[0].ACLR
rst_n => des_ip[1].ACLR
rst_n => des_ip[2].ACLR
rst_n => des_ip[3].ACLR
rst_n => des_ip[4].ACLR
rst_n => des_ip[5].ACLR
rst_n => des_ip[6].ACLR
rst_n => des_ip[7].ACLR
rst_n => des_ip[8].ACLR
rst_n => des_ip[9].ACLR
rst_n => des_ip[10].ACLR
rst_n => des_ip[11].ACLR
rst_n => des_ip[12].ACLR
rst_n => des_ip[13].ACLR
rst_n => des_ip[14].ACLR
rst_n => des_ip[15].ACLR
rst_n => des_ip[16].ACLR
rst_n => des_ip[17].ACLR
rst_n => des_ip[18].ACLR
rst_n => des_ip[19].ACLR
rst_n => des_ip[20].ACLR
rst_n => des_ip[21].ACLR
rst_n => des_ip[22].ACLR
rst_n => des_ip[23].ACLR
rst_n => des_mac[0].ACLR
rst_n => des_mac[1].ACLR
rst_n => des_mac[2].ACLR
rst_n => des_mac[3].ACLR
rst_n => des_mac[4].ACLR
rst_n => des_mac[5].ACLR
rst_n => des_mac[6].ACLR
rst_n => des_mac[7].ACLR
rst_n => des_mac[8].ACLR
rst_n => des_mac[9].ACLR
rst_n => des_mac[10].ACLR
rst_n => des_mac[11].ACLR
rst_n => des_mac[12].ACLR
rst_n => des_mac[13].ACLR
rst_n => des_mac[14].ACLR
rst_n => des_mac[15].ACLR
rst_n => des_mac[16].ACLR
rst_n => des_mac[17].ACLR
rst_n => des_mac[18].ACLR
rst_n => des_mac[19].ACLR
rst_n => des_mac[20].ACLR
rst_n => des_mac[21].ACLR
rst_n => des_mac[22].ACLR
rst_n => des_mac[23].ACLR
rst_n => des_mac[24].ACLR
rst_n => des_mac[25].ACLR
rst_n => des_mac[26].ACLR
rst_n => des_mac[27].ACLR
rst_n => des_mac[28].ACLR
rst_n => des_mac[29].ACLR
rst_n => des_mac[30].ACLR
rst_n => des_mac[31].ACLR
rst_n => des_mac[32].ACLR
rst_n => des_mac[33].ACLR
rst_n => des_mac[34].ACLR
rst_n => des_mac[35].ACLR
rst_n => des_mac[36].ACLR
rst_n => des_mac[37].ACLR
rst_n => des_mac[38].ACLR
rst_n => des_mac[39].ACLR
rst_n => des_mac[40].ACLR
rst_n => des_mac[41].ACLR
rst_n => des_mac[42].ACLR
rst_n => des_mac[43].ACLR
rst_n => des_mac[44].ACLR
rst_n => des_mac[45].ACLR
rst_n => des_mac[46].ACLR
rst_n => des_mac[47].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => error_en.ACLR
rst_n => skip_en.ACLR
rst_n => rx_data[0].ACLR
rst_n => rx_data[1].ACLR
rst_n => rx_data[2].ACLR
rst_n => rx_data[3].ACLR
rst_n => rx_data[4].ACLR
rst_n => rx_data[5].ACLR
rst_n => rx_data[6].ACLR
rst_n => rx_data[7].ACLR
rst_n => rx_byte_val.ACLR
rst_n => rx_byte_sw.ACLR
rst_n => cur_state~3.DATAIN
eth_rxdv => rx_byte_sw.OUTPUTSELECT
eth_rxdv => always3.IN1
eth_rxdv => rx_data[7].ENA
eth_rxdv => rx_data[6].ENA
eth_rxdv => rx_data[5].ENA
eth_rxdv => rx_data[4].ENA
eth_rxdv => rx_data[3].ENA
eth_rxdv => rx_data[2].ENA
eth_rxdv => rx_data[1].ENA
eth_rxdv => rx_data[0].ENA
eth_rx_data[0] => rx_data.DATAA
eth_rx_data[0] => rx_data.DATAB
eth_rx_data[1] => rx_data.DATAA
eth_rx_data[1] => rx_data.DATAB
eth_rx_data[2] => rx_data.DATAA
eth_rx_data[2] => rx_data.DATAB
eth_rx_data[3] => rx_data.DATAA
eth_rx_data[3] => rx_data.DATAB
rec_pkt_done <= rec_pkt_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_en <= rec_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[0] <= rec_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[1] <= rec_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[2] <= rec_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[3] <= rec_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[4] <= rec_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[5] <= rec_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[6] <= rec_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[7] <= rec_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[8] <= rec_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[9] <= rec_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[10] <= rec_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[11] <= rec_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[12] <= rec_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[13] <= rec_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[14] <= rec_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[15] <= rec_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[16] <= rec_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[17] <= rec_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[18] <= rec_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[19] <= rec_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[20] <= rec_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[21] <= rec_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[22] <= rec_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[23] <= rec_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[24] <= rec_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[25] <= rec_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[26] <= rec_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[27] <= rec_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[28] <= rec_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[29] <= rec_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[30] <= rec_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[31] <= rec_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[0] <= rec_byte_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[1] <= rec_byte_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[2] <= rec_byte_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[3] <= rec_byte_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[4] <= rec_byte_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[5] <= rec_byte_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[6] <= rec_byte_num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[7] <= rec_byte_num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[8] <= rec_byte_num[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[9] <= rec_byte_num[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[10] <= rec_byte_num[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[11] <= rec_byte_num[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[12] <= rec_byte_num[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[13] <= rec_byte_num[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[14] <= rec_byte_num[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[15] <= rec_byte_num[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|udp:u_udp|ip_send:u_ip_send
clk => crc_clr~reg0.CLK
clk => tx_done~reg0.CLK
clk => real_add_cnt[0].CLK
clk => real_add_cnt[1].CLK
clk => real_add_cnt[2].CLK
clk => real_add_cnt[3].CLK
clk => real_add_cnt[4].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => data_cnt[5].CLK
clk => data_cnt[6].CLK
clk => data_cnt[7].CLK
clk => data_cnt[8].CLK
clk => data_cnt[9].CLK
clk => data_cnt[10].CLK
clk => data_cnt[11].CLK
clk => data_cnt[12].CLK
clk => data_cnt[13].CLK
clk => data_cnt[14].CLK
clk => data_cnt[15].CLK
clk => tx_done_t.CLK
clk => tx_req~reg0.CLK
clk => eth_tx_data[0]~reg0.CLK
clk => eth_tx_data[1]~reg0.CLK
clk => eth_tx_data[2]~reg0.CLK
clk => eth_tx_data[3]~reg0.CLK
clk => eth_tx_en~reg0.CLK
clk => crc_en~reg0.CLK
clk => tx_bit_sel[0].CLK
clk => tx_bit_sel[1].CLK
clk => tx_bit_sel[2].CLK
clk => ip_head[0][0].CLK
clk => ip_head[0][1].CLK
clk => ip_head[0][2].CLK
clk => ip_head[0][3].CLK
clk => ip_head[0][4].CLK
clk => ip_head[0][5].CLK
clk => ip_head[0][6].CLK
clk => ip_head[0][7].CLK
clk => ip_head[0][8].CLK
clk => ip_head[0][9].CLK
clk => ip_head[0][10].CLK
clk => ip_head[0][11].CLK
clk => ip_head[0][12].CLK
clk => ip_head[0][13].CLK
clk => ip_head[0][14].CLK
clk => ip_head[0][15].CLK
clk => ip_head[0][16].CLK
clk => ip_head[0][17].CLK
clk => ip_head[0][18].CLK
clk => ip_head[0][19].CLK
clk => ip_head[0][20].CLK
clk => ip_head[0][21].CLK
clk => ip_head[0][22].CLK
clk => ip_head[0][23].CLK
clk => ip_head[0][24].CLK
clk => ip_head[0][25].CLK
clk => ip_head[0][26].CLK
clk => ip_head[0][27].CLK
clk => ip_head[0][28].CLK
clk => ip_head[0][29].CLK
clk => ip_head[0][30].CLK
clk => ip_head[0][31].CLK
clk => ip_head[1][0].CLK
clk => ip_head[1][1].CLK
clk => ip_head[1][2].CLK
clk => ip_head[1][3].CLK
clk => ip_head[1][4].CLK
clk => ip_head[1][5].CLK
clk => ip_head[1][6].CLK
clk => ip_head[1][7].CLK
clk => ip_head[1][8].CLK
clk => ip_head[1][9].CLK
clk => ip_head[1][10].CLK
clk => ip_head[1][11].CLK
clk => ip_head[1][12].CLK
clk => ip_head[1][13].CLK
clk => ip_head[1][14].CLK
clk => ip_head[1][15].CLK
clk => ip_head[1][16].CLK
clk => ip_head[1][17].CLK
clk => ip_head[1][18].CLK
clk => ip_head[1][19].CLK
clk => ip_head[1][20].CLK
clk => ip_head[1][21].CLK
clk => ip_head[1][22].CLK
clk => ip_head[1][23].CLK
clk => ip_head[1][24].CLK
clk => ip_head[1][25].CLK
clk => ip_head[1][26].CLK
clk => ip_head[1][27].CLK
clk => ip_head[1][28].CLK
clk => ip_head[1][29].CLK
clk => ip_head[1][30].CLK
clk => ip_head[1][31].CLK
clk => ip_head[2][0].CLK
clk => ip_head[2][1].CLK
clk => ip_head[2][2].CLK
clk => ip_head[2][3].CLK
clk => ip_head[2][4].CLK
clk => ip_head[2][5].CLK
clk => ip_head[2][6].CLK
clk => ip_head[2][7].CLK
clk => ip_head[2][8].CLK
clk => ip_head[2][9].CLK
clk => ip_head[2][10].CLK
clk => ip_head[2][11].CLK
clk => ip_head[2][12].CLK
clk => ip_head[2][13].CLK
clk => ip_head[2][14].CLK
clk => ip_head[2][15].CLK
clk => ip_head[2][16].CLK
clk => ip_head[2][17].CLK
clk => ip_head[2][18].CLK
clk => ip_head[2][19].CLK
clk => ip_head[2][20].CLK
clk => ip_head[2][21].CLK
clk => ip_head[2][22].CLK
clk => ip_head[2][23].CLK
clk => ip_head[2][24].CLK
clk => ip_head[2][25].CLK
clk => ip_head[2][26].CLK
clk => ip_head[2][27].CLK
clk => ip_head[2][28].CLK
clk => ip_head[2][29].CLK
clk => ip_head[2][30].CLK
clk => ip_head[2][31].CLK
clk => ip_head[3][0].CLK
clk => ip_head[3][1].CLK
clk => ip_head[3][2].CLK
clk => ip_head[3][3].CLK
clk => ip_head[3][4].CLK
clk => ip_head[3][5].CLK
clk => ip_head[3][6].CLK
clk => ip_head[3][7].CLK
clk => ip_head[3][8].CLK
clk => ip_head[3][9].CLK
clk => ip_head[3][10].CLK
clk => ip_head[3][11].CLK
clk => ip_head[3][12].CLK
clk => ip_head[3][13].CLK
clk => ip_head[3][14].CLK
clk => ip_head[3][15].CLK
clk => ip_head[3][16].CLK
clk => ip_head[3][17].CLK
clk => ip_head[3][18].CLK
clk => ip_head[3][19].CLK
clk => ip_head[3][20].CLK
clk => ip_head[3][21].CLK
clk => ip_head[3][22].CLK
clk => ip_head[3][23].CLK
clk => ip_head[3][24].CLK
clk => ip_head[3][25].CLK
clk => ip_head[3][26].CLK
clk => ip_head[3][27].CLK
clk => ip_head[3][28].CLK
clk => ip_head[3][29].CLK
clk => ip_head[3][30].CLK
clk => ip_head[3][31].CLK
clk => ip_head[4][0].CLK
clk => ip_head[4][1].CLK
clk => ip_head[4][2].CLK
clk => ip_head[4][3].CLK
clk => ip_head[4][4].CLK
clk => ip_head[4][5].CLK
clk => ip_head[4][6].CLK
clk => ip_head[4][7].CLK
clk => ip_head[4][8].CLK
clk => ip_head[4][9].CLK
clk => ip_head[4][10].CLK
clk => ip_head[4][11].CLK
clk => ip_head[4][12].CLK
clk => ip_head[4][13].CLK
clk => ip_head[4][14].CLK
clk => ip_head[4][15].CLK
clk => ip_head[4][16].CLK
clk => ip_head[4][17].CLK
clk => ip_head[4][18].CLK
clk => ip_head[4][19].CLK
clk => ip_head[4][20].CLK
clk => ip_head[4][21].CLK
clk => ip_head[4][22].CLK
clk => ip_head[4][23].CLK
clk => ip_head[4][24].CLK
clk => ip_head[4][25].CLK
clk => ip_head[4][26].CLK
clk => ip_head[4][27].CLK
clk => ip_head[4][28].CLK
clk => ip_head[4][29].CLK
clk => ip_head[4][30].CLK
clk => ip_head[4][31].CLK
clk => ip_head[5][0].CLK
clk => ip_head[5][1].CLK
clk => ip_head[5][2].CLK
clk => ip_head[5][3].CLK
clk => ip_head[5][4].CLK
clk => ip_head[5][5].CLK
clk => ip_head[5][6].CLK
clk => ip_head[5][7].CLK
clk => ip_head[5][8].CLK
clk => ip_head[5][9].CLK
clk => ip_head[5][10].CLK
clk => ip_head[5][11].CLK
clk => ip_head[5][12].CLK
clk => ip_head[5][13].CLK
clk => ip_head[5][14].CLK
clk => ip_head[5][15].CLK
clk => ip_head[5][16].CLK
clk => ip_head[5][17].CLK
clk => ip_head[5][18].CLK
clk => ip_head[5][19].CLK
clk => ip_head[5][20].CLK
clk => ip_head[5][21].CLK
clk => ip_head[5][22].CLK
clk => ip_head[5][23].CLK
clk => ip_head[5][24].CLK
clk => ip_head[5][25].CLK
clk => ip_head[5][26].CLK
clk => ip_head[5][27].CLK
clk => ip_head[5][28].CLK
clk => ip_head[5][29].CLK
clk => ip_head[5][30].CLK
clk => ip_head[5][31].CLK
clk => ip_head[6][0].CLK
clk => ip_head[6][1].CLK
clk => ip_head[6][2].CLK
clk => ip_head[6][3].CLK
clk => ip_head[6][4].CLK
clk => ip_head[6][5].CLK
clk => ip_head[6][6].CLK
clk => ip_head[6][7].CLK
clk => ip_head[6][8].CLK
clk => ip_head[6][9].CLK
clk => ip_head[6][10].CLK
clk => ip_head[6][11].CLK
clk => ip_head[6][12].CLK
clk => ip_head[6][13].CLK
clk => ip_head[6][14].CLK
clk => ip_head[6][15].CLK
clk => ip_head[6][16].CLK
clk => ip_head[6][17].CLK
clk => ip_head[6][18].CLK
clk => ip_head[6][19].CLK
clk => ip_head[6][20].CLK
clk => ip_head[6][21].CLK
clk => ip_head[6][22].CLK
clk => ip_head[6][23].CLK
clk => ip_head[6][24].CLK
clk => ip_head[6][25].CLK
clk => ip_head[6][26].CLK
clk => ip_head[6][27].CLK
clk => ip_head[6][28].CLK
clk => ip_head[6][29].CLK
clk => ip_head[6][30].CLK
clk => ip_head[6][31].CLK
clk => check_buffer[0].CLK
clk => check_buffer[1].CLK
clk => check_buffer[2].CLK
clk => check_buffer[3].CLK
clk => check_buffer[4].CLK
clk => check_buffer[5].CLK
clk => check_buffer[6].CLK
clk => check_buffer[7].CLK
clk => check_buffer[8].CLK
clk => check_buffer[9].CLK
clk => check_buffer[10].CLK
clk => check_buffer[11].CLK
clk => check_buffer[12].CLK
clk => check_buffer[13].CLK
clk => check_buffer[14].CLK
clk => check_buffer[15].CLK
clk => check_buffer[16].CLK
clk => check_buffer[17].CLK
clk => check_buffer[18].CLK
clk => check_buffer[19].CLK
clk => check_buffer[20].CLK
clk => check_buffer[21].CLK
clk => check_buffer[22].CLK
clk => check_buffer[23].CLK
clk => check_buffer[24].CLK
clk => check_buffer[25].CLK
clk => check_buffer[26].CLK
clk => check_buffer[27].CLK
clk => check_buffer[28].CLK
clk => check_buffer[29].CLK
clk => check_buffer[30].CLK
clk => check_buffer[31].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => skip_en.CLK
clk => udp_num[0].CLK
clk => udp_num[1].CLK
clk => udp_num[2].CLK
clk => udp_num[3].CLK
clk => udp_num[4].CLK
clk => udp_num[5].CLK
clk => udp_num[6].CLK
clk => udp_num[7].CLK
clk => udp_num[8].CLK
clk => udp_num[9].CLK
clk => udp_num[10].CLK
clk => udp_num[11].CLK
clk => udp_num[12].CLK
clk => udp_num[13].CLK
clk => udp_num[14].CLK
clk => udp_num[15].CLK
clk => total_num[0].CLK
clk => total_num[1].CLK
clk => total_num[2].CLK
clk => total_num[3].CLK
clk => total_num[4].CLK
clk => total_num[5].CLK
clk => total_num[6].CLK
clk => total_num[7].CLK
clk => total_num[8].CLK
clk => total_num[9].CLK
clk => total_num[10].CLK
clk => total_num[11].CLK
clk => total_num[12].CLK
clk => total_num[13].CLK
clk => total_num[14].CLK
clk => total_num[15].CLK
clk => tx_data_num[0].CLK
clk => tx_data_num[1].CLK
clk => tx_data_num[2].CLK
clk => tx_data_num[3].CLK
clk => tx_data_num[4].CLK
clk => tx_data_num[5].CLK
clk => tx_data_num[6].CLK
clk => tx_data_num[7].CLK
clk => tx_data_num[8].CLK
clk => tx_data_num[9].CLK
clk => tx_data_num[10].CLK
clk => tx_data_num[11].CLK
clk => tx_data_num[12].CLK
clk => tx_data_num[13].CLK
clk => tx_data_num[14].CLK
clk => tx_data_num[15].CLK
clk => start_en_d1.CLK
clk => start_en_d0.CLK
clk => cur_state~1.DATAIN
rst_n => real_add_cnt[0].ACLR
rst_n => real_add_cnt[1].ACLR
rst_n => real_add_cnt[2].ACLR
rst_n => real_add_cnt[3].ACLR
rst_n => real_add_cnt[4].ACLR
rst_n => data_cnt[0].ACLR
rst_n => data_cnt[1].ACLR
rst_n => data_cnt[2].ACLR
rst_n => data_cnt[3].ACLR
rst_n => data_cnt[4].ACLR
rst_n => data_cnt[5].ACLR
rst_n => data_cnt[6].ACLR
rst_n => data_cnt[7].ACLR
rst_n => data_cnt[8].ACLR
rst_n => data_cnt[9].ACLR
rst_n => data_cnt[10].ACLR
rst_n => data_cnt[11].ACLR
rst_n => data_cnt[12].ACLR
rst_n => data_cnt[13].ACLR
rst_n => data_cnt[14].ACLR
rst_n => data_cnt[15].ACLR
rst_n => tx_done_t.ACLR
rst_n => tx_req~reg0.ACLR
rst_n => eth_tx_data[0]~reg0.ACLR
rst_n => eth_tx_data[1]~reg0.ACLR
rst_n => eth_tx_data[2]~reg0.ACLR
rst_n => eth_tx_data[3]~reg0.ACLR
rst_n => eth_tx_en~reg0.ACLR
rst_n => crc_en~reg0.ACLR
rst_n => tx_bit_sel[0].ACLR
rst_n => tx_bit_sel[1].ACLR
rst_n => tx_bit_sel[2].ACLR
rst_n => ip_head[1][16].ACLR
rst_n => ip_head[1][17].ACLR
rst_n => ip_head[1][18].ACLR
rst_n => ip_head[1][19].ACLR
rst_n => ip_head[1][20].ACLR
rst_n => ip_head[1][21].ACLR
rst_n => ip_head[1][22].ACLR
rst_n => ip_head[1][23].ACLR
rst_n => ip_head[1][24].ACLR
rst_n => ip_head[1][25].ACLR
rst_n => ip_head[1][26].ACLR
rst_n => ip_head[1][27].ACLR
rst_n => ip_head[1][28].ACLR
rst_n => ip_head[1][29].ACLR
rst_n => ip_head[1][30].ACLR
rst_n => ip_head[1][31].ACLR
rst_n => check_buffer[0].ACLR
rst_n => check_buffer[1].ACLR
rst_n => check_buffer[2].ACLR
rst_n => check_buffer[3].ACLR
rst_n => check_buffer[4].ACLR
rst_n => check_buffer[5].ACLR
rst_n => check_buffer[6].ACLR
rst_n => check_buffer[7].ACLR
rst_n => check_buffer[8].ACLR
rst_n => check_buffer[9].ACLR
rst_n => check_buffer[10].ACLR
rst_n => check_buffer[11].ACLR
rst_n => check_buffer[12].ACLR
rst_n => check_buffer[13].ACLR
rst_n => check_buffer[14].ACLR
rst_n => check_buffer[15].ACLR
rst_n => check_buffer[16].ACLR
rst_n => check_buffer[17].ACLR
rst_n => check_buffer[18].ACLR
rst_n => check_buffer[19].ACLR
rst_n => check_buffer[20].ACLR
rst_n => check_buffer[21].ACLR
rst_n => check_buffer[22].ACLR
rst_n => check_buffer[23].ACLR
rst_n => check_buffer[24].ACLR
rst_n => check_buffer[25].ACLR
rst_n => check_buffer[26].ACLR
rst_n => check_buffer[27].ACLR
rst_n => check_buffer[28].ACLR
rst_n => check_buffer[29].ACLR
rst_n => check_buffer[30].ACLR
rst_n => check_buffer[31].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => skip_en.ACLR
rst_n => crc_clr~reg0.ACLR
rst_n => tx_done~reg0.ACLR
rst_n => start_en_d1.ACLR
rst_n => start_en_d0.ACLR
rst_n => udp_num[0].ACLR
rst_n => udp_num[1].ACLR
rst_n => udp_num[2].ACLR
rst_n => udp_num[3].ACLR
rst_n => udp_num[4].ACLR
rst_n => udp_num[5].ACLR
rst_n => udp_num[6].ACLR
rst_n => udp_num[7].ACLR
rst_n => udp_num[8].ACLR
rst_n => udp_num[9].ACLR
rst_n => udp_num[10].ACLR
rst_n => udp_num[11].ACLR
rst_n => udp_num[12].ACLR
rst_n => udp_num[13].ACLR
rst_n => udp_num[14].ACLR
rst_n => udp_num[15].ACLR
rst_n => total_num[0].ACLR
rst_n => total_num[1].ACLR
rst_n => total_num[2].ACLR
rst_n => total_num[3].ACLR
rst_n => total_num[4].ACLR
rst_n => total_num[5].ACLR
rst_n => total_num[6].ACLR
rst_n => total_num[7].ACLR
rst_n => total_num[8].ACLR
rst_n => total_num[9].ACLR
rst_n => total_num[10].ACLR
rst_n => total_num[11].ACLR
rst_n => total_num[12].ACLR
rst_n => total_num[13].ACLR
rst_n => total_num[14].ACLR
rst_n => total_num[15].ACLR
rst_n => tx_data_num[0].ACLR
rst_n => tx_data_num[1].ACLR
rst_n => tx_data_num[2].ACLR
rst_n => tx_data_num[3].ACLR
rst_n => tx_data_num[4].ACLR
rst_n => tx_data_num[5].ACLR
rst_n => tx_data_num[6].ACLR
rst_n => tx_data_num[7].ACLR
rst_n => tx_data_num[8].ACLR
rst_n => tx_data_num[9].ACLR
rst_n => tx_data_num[10].ACLR
rst_n => tx_data_num[11].ACLR
rst_n => tx_data_num[12].ACLR
rst_n => tx_data_num[13].ACLR
rst_n => tx_data_num[14].ACLR
rst_n => tx_data_num[15].ACLR
rst_n => cur_state~3.DATAIN
rst_n => ip_head[6][31].ENA
rst_n => ip_head[6][30].ENA
rst_n => ip_head[6][29].ENA
rst_n => ip_head[6][28].ENA
rst_n => ip_head[6][27].ENA
rst_n => ip_head[6][26].ENA
rst_n => ip_head[6][25].ENA
rst_n => ip_head[6][24].ENA
rst_n => ip_head[6][23].ENA
rst_n => ip_head[6][22].ENA
rst_n => ip_head[6][21].ENA
rst_n => ip_head[6][20].ENA
rst_n => ip_head[6][19].ENA
rst_n => ip_head[6][18].ENA
rst_n => ip_head[6][17].ENA
rst_n => ip_head[6][16].ENA
rst_n => ip_head[6][15].ENA
rst_n => ip_head[6][14].ENA
rst_n => ip_head[6][13].ENA
rst_n => ip_head[6][12].ENA
rst_n => ip_head[6][11].ENA
rst_n => ip_head[6][10].ENA
rst_n => ip_head[6][9].ENA
rst_n => ip_head[6][8].ENA
rst_n => ip_head[6][7].ENA
rst_n => ip_head[6][6].ENA
rst_n => ip_head[6][5].ENA
rst_n => ip_head[6][4].ENA
rst_n => ip_head[6][3].ENA
rst_n => ip_head[6][2].ENA
rst_n => ip_head[6][1].ENA
rst_n => ip_head[6][0].ENA
rst_n => ip_head[5][31].ENA
rst_n => ip_head[5][30].ENA
rst_n => ip_head[5][29].ENA
rst_n => ip_head[5][28].ENA
rst_n => ip_head[5][27].ENA
rst_n => ip_head[5][26].ENA
rst_n => ip_head[5][25].ENA
rst_n => ip_head[5][24].ENA
rst_n => ip_head[5][23].ENA
rst_n => ip_head[5][22].ENA
rst_n => ip_head[5][21].ENA
rst_n => ip_head[5][20].ENA
rst_n => ip_head[5][19].ENA
rst_n => ip_head[5][18].ENA
rst_n => ip_head[5][17].ENA
rst_n => ip_head[5][16].ENA
rst_n => ip_head[5][15].ENA
rst_n => ip_head[5][14].ENA
rst_n => ip_head[5][13].ENA
rst_n => ip_head[5][12].ENA
rst_n => ip_head[5][11].ENA
rst_n => ip_head[5][10].ENA
rst_n => ip_head[5][9].ENA
rst_n => ip_head[5][8].ENA
rst_n => ip_head[5][7].ENA
rst_n => ip_head[5][6].ENA
rst_n => ip_head[5][5].ENA
rst_n => ip_head[5][4].ENA
rst_n => ip_head[5][3].ENA
rst_n => ip_head[5][2].ENA
rst_n => ip_head[5][1].ENA
rst_n => ip_head[5][0].ENA
rst_n => ip_head[4][31].ENA
rst_n => ip_head[4][30].ENA
rst_n => ip_head[4][29].ENA
rst_n => ip_head[4][28].ENA
rst_n => ip_head[4][27].ENA
rst_n => ip_head[4][26].ENA
rst_n => ip_head[4][25].ENA
rst_n => ip_head[4][24].ENA
rst_n => ip_head[4][23].ENA
rst_n => ip_head[4][22].ENA
rst_n => ip_head[4][21].ENA
rst_n => ip_head[4][20].ENA
rst_n => ip_head[4][19].ENA
rst_n => ip_head[4][18].ENA
rst_n => ip_head[4][17].ENA
rst_n => ip_head[4][16].ENA
rst_n => ip_head[4][15].ENA
rst_n => ip_head[4][14].ENA
rst_n => ip_head[4][13].ENA
rst_n => ip_head[4][12].ENA
rst_n => ip_head[4][11].ENA
rst_n => ip_head[4][10].ENA
rst_n => ip_head[4][9].ENA
rst_n => ip_head[4][8].ENA
rst_n => ip_head[4][7].ENA
rst_n => ip_head[4][6].ENA
rst_n => ip_head[4][5].ENA
rst_n => ip_head[4][4].ENA
rst_n => ip_head[4][3].ENA
rst_n => ip_head[4][2].ENA
rst_n => ip_head[4][1].ENA
rst_n => ip_head[4][0].ENA
rst_n => ip_head[3][31].ENA
rst_n => ip_head[3][30].ENA
rst_n => ip_head[3][29].ENA
rst_n => ip_head[3][28].ENA
rst_n => ip_head[3][27].ENA
rst_n => ip_head[3][26].ENA
rst_n => ip_head[3][25].ENA
rst_n => ip_head[3][24].ENA
rst_n => ip_head[3][23].ENA
rst_n => ip_head[3][22].ENA
rst_n => ip_head[3][21].ENA
rst_n => ip_head[3][20].ENA
rst_n => ip_head[3][19].ENA
rst_n => ip_head[3][18].ENA
rst_n => ip_head[3][17].ENA
rst_n => ip_head[3][16].ENA
rst_n => ip_head[3][15].ENA
rst_n => ip_head[3][14].ENA
rst_n => ip_head[3][13].ENA
rst_n => ip_head[3][12].ENA
rst_n => ip_head[3][11].ENA
rst_n => ip_head[3][10].ENA
rst_n => ip_head[3][9].ENA
rst_n => ip_head[3][8].ENA
rst_n => ip_head[3][7].ENA
rst_n => ip_head[3][6].ENA
rst_n => ip_head[3][5].ENA
rst_n => ip_head[3][4].ENA
rst_n => ip_head[3][3].ENA
rst_n => ip_head[3][2].ENA
rst_n => ip_head[3][1].ENA
rst_n => ip_head[3][0].ENA
rst_n => ip_head[2][31].ENA
rst_n => ip_head[2][30].ENA
rst_n => ip_head[2][29].ENA
rst_n => ip_head[2][28].ENA
rst_n => ip_head[2][27].ENA
rst_n => ip_head[2][26].ENA
rst_n => ip_head[2][25].ENA
rst_n => ip_head[2][24].ENA
rst_n => ip_head[2][23].ENA
rst_n => ip_head[2][22].ENA
rst_n => ip_head[2][21].ENA
rst_n => ip_head[2][20].ENA
rst_n => ip_head[2][19].ENA
rst_n => ip_head[2][18].ENA
rst_n => ip_head[2][17].ENA
rst_n => ip_head[2][16].ENA
rst_n => ip_head[2][15].ENA
rst_n => ip_head[2][14].ENA
rst_n => ip_head[2][13].ENA
rst_n => ip_head[2][12].ENA
rst_n => ip_head[2][11].ENA
rst_n => ip_head[2][10].ENA
rst_n => ip_head[2][9].ENA
rst_n => ip_head[2][8].ENA
rst_n => ip_head[2][7].ENA
rst_n => ip_head[2][6].ENA
rst_n => ip_head[2][5].ENA
rst_n => ip_head[2][4].ENA
rst_n => ip_head[2][3].ENA
rst_n => ip_head[2][2].ENA
rst_n => ip_head[2][1].ENA
rst_n => ip_head[2][0].ENA
rst_n => ip_head[1][15].ENA
rst_n => ip_head[1][14].ENA
rst_n => ip_head[1][13].ENA
rst_n => ip_head[1][12].ENA
rst_n => ip_head[1][11].ENA
rst_n => ip_head[1][10].ENA
rst_n => ip_head[1][9].ENA
rst_n => ip_head[1][8].ENA
rst_n => ip_head[1][7].ENA
rst_n => ip_head[1][6].ENA
rst_n => ip_head[1][5].ENA
rst_n => ip_head[1][4].ENA
rst_n => ip_head[1][3].ENA
rst_n => ip_head[1][2].ENA
rst_n => ip_head[1][1].ENA
rst_n => ip_head[1][0].ENA
rst_n => ip_head[0][31].ENA
rst_n => ip_head[0][30].ENA
rst_n => ip_head[0][29].ENA
rst_n => ip_head[0][28].ENA
rst_n => ip_head[0][27].ENA
rst_n => ip_head[0][26].ENA
rst_n => ip_head[0][25].ENA
rst_n => ip_head[0][24].ENA
rst_n => ip_head[0][23].ENA
rst_n => ip_head[0][22].ENA
rst_n => ip_head[0][21].ENA
rst_n => ip_head[0][20].ENA
rst_n => ip_head[0][19].ENA
rst_n => ip_head[0][18].ENA
rst_n => ip_head[0][17].ENA
rst_n => ip_head[0][16].ENA
rst_n => ip_head[0][15].ENA
rst_n => ip_head[0][14].ENA
rst_n => ip_head[0][13].ENA
rst_n => ip_head[0][12].ENA
rst_n => ip_head[0][11].ENA
rst_n => ip_head[0][10].ENA
rst_n => ip_head[0][9].ENA
rst_n => ip_head[0][8].ENA
rst_n => ip_head[0][7].ENA
rst_n => ip_head[0][6].ENA
rst_n => ip_head[0][5].ENA
rst_n => ip_head[0][4].ENA
rst_n => ip_head[0][3].ENA
rst_n => ip_head[0][2].ENA
rst_n => ip_head[0][1].ENA
rst_n => ip_head[0][0].ENA
tx_start_en => start_en_d0.DATAIN
tx_data[0] => eth_tx_data.DATAB
tx_data[1] => eth_tx_data.DATAB
tx_data[2] => eth_tx_data.DATAB
tx_data[3] => eth_tx_data.DATAB
tx_data[4] => eth_tx_data.DATAB
tx_data[5] => eth_tx_data.DATAB
tx_data[6] => eth_tx_data.DATAB
tx_data[7] => eth_tx_data.DATAB
tx_data[8] => eth_tx_data.DATAB
tx_data[9] => eth_tx_data.DATAB
tx_data[10] => eth_tx_data.DATAB
tx_data[11] => eth_tx_data.DATAB
tx_data[12] => eth_tx_data.DATAB
tx_data[13] => eth_tx_data.DATAB
tx_data[14] => eth_tx_data.DATAB
tx_data[15] => eth_tx_data.DATAB
tx_data[16] => eth_tx_data.DATAB
tx_data[17] => eth_tx_data.DATAB
tx_data[18] => eth_tx_data.DATAB
tx_data[19] => eth_tx_data.DATAB
tx_data[20] => eth_tx_data.DATAB
tx_data[21] => eth_tx_data.DATAB
tx_data[22] => eth_tx_data.DATAB
tx_data[23] => eth_tx_data.DATAB
tx_data[24] => eth_tx_data.DATAB
tx_data[25] => eth_tx_data.DATAB
tx_data[26] => eth_tx_data.DATAB
tx_data[27] => eth_tx_data.DATAB
tx_data[28] => eth_tx_data.DATAB
tx_data[29] => eth_tx_data.DATAB
tx_data[30] => eth_tx_data.DATAB
tx_data[31] => eth_tx_data.DATAB
tx_byte_num[0] => tx_data_num[0].DATAIN
tx_byte_num[0] => total_num[0].DATAIN
tx_byte_num[0] => udp_num[0].DATAIN
tx_byte_num[1] => tx_data_num[1].DATAIN
tx_byte_num[1] => total_num[1].DATAIN
tx_byte_num[1] => udp_num[1].DATAIN
tx_byte_num[2] => Add0.IN28
tx_byte_num[2] => tx_data_num[2].DATAIN
tx_byte_num[2] => udp_num[2].DATAIN
tx_byte_num[3] => Add0.IN27
tx_byte_num[3] => Add1.IN26
tx_byte_num[3] => tx_data_num[3].DATAIN
tx_byte_num[4] => Add0.IN26
tx_byte_num[4] => Add1.IN25
tx_byte_num[4] => tx_data_num[4].DATAIN
tx_byte_num[5] => Add0.IN25
tx_byte_num[5] => Add1.IN24
tx_byte_num[5] => tx_data_num[5].DATAIN
tx_byte_num[6] => Add0.IN24
tx_byte_num[6] => Add1.IN23
tx_byte_num[6] => tx_data_num[6].DATAIN
tx_byte_num[7] => Add0.IN23
tx_byte_num[7] => Add1.IN22
tx_byte_num[7] => tx_data_num[7].DATAIN
tx_byte_num[8] => Add0.IN22
tx_byte_num[8] => Add1.IN21
tx_byte_num[8] => tx_data_num[8].DATAIN
tx_byte_num[9] => Add0.IN21
tx_byte_num[9] => Add1.IN20
tx_byte_num[9] => tx_data_num[9].DATAIN
tx_byte_num[10] => Add0.IN20
tx_byte_num[10] => Add1.IN19
tx_byte_num[10] => tx_data_num[10].DATAIN
tx_byte_num[11] => Add0.IN19
tx_byte_num[11] => Add1.IN18
tx_byte_num[11] => tx_data_num[11].DATAIN
tx_byte_num[12] => Add0.IN18
tx_byte_num[12] => Add1.IN17
tx_byte_num[12] => tx_data_num[12].DATAIN
tx_byte_num[13] => Add0.IN17
tx_byte_num[13] => Add1.IN16
tx_byte_num[13] => tx_data_num[13].DATAIN
tx_byte_num[14] => Add0.IN16
tx_byte_num[14] => Add1.IN15
tx_byte_num[14] => tx_data_num[14].DATAIN
tx_byte_num[15] => Add0.IN15
tx_byte_num[15] => Add1.IN14
tx_byte_num[15] => tx_data_num[15].DATAIN
crc_data[0] => eth_tx_data.DATAB
crc_data[1] => eth_tx_data.DATAB
crc_data[2] => eth_tx_data.DATAB
crc_data[3] => eth_tx_data.DATAB
crc_data[4] => eth_tx_data.DATAB
crc_data[5] => eth_tx_data.DATAB
crc_data[6] => eth_tx_data.DATAB
crc_data[7] => eth_tx_data.DATAB
crc_data[8] => eth_tx_data.DATAB
crc_data[9] => eth_tx_data.DATAB
crc_data[10] => eth_tx_data.DATAB
crc_data[11] => eth_tx_data.DATAB
crc_data[12] => eth_tx_data.DATAB
crc_data[13] => eth_tx_data.DATAB
crc_data[14] => eth_tx_data.DATAB
crc_data[15] => eth_tx_data.DATAB
crc_data[16] => eth_tx_data.DATAB
crc_data[17] => eth_tx_data.DATAB
crc_data[18] => eth_tx_data.DATAB
crc_data[19] => eth_tx_data.DATAB
crc_data[20] => eth_tx_data.DATAB
crc_data[21] => eth_tx_data.DATAB
crc_data[22] => eth_tx_data.DATAB
crc_data[23] => eth_tx_data.DATAB
crc_data[24] => eth_tx_data.DATAB
crc_data[25] => eth_tx_data.DATAB
crc_data[26] => eth_tx_data.DATAB
crc_data[27] => eth_tx_data.DATAB
crc_data[28] => ~NO_FANOUT~
crc_data[29] => ~NO_FANOUT~
crc_data[30] => ~NO_FANOUT~
crc_data[31] => ~NO_FANOUT~
crc_next[0] => eth_tx_data.DATAB
crc_next[1] => eth_tx_data.DATAB
crc_next[2] => eth_tx_data.DATAB
crc_next[3] => eth_tx_data.DATAB
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_req <= tx_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_en <= eth_tx_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[0] <= eth_tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[1] <= eth_tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[2] <= eth_tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_tx_data[3] <= eth_tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_en <= crc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_clr <= crc_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|udp:u_udp|crc32_d4:u_crc32_d4
clk => crc_data[0]~reg0.CLK
clk => crc_data[1]~reg0.CLK
clk => crc_data[2]~reg0.CLK
clk => crc_data[3]~reg0.CLK
clk => crc_data[4]~reg0.CLK
clk => crc_data[5]~reg0.CLK
clk => crc_data[6]~reg0.CLK
clk => crc_data[7]~reg0.CLK
clk => crc_data[8]~reg0.CLK
clk => crc_data[9]~reg0.CLK
clk => crc_data[10]~reg0.CLK
clk => crc_data[11]~reg0.CLK
clk => crc_data[12]~reg0.CLK
clk => crc_data[13]~reg0.CLK
clk => crc_data[14]~reg0.CLK
clk => crc_data[15]~reg0.CLK
clk => crc_data[16]~reg0.CLK
clk => crc_data[17]~reg0.CLK
clk => crc_data[18]~reg0.CLK
clk => crc_data[19]~reg0.CLK
clk => crc_data[20]~reg0.CLK
clk => crc_data[21]~reg0.CLK
clk => crc_data[22]~reg0.CLK
clk => crc_data[23]~reg0.CLK
clk => crc_data[24]~reg0.CLK
clk => crc_data[25]~reg0.CLK
clk => crc_data[26]~reg0.CLK
clk => crc_data[27]~reg0.CLK
clk => crc_data[28]~reg0.CLK
clk => crc_data[29]~reg0.CLK
clk => crc_data[30]~reg0.CLK
clk => crc_data[31]~reg0.CLK
rst_n => crc_data[0]~reg0.PRESET
rst_n => crc_data[1]~reg0.PRESET
rst_n => crc_data[2]~reg0.PRESET
rst_n => crc_data[3]~reg0.PRESET
rst_n => crc_data[4]~reg0.PRESET
rst_n => crc_data[5]~reg0.PRESET
rst_n => crc_data[6]~reg0.PRESET
rst_n => crc_data[7]~reg0.PRESET
rst_n => crc_data[8]~reg0.PRESET
rst_n => crc_data[9]~reg0.PRESET
rst_n => crc_data[10]~reg0.PRESET
rst_n => crc_data[11]~reg0.PRESET
rst_n => crc_data[12]~reg0.PRESET
rst_n => crc_data[13]~reg0.PRESET
rst_n => crc_data[14]~reg0.PRESET
rst_n => crc_data[15]~reg0.PRESET
rst_n => crc_data[16]~reg0.PRESET
rst_n => crc_data[17]~reg0.PRESET
rst_n => crc_data[18]~reg0.PRESET
rst_n => crc_data[19]~reg0.PRESET
rst_n => crc_data[20]~reg0.PRESET
rst_n => crc_data[21]~reg0.PRESET
rst_n => crc_data[22]~reg0.PRESET
rst_n => crc_data[23]~reg0.PRESET
rst_n => crc_data[24]~reg0.PRESET
rst_n => crc_data[25]~reg0.PRESET
rst_n => crc_data[26]~reg0.PRESET
rst_n => crc_data[27]~reg0.PRESET
rst_n => crc_data[28]~reg0.PRESET
rst_n => crc_data[29]~reg0.PRESET
rst_n => crc_data[30]~reg0.PRESET
rst_n => crc_data[31]~reg0.PRESET
data[0] => crc_next.IN0
data[0] => crc_next.IN0
data[0] => crc_next.IN0
data[0] => crc_next.IN1
data[1] => crc_next.IN0
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN0
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_next.IN1
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_data[0] <= crc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[1] <= crc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[2] <= crc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[3] <= crc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[4] <= crc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[5] <= crc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[6] <= crc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[7] <= crc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[8] <= crc_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[9] <= crc_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[10] <= crc_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[11] <= crc_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[12] <= crc_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[13] <= crc_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[14] <= crc_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[15] <= crc_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[16] <= crc_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[17] <= crc_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[18] <= crc_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[19] <= crc_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[20] <= crc_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[21] <= crc_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[22] <= crc_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[23] <= crc_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[24] <= crc_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[25] <= crc_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[26] <= crc_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[27] <= crc_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[28] <= crc_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[29] <= crc_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[30] <= crc_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[31] <= crc_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_next[0] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[1] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[2] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[3] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[4] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[5] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[6] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[7] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[8] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[9] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[10] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[11] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[12] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[13] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[14] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[15] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[16] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[17] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[18] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[19] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[20] <= crc_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_next[21] <= crc_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_next[22] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[23] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[24] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[25] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[26] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[27] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[28] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[29] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[30] <= crc_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_next[31] <= crc_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl
eth_rx_clk => eth_rx_clk.IN1
rst_n => rec_done_flag_d1.ACLR
rst_n => rec_done_flag_d0.ACLR
rst_n => rec_done_flag.ACLR
rst_n => _.IN1
udp_rec_pkt_done => rec_done_flag.ENA
udp_rec_en => udp_rec_en.IN1
udp_rec_data[0] => udp_rec_data[0].IN1
udp_rec_data[1] => udp_rec_data[1].IN1
udp_rec_data[2] => udp_rec_data[2].IN1
udp_rec_data[3] => udp_rec_data[3].IN1
udp_rec_data[4] => udp_rec_data[4].IN1
udp_rec_data[5] => udp_rec_data[5].IN1
udp_rec_data[6] => udp_rec_data[6].IN1
udp_rec_data[7] => udp_rec_data[7].IN1
udp_rec_data[8] => udp_rec_data[8].IN1
udp_rec_data[9] => udp_rec_data[9].IN1
udp_rec_data[10] => udp_rec_data[10].IN1
udp_rec_data[11] => udp_rec_data[11].IN1
udp_rec_data[12] => udp_rec_data[12].IN1
udp_rec_data[13] => udp_rec_data[13].IN1
udp_rec_data[14] => udp_rec_data[14].IN1
udp_rec_data[15] => udp_rec_data[15].IN1
udp_rec_data[16] => udp_rec_data[16].IN1
udp_rec_data[17] => udp_rec_data[17].IN1
udp_rec_data[18] => udp_rec_data[18].IN1
udp_rec_data[19] => udp_rec_data[19].IN1
udp_rec_data[20] => udp_rec_data[20].IN1
udp_rec_data[21] => udp_rec_data[21].IN1
udp_rec_data[22] => udp_rec_data[22].IN1
udp_rec_data[23] => udp_rec_data[23].IN1
udp_rec_data[24] => udp_rec_data[24].IN1
udp_rec_data[25] => udp_rec_data[25].IN1
udp_rec_data[26] => udp_rec_data[26].IN1
udp_rec_data[27] => udp_rec_data[27].IN1
udp_rec_data[28] => udp_rec_data[28].IN1
udp_rec_data[29] => udp_rec_data[29].IN1
udp_rec_data[30] => udp_rec_data[30].IN1
udp_rec_data[31] => udp_rec_data[31].IN1
aud_bclk => aud_bclk.IN1
aud_dac_req => fifo_rd_req.IN1
dac_data[0] <= async_fifo_512x32b:u_async_fifo.q
dac_data[1] <= async_fifo_512x32b:u_async_fifo.q
dac_data[2] <= async_fifo_512x32b:u_async_fifo.q
dac_data[3] <= async_fifo_512x32b:u_async_fifo.q
dac_data[4] <= async_fifo_512x32b:u_async_fifo.q
dac_data[5] <= async_fifo_512x32b:u_async_fifo.q
dac_data[6] <= async_fifo_512x32b:u_async_fifo.q
dac_data[7] <= async_fifo_512x32b:u_async_fifo.q
dac_data[8] <= async_fifo_512x32b:u_async_fifo.q
dac_data[9] <= async_fifo_512x32b:u_async_fifo.q
dac_data[10] <= async_fifo_512x32b:u_async_fifo.q
dac_data[11] <= async_fifo_512x32b:u_async_fifo.q
dac_data[12] <= async_fifo_512x32b:u_async_fifo.q
dac_data[13] <= async_fifo_512x32b:u_async_fifo.q
dac_data[14] <= async_fifo_512x32b:u_async_fifo.q
dac_data[15] <= async_fifo_512x32b:u_async_fifo.q
dac_data[16] <= async_fifo_512x32b:u_async_fifo.q
dac_data[17] <= async_fifo_512x32b:u_async_fifo.q
dac_data[18] <= async_fifo_512x32b:u_async_fifo.q
dac_data[19] <= async_fifo_512x32b:u_async_fifo.q
dac_data[20] <= async_fifo_512x32b:u_async_fifo.q
dac_data[21] <= async_fifo_512x32b:u_async_fifo.q
dac_data[22] <= async_fifo_512x32b:u_async_fifo.q
dac_data[23] <= async_fifo_512x32b:u_async_fifo.q
dac_data[24] <= async_fifo_512x32b:u_async_fifo.q
dac_data[25] <= async_fifo_512x32b:u_async_fifo.q
dac_data[26] <= async_fifo_512x32b:u_async_fifo.q
dac_data[27] <= async_fifo_512x32b:u_async_fifo.q
dac_data[28] <= async_fifo_512x32b:u_async_fifo.q
dac_data[29] <= async_fifo_512x32b:u_async_fifo.q
dac_data[30] <= async_fifo_512x32b:u_async_fifo.q
dac_data[31] <= async_fifo_512x32b:u_async_fifo.q


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_i0l1:auto_generated.data[0]
data[1] => dcfifo_i0l1:auto_generated.data[1]
data[2] => dcfifo_i0l1:auto_generated.data[2]
data[3] => dcfifo_i0l1:auto_generated.data[3]
data[4] => dcfifo_i0l1:auto_generated.data[4]
data[5] => dcfifo_i0l1:auto_generated.data[5]
data[6] => dcfifo_i0l1:auto_generated.data[6]
data[7] => dcfifo_i0l1:auto_generated.data[7]
data[8] => dcfifo_i0l1:auto_generated.data[8]
data[9] => dcfifo_i0l1:auto_generated.data[9]
data[10] => dcfifo_i0l1:auto_generated.data[10]
data[11] => dcfifo_i0l1:auto_generated.data[11]
data[12] => dcfifo_i0l1:auto_generated.data[12]
data[13] => dcfifo_i0l1:auto_generated.data[13]
data[14] => dcfifo_i0l1:auto_generated.data[14]
data[15] => dcfifo_i0l1:auto_generated.data[15]
data[16] => dcfifo_i0l1:auto_generated.data[16]
data[17] => dcfifo_i0l1:auto_generated.data[17]
data[18] => dcfifo_i0l1:auto_generated.data[18]
data[19] => dcfifo_i0l1:auto_generated.data[19]
data[20] => dcfifo_i0l1:auto_generated.data[20]
data[21] => dcfifo_i0l1:auto_generated.data[21]
data[22] => dcfifo_i0l1:auto_generated.data[22]
data[23] => dcfifo_i0l1:auto_generated.data[23]
data[24] => dcfifo_i0l1:auto_generated.data[24]
data[25] => dcfifo_i0l1:auto_generated.data[25]
data[26] => dcfifo_i0l1:auto_generated.data[26]
data[27] => dcfifo_i0l1:auto_generated.data[27]
data[28] => dcfifo_i0l1:auto_generated.data[28]
data[29] => dcfifo_i0l1:auto_generated.data[29]
data[30] => dcfifo_i0l1:auto_generated.data[30]
data[31] => dcfifo_i0l1:auto_generated.data[31]
q[0] <= dcfifo_i0l1:auto_generated.q[0]
q[1] <= dcfifo_i0l1:auto_generated.q[1]
q[2] <= dcfifo_i0l1:auto_generated.q[2]
q[3] <= dcfifo_i0l1:auto_generated.q[3]
q[4] <= dcfifo_i0l1:auto_generated.q[4]
q[5] <= dcfifo_i0l1:auto_generated.q[5]
q[6] <= dcfifo_i0l1:auto_generated.q[6]
q[7] <= dcfifo_i0l1:auto_generated.q[7]
q[8] <= dcfifo_i0l1:auto_generated.q[8]
q[9] <= dcfifo_i0l1:auto_generated.q[9]
q[10] <= dcfifo_i0l1:auto_generated.q[10]
q[11] <= dcfifo_i0l1:auto_generated.q[11]
q[12] <= dcfifo_i0l1:auto_generated.q[12]
q[13] <= dcfifo_i0l1:auto_generated.q[13]
q[14] <= dcfifo_i0l1:auto_generated.q[14]
q[15] <= dcfifo_i0l1:auto_generated.q[15]
q[16] <= dcfifo_i0l1:auto_generated.q[16]
q[17] <= dcfifo_i0l1:auto_generated.q[17]
q[18] <= dcfifo_i0l1:auto_generated.q[18]
q[19] <= dcfifo_i0l1:auto_generated.q[19]
q[20] <= dcfifo_i0l1:auto_generated.q[20]
q[21] <= dcfifo_i0l1:auto_generated.q[21]
q[22] <= dcfifo_i0l1:auto_generated.q[22]
q[23] <= dcfifo_i0l1:auto_generated.q[23]
q[24] <= dcfifo_i0l1:auto_generated.q[24]
q[25] <= dcfifo_i0l1:auto_generated.q[25]
q[26] <= dcfifo_i0l1:auto_generated.q[26]
q[27] <= dcfifo_i0l1:auto_generated.q[27]
q[28] <= dcfifo_i0l1:auto_generated.q[28]
q[29] <= dcfifo_i0l1:auto_generated.q[29]
q[30] <= dcfifo_i0l1:auto_generated.q[30]
q[31] <= dcfifo_i0l1:auto_generated.q[31]
rdclk => dcfifo_i0l1:auto_generated.rdclk
rdreq => dcfifo_i0l1:auto_generated.rdreq
wrclk => dcfifo_i0l1:auto_generated.wrclk
wrreq => dcfifo_i0l1:auto_generated.wrreq
aclr => dcfifo_i0l1:auto_generated.aclr
rdempty <= dcfifo_i0l1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_i0l1:auto_generated.wrfull
rdusedw[0] <= dcfifo_i0l1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_i0l1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_i0l1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_i0l1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_i0l1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_i0l1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_i0l1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_i0l1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_i0l1:auto_generated.rdusedw[8]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_qj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_qj31:fifo_ram.data_a[0]
data[1] => altsyncram_qj31:fifo_ram.data_a[1]
data[2] => altsyncram_qj31:fifo_ram.data_a[2]
data[3] => altsyncram_qj31:fifo_ram.data_a[3]
data[4] => altsyncram_qj31:fifo_ram.data_a[4]
data[5] => altsyncram_qj31:fifo_ram.data_a[5]
data[6] => altsyncram_qj31:fifo_ram.data_a[6]
data[7] => altsyncram_qj31:fifo_ram.data_a[7]
data[8] => altsyncram_qj31:fifo_ram.data_a[8]
data[9] => altsyncram_qj31:fifo_ram.data_a[9]
data[10] => altsyncram_qj31:fifo_ram.data_a[10]
data[11] => altsyncram_qj31:fifo_ram.data_a[11]
data[12] => altsyncram_qj31:fifo_ram.data_a[12]
data[13] => altsyncram_qj31:fifo_ram.data_a[13]
data[14] => altsyncram_qj31:fifo_ram.data_a[14]
data[15] => altsyncram_qj31:fifo_ram.data_a[15]
data[16] => altsyncram_qj31:fifo_ram.data_a[16]
data[17] => altsyncram_qj31:fifo_ram.data_a[17]
data[18] => altsyncram_qj31:fifo_ram.data_a[18]
data[19] => altsyncram_qj31:fifo_ram.data_a[19]
data[20] => altsyncram_qj31:fifo_ram.data_a[20]
data[21] => altsyncram_qj31:fifo_ram.data_a[21]
data[22] => altsyncram_qj31:fifo_ram.data_a[22]
data[23] => altsyncram_qj31:fifo_ram.data_a[23]
data[24] => altsyncram_qj31:fifo_ram.data_a[24]
data[25] => altsyncram_qj31:fifo_ram.data_a[25]
data[26] => altsyncram_qj31:fifo_ram.data_a[26]
data[27] => altsyncram_qj31:fifo_ram.data_a[27]
data[28] => altsyncram_qj31:fifo_ram.data_a[28]
data[29] => altsyncram_qj31:fifo_ram.data_a[29]
data[30] => altsyncram_qj31:fifo_ram.data_a[30]
data[31] => altsyncram_qj31:fifo_ram.data_a[31]
q[0] <= altsyncram_qj31:fifo_ram.q_b[0]
q[1] <= altsyncram_qj31:fifo_ram.q_b[1]
q[2] <= altsyncram_qj31:fifo_ram.q_b[2]
q[3] <= altsyncram_qj31:fifo_ram.q_b[3]
q[4] <= altsyncram_qj31:fifo_ram.q_b[4]
q[5] <= altsyncram_qj31:fifo_ram.q_b[5]
q[6] <= altsyncram_qj31:fifo_ram.q_b[6]
q[7] <= altsyncram_qj31:fifo_ram.q_b[7]
q[8] <= altsyncram_qj31:fifo_ram.q_b[8]
q[9] <= altsyncram_qj31:fifo_ram.q_b[9]
q[10] <= altsyncram_qj31:fifo_ram.q_b[10]
q[11] <= altsyncram_qj31:fifo_ram.q_b[11]
q[12] <= altsyncram_qj31:fifo_ram.q_b[12]
q[13] <= altsyncram_qj31:fifo_ram.q_b[13]
q[14] <= altsyncram_qj31:fifo_ram.q_b[14]
q[15] <= altsyncram_qj31:fifo_ram.q_b[15]
q[16] <= altsyncram_qj31:fifo_ram.q_b[16]
q[17] <= altsyncram_qj31:fifo_ram.q_b[17]
q[18] <= altsyncram_qj31:fifo_ram.q_b[18]
q[19] <= altsyncram_qj31:fifo_ram.q_b[19]
q[20] <= altsyncram_qj31:fifo_ram.q_b[20]
q[21] <= altsyncram_qj31:fifo_ram.q_b[21]
q[22] <= altsyncram_qj31:fifo_ram.q_b[22]
q[23] <= altsyncram_qj31:fifo_ram.q_b[23]
q[24] <= altsyncram_qj31:fifo_ram.q_b[24]
q[25] <= altsyncram_qj31:fifo_ram.q_b[25]
q[26] <= altsyncram_qj31:fifo_ram.q_b[26]
q[27] <= altsyncram_qj31:fifo_ram.q_b[27]
q[28] <= altsyncram_qj31:fifo_ram.q_b[28]
q[29] <= altsyncram_qj31:fifo_ram.q_b[29]
q[30] <= altsyncram_qj31:fifo_ram.q_b[30]
q[31] <= altsyncram_qj31:fifo_ram.q_b[31]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_qj31:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_qj31:fifo_ram.clock0
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


