Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Jun 11 06:59:27 2022
| Host         : DESKTOP-OFMIKN9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (5)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: dd/DFF2/ETJKFF/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: hh/s0/ETJKFF/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: hh/s1/ETJKFF/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: hh/s2/ETJKFF/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: hh/s3/ETJKFF/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: hh/s4/ETJKFF/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: hh/s5/ETJKFF/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: hh/s6/ETJKFF/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: hh/s7/ETJKFF/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: hh/s8/ETJKFF/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: hh/s9/ETJKFF/q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.639        0.000                      0                    6        0.269        0.000                      0                    6        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.639        0.000                      0                    6        0.269        0.000                      0                    6        4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 dd/DFF2/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DFF2/ETJKFF/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.744ns (30.992%)  route 1.657ns (69.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    oclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  oclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.792     5.313    dd/DFF2/ETJKFF/clk0
    SLICE_X3Y127         FDRE                                         r  dd/DFF2/ETJKFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.419     5.732 r  dd/DFF2/ETJKFF/q_reg/Q
                         net (fo=12, routed)          1.657     7.389    dd/DFF1/ETJKFF/clk
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.325     7.714 r  dd/DFF1/ETJKFF/q_i_1__17/O
                         net (fo=1, routed)           0.000     7.714    dd/DFF2/ETJKFF/q0
    SLICE_X3Y127         FDRE                                         r  dd/DFF2/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  oclk (IN)
                         net (fo=0)                   0.000    10.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    oclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  oclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.669    15.010    dd/DFF2/ETJKFF/clk0
    SLICE_X3Y127         FDRE                                         r  dd/DFF2/ETJKFF/q_reg/C
                         clock pessimism              0.303    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)        0.075    15.353    dd/DFF2/ETJKFF/q_reg
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 dd/DFF1/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DFF1/ETJKFF/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.580ns (29.010%)  route 1.419ns (70.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    oclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  oclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.792     5.313    dd/DFF1/ETJKFF/clk0
    SLICE_X3Y127         FDRE                                         r  dd/DFF1/ETJKFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  dd/DFF1/ETJKFF/q_reg/Q
                         net (fo=2, routed)           1.419     7.189    dd/DFF1/ETJKFF/Q1
    SLICE_X3Y127         LUT1 (Prop_lut1_I0_O)        0.124     7.313 r  dd/DFF1/ETJKFF/q_i_1/O
                         net (fo=1, routed)           0.000     7.313    dd/DFF1/ETJKFF/q0_0
    SLICE_X3Y127         FDRE                                         r  dd/DFF1/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  oclk (IN)
                         net (fo=0)                   0.000    10.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    oclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  oclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.669    15.010    dd/DFF1/ETJKFF/clk0
    SLICE_X3Y127         FDRE                                         r  dd/DFF1/ETJKFF/q_reg/C
                         clock pessimism              0.303    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)        0.029    15.307    dd/DFF1/ETJKFF/q_reg
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 b/a3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/a3/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.580ns (46.006%)  route 0.681ns (53.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 15.121 - 10.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a3/q_reg/Q
                         net (fo=4, routed)           0.681     7.013    b/a3/led_OBUF[0]
    SLICE_X0Y112         LUT5 (Prop_lut5_I0_O)        0.124     7.137 r  b/a3/q_i_1__22/O
                         net (fo=1, routed)           0.000     7.137    b/a3/q_i_1__22_n_0
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  oclk (IN)
                         net (fo=0)                   0.000    10.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227    14.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100    14.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406    15.121    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C
                         clock pessimism              0.755    15.876    
                         clock uncertainty           -0.035    15.841    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.031    15.872    b/a3/q_reg
  -------------------------------------------------------------------
                         required time                         15.872    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 b/a2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/a2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.580ns (46.216%)  route 0.675ns (53.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 15.121 - 10.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a2/q_reg/Q
                         net (fo=4, routed)           0.675     7.007    b/a2/led_OBUF[0]
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.131 r  b/a2/q_i_1__21/O
                         net (fo=1, routed)           0.000     7.131    b/a2/q_i_1__21_n_0
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  oclk (IN)
                         net (fo=0)                   0.000    10.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227    14.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100    14.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406    15.121    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C
                         clock pessimism              0.755    15.876    
                         clock uncertainty           -0.035    15.841    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.031    15.872    b/a2/q_reg
  -------------------------------------------------------------------
                         required time                         15.872    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 b/a1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/a1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 15.121 - 10.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a1/q_reg/Q
                         net (fo=4, routed)           0.524     6.856    b/a1/led_OBUF[0]
    SLICE_X0Y112         LUT5 (Prop_lut5_I0_O)        0.124     6.980 r  b/a1/q_i_1__23/O
                         net (fo=1, routed)           0.000     6.980    b/a1/q_i_1__23_n_0
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  oclk (IN)
                         net (fo=0)                   0.000    10.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227    14.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100    14.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406    15.121    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C
                         clock pessimism              0.755    15.876    
                         clock uncertainty           -0.035    15.841    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.029    15.870    b/a1/q_reg
  -------------------------------------------------------------------
                         required time                         15.870    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 b/a4/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/a4/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.580ns (53.099%)  route 0.512ns (46.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 15.121 - 10.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a4/q_reg/Q
                         net (fo=4, routed)           0.512     6.844    b/a4/led_OBUF[0]
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.124     6.968 r  b/a4/q_i_1__16/O
                         net (fo=1, routed)           0.000     6.968    b/a4/q_i_1__16_n_0
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  oclk (IN)
                         net (fo=0)                   0.000    10.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227    14.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100    14.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406    15.121    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C
                         clock pessimism              0.755    15.876    
                         clock uncertainty           -0.035    15.841    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)        0.032    15.873    b/a4/q_reg
  -------------------------------------------------------------------
                         required time                         15.873    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                  8.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 b/a4/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/a4/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.481%)  route 0.175ns (48.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a4/q_reg/Q
                         net (fo=4, routed)           0.175     2.313    b/a4/led_OBUF[0]
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.045     2.358 r  b/a4/q_i_1__16/O
                         net (fo=1, routed)           0.000     2.358    b/a4/q_i_1__16_n_0
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C
                         clock pessimism             -0.499     1.997    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.092     2.089    b/a4/q_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 b/a1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/a1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a1/q_reg/Q
                         net (fo=4, routed)           0.187     2.325    b/a1/led_OBUF[0]
    SLICE_X0Y112         LUT5 (Prop_lut5_I0_O)        0.045     2.370 r  b/a1/q_i_1__23/O
                         net (fo=1, routed)           0.000     2.370    b/a1/q_i_1__23_n_0
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C
                         clock pessimism             -0.499     1.997    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.091     2.088    b/a1/q_reg
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 b/a2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/a2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.766%)  route 0.239ns (56.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a2/q_reg/Q
                         net (fo=4, routed)           0.239     2.377    b/a2/led_OBUF[0]
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.045     2.422 r  b/a2/q_i_1__21/O
                         net (fo=1, routed)           0.000     2.422    b/a2/q_i_1__21_n_0
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C
                         clock pessimism             -0.499     1.997    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.092     2.089    b/a2/q_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 b/a3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/a3/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a3/q_reg/Q
                         net (fo=4, routed)           0.245     2.383    b/a3/led_OBUF[0]
    SLICE_X0Y112         LUT5 (Prop_lut5_I0_O)        0.045     2.428 r  b/a3/q_i_1__22/O
                         net (fo=1, routed)           0.000     2.428    b/a3/q_i_1__22_n_0
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C
                         clock pessimism             -0.499     1.997    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.092     2.089    b/a3/q_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 dd/DFF1/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DFF2/ETJKFF/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.185ns (22.803%)  route 0.626ns (77.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    oclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  oclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.665     1.549    dd/DFF1/ETJKFF/clk0
    SLICE_X3Y127         FDRE                                         r  dd/DFF1/ETJKFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  dd/DFF1/ETJKFF/q_reg/Q
                         net (fo=2, routed)           0.626     2.316    dd/DFF1/ETJKFF/Q1
    SLICE_X3Y127         LUT2 (Prop_lut2_I0_O)        0.044     2.360 r  dd/DFF1/ETJKFF/q_i_1__17/O
                         net (fo=1, routed)           0.000     2.360    dd/DFF2/ETJKFF/q0
    SLICE_X3Y127         FDRE                                         r  dd/DFF2/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    oclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  oclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.937     2.065    dd/DFF2/ETJKFF/clk0
    SLICE_X3Y127         FDRE                                         r  dd/DFF2/ETJKFF/q_reg/C
                         clock pessimism             -0.516     1.549    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.107     1.656    dd/DFF2/ETJKFF/q_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 dd/DFF1/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DFF1/ETJKFF/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.898%)  route 0.626ns (77.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    oclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  oclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.665     1.549    dd/DFF1/ETJKFF/clk0
    SLICE_X3Y127         FDRE                                         r  dd/DFF1/ETJKFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  dd/DFF1/ETJKFF/q_reg/Q
                         net (fo=2, routed)           0.626     2.316    dd/DFF1/ETJKFF/Q1
    SLICE_X3Y127         LUT1 (Prop_lut1_I0_O)        0.045     2.361 r  dd/DFF1/ETJKFF/q_i_1/O
                         net (fo=1, routed)           0.000     2.361    dd/DFF1/ETJKFF/q0_0
    SLICE_X3Y127         FDRE                                         r  dd/DFF1/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    oclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  oclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.937     2.065    dd/DFF1/ETJKFF/clk0
    SLICE_X3Y127         FDRE                                         r  dd/DFF1/ETJKFF/q_reg/C
                         clock pessimism             -0.516     1.549    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.091     1.640    dd/DFF1/ETJKFF/q_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.721    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { oclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  oclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   b/a1/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   b/a2/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   b/a3/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   b/a4/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   dd/DFF1/ETJKFF/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   dd/DFF2/ETJKFF/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a1/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a1/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a2/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a2/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a3/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a3/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a4/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a4/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   dd/DFF1/ETJKFF/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   dd/DFF1/ETJKFF/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a1/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a1/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a2/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a2/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a3/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a3/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a4/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   b/a4/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   dd/DFF1/ETJKFF/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   dd/DFF1/ETJKFF/q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hh/s6/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.692ns  (logic 4.893ns (38.551%)  route 7.799ns (61.449%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE                         0.000     0.000 r  hh/s6/ETJKFF/q_reg/C
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.597     0.597 f  hh/s6/ETJKFF/q_reg/Q
                         net (fo=7, routed)           0.929     1.526    hh/s4/ETJKFF/H_Count[5]
    SLICE_X2Y125         LUT3 (Prop_lut3_I1_O)        0.325     1.851 r  hh/s4/ETJKFF/Red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.303    hh/s8/ETJKFF/Red_OBUF[3]_inst_i_1
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.328     2.631 f  hh/s8/ETJKFF/Red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.818     3.449    vv/s9/ETJKFF/Blue[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.124     3.573 r  vv/s9/ETJKFF/Red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           5.600     9.173    Blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.692 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.692    Blue[2]
    K18                                                               r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hh/s6/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.336ns  (logic 4.879ns (39.555%)  route 7.456ns (60.445%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE                         0.000     0.000 r  hh/s6/ETJKFF/q_reg/C
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.597     0.597 f  hh/s6/ETJKFF/q_reg/Q
                         net (fo=7, routed)           0.929     1.526    hh/s4/ETJKFF/H_Count[5]
    SLICE_X2Y125         LUT3 (Prop_lut3_I1_O)        0.325     1.851 r  hh/s4/ETJKFF/Red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.303    hh/s8/ETJKFF/Red_OBUF[3]_inst_i_1
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.328     2.631 f  hh/s8/ETJKFF/Red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.818     3.449    vv/s9/ETJKFF/Blue[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.124     3.573 r  vv/s9/ETJKFF/Red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           5.257     8.830    Blue_OBUF[2]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.336 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.336    Green[1]
    H17                                                               r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hh/s6/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.194ns  (logic 4.893ns (40.127%)  route 7.301ns (59.873%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE                         0.000     0.000 r  hh/s6/ETJKFF/q_reg/C
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.597     0.597 f  hh/s6/ETJKFF/q_reg/Q
                         net (fo=7, routed)           0.929     1.526    hh/s4/ETJKFF/H_Count[5]
    SLICE_X2Y125         LUT3 (Prop_lut3_I1_O)        0.325     1.851 r  hh/s4/ETJKFF/Red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.303    hh/s8/ETJKFF/Red_OBUF[3]_inst_i_1
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.328     2.631 f  hh/s8/ETJKFF/Red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.818     3.449    vv/s9/ETJKFF/Blue[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.124     3.573 r  vv/s9/ETJKFF/Red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           5.102     8.675    Blue_OBUF[2]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.194 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.194    Red[1]
    H19                                                               r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vv/s7/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.069ns  (logic 4.210ns (34.885%)  route 7.859ns (65.115%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE                         0.000     0.000 r  vv/s7/ETJKFF/q_reg/C
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  vv/s7/ETJKFF/q_reg/Q
                         net (fo=6, routed)           0.929     1.388    vv/s9/ETJKFF/V_Count[7]
    SLICE_X0Y127         LUT4 (Prop_lut4_I3_O)        0.124     1.512 r  vv/s9/ETJKFF/Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.077     2.589    vv/s9/ETJKFF/q_reg_1
    SLICE_X0Y125         LUT6 (Prop_lut6_I0_O)        0.124     2.713 r  vv/s9/ETJKFF/Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.853     8.566    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    12.069 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.069    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hh/s6/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.776ns  (logic 4.876ns (41.412%)  route 6.899ns (58.588%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE                         0.000     0.000 r  hh/s6/ETJKFF/q_reg/C
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.597     0.597 f  hh/s6/ETJKFF/q_reg/Q
                         net (fo=7, routed)           0.929     1.526    hh/s4/ETJKFF/H_Count[5]
    SLICE_X2Y125         LUT3 (Prop_lut3_I1_O)        0.325     1.851 r  hh/s4/ETJKFF/Red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.303    hh/s8/ETJKFF/Red_OBUF[3]_inst_i_1
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.328     2.631 f  hh/s8/ETJKFF/Red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.317     2.948    vv/s9/ETJKFF/Blue[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  vv/s9/ETJKFF/Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           5.201     8.273    Blue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.776 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.776    Red[3]
    N19                                                               r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hh/s6/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.674ns  (logic 4.877ns (41.778%)  route 6.797ns (58.222%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE                         0.000     0.000 r  hh/s6/ETJKFF/q_reg/C
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.597     0.597 f  hh/s6/ETJKFF/q_reg/Q
                         net (fo=7, routed)           0.929     1.526    hh/s4/ETJKFF/H_Count[5]
    SLICE_X2Y125         LUT3 (Prop_lut3_I1_O)        0.325     1.851 r  hh/s4/ETJKFF/Red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.303    hh/s8/ETJKFF/Red_OBUF[3]_inst_i_1
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.328     2.631 f  hh/s8/ETJKFF/Red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.645     3.276    vv/s9/ETJKFF/Blue[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.124     3.400 r  vv/s9/ETJKFF/Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.771     8.171    Blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.674 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.674    Blue[1]
    L18                                                               r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hh/s6/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.628ns  (logic 4.869ns (41.877%)  route 6.758ns (58.123%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE                         0.000     0.000 r  hh/s6/ETJKFF/q_reg/C
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.597     0.597 f  hh/s6/ETJKFF/q_reg/Q
                         net (fo=7, routed)           0.929     1.526    hh/s4/ETJKFF/H_Count[5]
    SLICE_X2Y125         LUT3 (Prop_lut3_I1_O)        0.325     1.851 r  hh/s4/ETJKFF/Red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.303    hh/s8/ETJKFF/Red_OBUF[3]_inst_i_1
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.328     2.631 f  hh/s8/ETJKFF/Red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.317     2.948    vv/s9/ETJKFF/Blue[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  vv/s9/ETJKFF/Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           5.060     8.132    Blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.628 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.628    Blue[0]
    N18                                                               r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hh/s6/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.551ns  (logic 4.895ns (42.377%)  route 6.656ns (57.623%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE                         0.000     0.000 r  hh/s6/ETJKFF/q_reg/C
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.597     0.597 f  hh/s6/ETJKFF/q_reg/Q
                         net (fo=7, routed)           0.929     1.526    hh/s4/ETJKFF/H_Count[5]
    SLICE_X2Y125         LUT3 (Prop_lut3_I1_O)        0.325     1.851 r  hh/s4/ETJKFF/Red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.303    hh/s8/ETJKFF/Red_OBUF[3]_inst_i_1
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.328     2.631 f  hh/s8/ETJKFF/Red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.645     3.276    vv/s9/ETJKFF/Blue[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.124     3.400 r  vv/s9/ETJKFF/Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.630     8.030    Blue_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.551 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.551    Green[0]
    J17                                                               r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hh/s6/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.391ns  (logic 4.898ns (43.000%)  route 6.493ns (57.000%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE                         0.000     0.000 r  hh/s6/ETJKFF/q_reg/C
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.597     0.597 f  hh/s6/ETJKFF/q_reg/Q
                         net (fo=7, routed)           0.929     1.526    hh/s4/ETJKFF/H_Count[5]
    SLICE_X2Y125         LUT3 (Prop_lut3_I1_O)        0.325     1.851 r  hh/s4/ETJKFF/Red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.303    hh/s8/ETJKFF/Red_OBUF[3]_inst_i_1
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.328     2.631 f  hh/s8/ETJKFF/Red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.645     3.276    vv/s9/ETJKFF/Blue[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.124     3.400 r  vv/s9/ETJKFF/Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.467     7.867    Blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.391 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.391    Red[2]
    J19                                                               r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hh/s6/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.296ns  (logic 4.903ns (43.407%)  route 6.393ns (56.593%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE                         0.000     0.000 r  hh/s6/ETJKFF/q_reg/C
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.597     0.597 f  hh/s6/ETJKFF/q_reg/Q
                         net (fo=7, routed)           0.929     1.526    hh/s4/ETJKFF/H_Count[5]
    SLICE_X2Y125         LUT3 (Prop_lut3_I1_O)        0.325     1.851 r  hh/s4/ETJKFF/Red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.452     2.303    hh/s8/ETJKFF/Red_OBUF[3]_inst_i_1
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.328     2.631 f  hh/s8/ETJKFF/Red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.317     2.948    vv/s9/ETJKFF/Blue[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  vv/s9/ETJKFF/Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.695     7.767    Blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.296 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.296    Green[2]
    G17                                                               r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vv/s7/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vv/s8/ETJKFF/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.191ns (61.457%)  route 0.120ns (38.543%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE                         0.000     0.000 r  vv/s7/ETJKFF/q_reg/C
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vv/s7/ETJKFF/q_reg/Q
                         net (fo=6, routed)           0.120     0.266    vv/s8/ETJKFF/q_reg_1[5]
    SLICE_X1Y127         LUT5 (Prop_lut5_I4_O)        0.045     0.311 r  vv/s8/ETJKFF/q_i_1__12/O
                         net (fo=1, routed)           0.000     0.311    vv/s8/ETJKFF/q0_0
    SLICE_X1Y127         FDRE                                         r  vv/s8/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vv/s9/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vv/s9/ETJKFF/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.191ns (57.151%)  route 0.143ns (42.849%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE                         0.000     0.000 r  vv/s9/ETJKFF/q_reg/C
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vv/s9/ETJKFF/q_reg/Q
                         net (fo=10, routed)          0.143     0.289    vv/s8/ETJKFF/q_reg_1[6]
    SLICE_X0Y127         LUT6 (Prop_lut6_I3_O)        0.045     0.334 r  vv/s8/ETJKFF/q_i_1__9/O
                         net (fo=1, routed)           0.000     0.334    vv/s9/ETJKFF/q0_0
    SLICE_X0Y127         FDRE                                         r  vv/s9/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vv/s9/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vv/s2/ETJKFF/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.191ns (55.511%)  route 0.153ns (44.489%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE                         0.000     0.000 r  vv/s9/ETJKFF/q_reg/C
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  vv/s9/ETJKFF/q_reg/Q
                         net (fo=10, routed)          0.153     0.299    vv/s9/ETJKFF/q_reg_0
    SLICE_X0Y126         LUT6 (Prop_lut6_I0_O)        0.045     0.344 r  vv/s9/ETJKFF/q_i_1__8/O
                         net (fo=1, routed)           0.000     0.344    vv/s2/ETJKFF/q0_1
    SLICE_X0Y126         FDRE                                         r  vv/s2/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hh/s5/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hh/s7/ETJKFF/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.245ns (68.935%)  route 0.110ns (31.065%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE                         0.000     0.000 r  hh/s5/ETJKFF/q_reg/C
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  hh/s5/ETJKFF/q_reg/Q
                         net (fo=8, routed)           0.110     0.310    hh/s4/ETJKFF/H_Count[4]
    SLICE_X2Y125         LUT4 (Prop_lut4_I2_O)        0.045     0.355 r  hh/s4/ETJKFF/q_i_1__4/O
                         net (fo=1, routed)           0.000     0.355    hh/s7/ETJKFF/q0_0
    SLICE_X2Y125         FDRE                                         r  hh/s7/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vv/s2/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vv/s5/ETJKFF/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.191ns (53.569%)  route 0.166ns (46.431%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE                         0.000     0.000 r  vv/s2/ETJKFF/q_reg/C
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vv/s2/ETJKFF/q_reg/Q
                         net (fo=13, routed)          0.166     0.312    vv/s5/ETJKFF/V_Count[2]
    SLICE_X0Y125         LUT6 (Prop_lut6_I1_O)        0.045     0.357 r  vv/s5/ETJKFF/q_i_1__14/O
                         net (fo=1, routed)           0.000     0.357    vv/s5/ETJKFF/q0
    SLICE_X0Y125         FDRE                                         r  vv/s5/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vv/s3/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vv/s3/ETJKFF/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.191ns (51.772%)  route 0.178ns (48.228%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE                         0.000     0.000 r  vv/s3/ETJKFF/q_reg/C
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vv/s3/ETJKFF/q_reg/Q
                         net (fo=10, routed)          0.178     0.324    vv/s2/ETJKFF/V_Count[2]
    SLICE_X0Y126         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  vv/s2/ETJKFF/q_i_1__7/O
                         net (fo=1, routed)           0.000     0.369    vv/s3/ETJKFF/q0
    SLICE_X0Y126         FDRE                                         r  vv/s3/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vv/s4/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vv/s4/ETJKFF/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.771%)  route 0.185ns (49.229%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE                         0.000     0.000 r  vv/s4/ETJKFF/q_reg/C
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vv/s4/ETJKFF/q_reg/Q
                         net (fo=7, routed)           0.185     0.331    vv/s2/ETJKFF/V_Count[3]
    SLICE_X0Y126         LUT5 (Prop_lut5_I4_O)        0.045     0.376 r  vv/s2/ETJKFF/q_i_1__10/O
                         net (fo=1, routed)           0.000     0.376    vv/s4/ETJKFF/q0
    SLICE_X0Y126         FDRE                                         r  vv/s4/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vv/s0/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vv/s1/ETJKFF/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.191ns (50.366%)  route 0.188ns (49.634%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE                         0.000     0.000 r  vv/s0/ETJKFF/q_reg/C
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vv/s0/ETJKFF/q_reg/Q
                         net (fo=8, routed)           0.188     0.334    vv/s1/ETJKFF/q_reg_1[0]
    SLICE_X1Y127         LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  vv/s1/ETJKFF/q_i_1__19/O
                         net (fo=1, routed)           0.000     0.379    vv/s1/ETJKFF/q0
    SLICE_X1Y127         FDRE                                         r  vv/s1/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hh/s7/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hh/s9/ETJKFF/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.266ns (69.371%)  route 0.117ns (30.629%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE                         0.000     0.000 r  hh/s7/ETJKFF/q_reg/C
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.221     0.221 r  hh/s7/ETJKFF/q_reg/Q
                         net (fo=6, routed)           0.117     0.338    hh/s7/ETJKFF/H_Count[0]
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.045     0.383 r  hh/s7/ETJKFF/q_i_1__3/O
                         net (fo=1, routed)           0.000     0.383    hh/s9/ETJKFF/q0
    SLICE_X3Y125         FDRE                                         r  hh/s9/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vv/s6/ETJKFF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vv/s6/ETJKFF/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.212ns (54.747%)  route 0.175ns (45.253%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE                         0.000     0.000 r  vv/s6/ETJKFF/q_reg/C
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  vv/s6/ETJKFF/q_reg/Q
                         net (fo=7, routed)           0.175     0.342    vv/s6/ETJKFF/V_Count[0]
    SLICE_X2Y127         LUT3 (Prop_lut3_I0_O)        0.045     0.387 r  vv/s6/ETJKFF/q_i_1__11/O
                         net (fo=1, routed)           0.000     0.387    vv/s6/ETJKFF/q0
    SLICE_X2Y127         FDRE                                         r  vv/s6/ETJKFF/q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b/a4/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.910ns  (logic 4.082ns (37.419%)  route 6.828ns (62.581%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a4/q_reg/Q
                         net (fo=4, routed)           1.626     7.959    vv/s9/ETJKFF/led_OBUF[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.124     8.083 r  vv/s9/ETJKFF/Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           5.201    13.284    Blue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.786 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.786    Red[3]
    N19                                                               r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.817ns  (logic 4.099ns (37.893%)  route 6.718ns (62.107%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a2/q_reg/Q
                         net (fo=4, routed)           1.118     7.450    vv/s9/ETJKFF/led_OBUF[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  vv/s9/ETJKFF/Red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           5.600    13.174    Blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.693 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.693    Blue[2]
    K18                                                               r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a4/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.762ns  (logic 4.075ns (37.867%)  route 6.687ns (62.133%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a4/q_reg/Q
                         net (fo=4, routed)           1.626     7.959    vv/s9/ETJKFF/led_OBUF[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.124     8.083 r  vv/s9/ETJKFF/Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           5.060    13.143    Blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.638 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.638    Blue[0]
    N18                                                               r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.461ns  (logic 4.085ns (39.054%)  route 6.376ns (60.946%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a2/q_reg/Q
                         net (fo=4, routed)           1.118     7.450    vv/s9/ETJKFF/led_OBUF[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  vv/s9/ETJKFF/Red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           5.257    12.832    Blue_OBUF[2]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.337 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.337    Green[1]
    H17                                                               r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a4/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.430ns  (logic 4.109ns (39.396%)  route 6.321ns (60.604%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a4/q_reg/Q
                         net (fo=4, routed)           1.626     7.959    vv/s9/ETJKFF/led_OBUF[3]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.124     8.083 r  vv/s9/ETJKFF/Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.695    12.777    Blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.306 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.306    Green[2]
    G17                                                               r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.320ns  (logic 4.099ns (39.723%)  route 6.220ns (60.277%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a2/q_reg/Q
                         net (fo=4, routed)           1.118     7.450    vv/s9/ETJKFF/led_OBUF[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.574 r  vv/s9/ETJKFF/Red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           5.102    12.676    Blue_OBUF[2]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.196 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.196    Red[1]
    H19                                                               r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.611ns  (logic 4.083ns (42.486%)  route 5.528ns (57.514%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a3/q_reg/Q
                         net (fo=4, routed)           0.756     7.088    vv/s9/ETJKFF/led_OBUF[2]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  vv/s9/ETJKFF/Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.771    11.984    Blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.487 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.487    Blue[1]
    L18                                                               r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.487ns  (logic 4.101ns (43.224%)  route 5.387ns (56.776%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a3/q_reg/Q
                         net (fo=4, routed)           0.756     7.088    vv/s9/ETJKFF/led_OBUF[2]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  vv/s9/ETJKFF/Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.630    11.843    Blue_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.363 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.363    Green[0]
    J17                                                               r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 4.104ns (43.999%)  route 5.223ns (56.001%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a3/q_reg/Q
                         net (fo=4, routed)           0.756     7.088    vv/s9/ETJKFF/led_OBUF[2]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  vv/s9/ETJKFF/Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.467    11.679    Blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.203 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.203    Red[2]
    J19                                                               r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.230ns  (logic 4.105ns (44.470%)  route 5.126ns (55.530%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.822     5.280    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.404 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.472     5.876    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.456     6.332 r  b/a1/q_reg/Q
                         net (fo=4, routed)           1.095     7.427    vv/s9/ETJKFF/led_OBUF[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.551 r  vv/s9/ETJKFF/Red_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           4.031    11.582    Blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.106 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.106    Blue[3]
    J18                                                               r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b/a4/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.345ns (72.204%)  route 0.518ns (27.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a4/q_reg/Q
                         net (fo=4, routed)           0.518     2.656    led_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.860 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.860    led[3]
    B16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.354ns (68.371%)  route 0.626ns (31.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a2/q_reg/Q
                         net (fo=4, routed)           0.626     2.764    led_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.977 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.977    led[1]
    A16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.367ns (68.416%)  route 0.631ns (31.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a3/q_reg/Q
                         net (fo=4, routed)           0.631     2.769    led_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.995 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.995    led[2]
    B15                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.362ns (64.844%)  route 0.738ns (35.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a1/q_reg/Q
                         net (fo=4, routed)           0.738     2.876    led_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     4.097 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.097    led[0]
    A14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.390ns (60.547%)  route 0.906ns (39.453%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a1/q_reg/Q
                         net (fo=4, routed)           0.408     2.546    b/a2/led[4][0]
    SLICE_X0Y125         LUT4 (Prop_lut4_I1_O)        0.045     2.591 r  b/a2/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.498     3.089    led_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     4.293 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.293    led[4]
    A15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.990ns  (logic 1.417ns (47.405%)  route 1.573ns (52.595%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a1/q_reg/Q
                         net (fo=4, routed)           0.446     2.584    vv/s9/ETJKFF/led_OBUF[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.045     2.629 r  vv/s9/ETJKFF/Red_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.127     3.756    Blue_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.987 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.987    Green[3]
    D17                                                               r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.080ns  (logic 1.411ns (45.805%)  route 1.669ns (54.195%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a1/q_reg/Q
                         net (fo=4, routed)           0.446     2.584    vv/s9/ETJKFF/led_OBUF[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.045     2.629 r  vv/s9/ETJKFF/Red_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.224     3.852    Blue_OBUF[3]
    G19                  OBUF (Prop_obuf_I_O)         1.225     5.077 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.077    Red[0]
    G19                                                               r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.412ns (44.614%)  route 1.753ns (55.386%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a1/q_reg/Q
                         net (fo=4, routed)           0.446     2.584    vv/s9/ETJKFF/led_OBUF[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.045     2.629 r  vv/s9/ETJKFF/Red_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.307     3.936    Blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     5.161 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.161    Blue[3]
    J18                                                               r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.274ns  (logic 1.411ns (43.091%)  route 1.863ns (56.909%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a3/q_reg/Q
                         net (fo=4, routed)           0.338     2.477    vv/s9/ETJKFF/led_OBUF[2]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.045     2.522 r  vv/s9/ETJKFF/Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.525     4.046    Blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.225     5.271 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.271    Red[2]
    J19                                                               r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/a3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.344ns  (logic 1.408ns (42.095%)  route 1.937ns (57.905%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.561     1.787    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.165     1.997    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  b/a3/q_reg/Q
                         net (fo=4, routed)           0.338     2.477    vv/s9/ETJKFF/led_OBUF[2]
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.045     2.522 r  vv/s9/ETJKFF/Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.598     4.120    Blue_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         1.222     5.342 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.342    Green[0]
    J17                                                               r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            b/a1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.606ns (27.917%)  route 4.147ns (72.083%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  btn1_IBUF_inst/O
                         net (fo=5, routed)           4.147     5.629    b/a1/btn1_IBUF
    SLICE_X0Y112         LUT5 (Prop_lut5_I1_O)        0.124     5.753 r  b/a1/q_i_1__23/O
                         net (fo=1, routed)           0.000     5.753    b/a1/q_i_1__23_n_0
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227     4.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100     4.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406     5.121    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            b/a2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.746ns  (logic 1.606ns (27.952%)  route 4.140ns (72.048%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 f  btn1_IBUF_inst/O
                         net (fo=5, routed)           4.140     5.622    b/a2/btn1_IBUF
    SLICE_X0Y112         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  b/a2/q_i_1__21/O
                         net (fo=1, routed)           0.000     5.746    b/a2/q_i_1__21_n_0
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227     4.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100     4.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406     5.121    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            b/a4/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.554ns  (logic 1.577ns (28.397%)  route 3.977ns (71.603%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  btn2_IBUF_inst/O
                         net (fo=5, routed)           3.977     5.430    b/a4/btn2_IBUF
    SLICE_X0Y112         LUT5 (Prop_lut5_I2_O)        0.124     5.554 r  b/a4/q_i_1__16/O
                         net (fo=1, routed)           0.000     5.554    b/a4/q_i_1__16_n_0
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227     4.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100     4.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406     5.121    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            b/a3/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.577ns (28.403%)  route 3.975ns (71.597%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  btn2_IBUF_inst/O
                         net (fo=5, routed)           3.975     5.428    b/a3/btn2_IBUF
    SLICE_X0Y112         LUT5 (Prop_lut5_I3_O)        0.124     5.552 r  b/a3/q_i_1__22/O
                         net (fo=1, routed)           0.000     5.552    b/a3/q_i_1__22_n_0
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227     4.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100     4.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406     5.121    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            b/a1/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 1.441ns (28.837%)  route 3.557ns (71.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_x_IBUF_inst/O
                         net (fo=5, routed)           3.557     4.998    b/a1/reset_x_IBUF
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227     4.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100     4.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406     5.121    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            b/a2/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 1.441ns (28.837%)  route 3.557ns (71.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_x_IBUF_inst/O
                         net (fo=5, routed)           3.557     4.998    b/a2/reset_x_IBUF
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227     4.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100     4.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406     5.121    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            b/a3/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 1.441ns (28.837%)  route 3.557ns (71.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_x_IBUF_inst/O
                         net (fo=5, routed)           3.557     4.998    b/a3/reset_x_IBUF
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227     4.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100     4.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406     5.121    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            b/a4/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 1.441ns (28.837%)  route 3.557ns (71.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_x_IBUF_inst/O
                         net (fo=5, routed)           3.557     4.998    b/a4/reset_x_IBUF
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           3.227     4.615    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.100     4.715 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.406     5.121    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            b/a4/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.594ns  (logic 0.251ns (15.743%)  route 1.343ns (84.257%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  btn3_IBUF_inst/O
                         net (fo=5, routed)           1.343     1.549    b/a4/btn3_IBUF
    SLICE_X0Y112         LUT5 (Prop_lut5_I3_O)        0.045     1.594 r  b/a4/q_i_1__16/O
                         net (fo=1, routed)           0.000     1.594    b/a4/q_i_1__16_n_0
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C

Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            b/a3/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.251ns (15.706%)  route 1.346ns (84.294%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  btn3_IBUF_inst/O
                         net (fo=5, routed)           1.346     1.552    b/a3/btn3_IBUF
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.045     1.597 r  b/a3/q_i_1__22/O
                         net (fo=1, routed)           0.000     1.597    b/a3/q_i_1__22_n_0
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            b/a1/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.210ns (12.789%)  route 1.429ns (87.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_x_IBUF_inst/O
                         net (fo=5, routed)           1.429     1.638    b/a1/reset_x_IBUF
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            b/a2/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.210ns (12.789%)  route 1.429ns (87.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_x_IBUF_inst/O
                         net (fo=5, routed)           1.429     1.638    b/a2/reset_x_IBUF
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            b/a3/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.210ns (12.789%)  route 1.429ns (87.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_x_IBUF_inst/O
                         net (fo=5, routed)           1.429     1.638    b/a3/reset_x_IBUF
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a3/c
    SLICE_X0Y112         FDRE                                         r  b/a3/q_reg/C

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            b/a4/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.210ns (12.789%)  route 1.429ns (87.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_x (IN)
                         net (fo=0)                   0.000     0.000    reset_x
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_x_IBUF_inst/O
                         net (fo=5, routed)           1.429     1.638    b/a4/reset_x_IBUF
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a4/c
    SLICE_X0Y112         FDRE                                         r  b/a4/q_reg/C

Slack:                    inf
  Source:                 btn4
                            (input port)
  Destination:            b/a1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.272ns (16.428%)  route 1.385ns (83.572%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn4 (IN)
                         net (fo=0)                   0.000     0.000    btn4
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  btn4_IBUF_inst/O
                         net (fo=5, routed)           1.385     1.612    b/a1/btn4_IBUF
    SLICE_X0Y112         LUT5 (Prop_lut5_I2_O)        0.045     1.657 r  b/a1/q_i_1__23/O
                         net (fo=1, routed)           0.000     1.657    b/a1/q_i_1__23_n_0
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a1/c
    SLICE_X0Y112         FDRE                                         r  b/a1/q_reg/C

Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            b/a2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.731ns  (logic 0.251ns (14.496%)  route 1.480ns (85.504%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  btn3_IBUF_inst/O
                         net (fo=5, routed)           1.480     1.686    b/a2/btn3_IBUF
    SLICE_X0Y112         LUT5 (Prop_lut5_I2_O)        0.045     1.731 r  b/a2/q_i_1__21/O
                         net (fo=1, routed)           0.000     1.731    b/a2/q_i_1__21_n_0
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  oclk (IN)
                         net (fo=0)                   0.000     0.000    oclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  oclk_IBUF_inst/O
                         net (fo=2, routed)           1.832     2.246    b/a4/oclk_IBUF
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.056     2.302 r  b/a4/q_i_2__3/O
                         net (fo=4, routed)           0.194     2.496    b/a2/c
    SLICE_X0Y112         FDRE                                         r  b/a2/q_reg/C





