Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Tue May 24 11:19:49 2022
| Host             : LAPTOP-1JC09DAA running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_LEVEL_power_routed.rpt -pb TOP_LEVEL_power_summary_routed.pb -rpx TOP_LEVEL_power_routed.rpx
| Design           : TOP_LEVEL
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 36.265 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 35.779                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     4.564 |     2839 |       --- |             --- |
|   LUT as Logic |     3.533 |      904 |     20800 |            4.35 |
|   CARRY4       |     0.718 |      373 |      8150 |            4.58 |
|   Register     |     0.306 |     1213 |     41600 |            2.92 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       58 |       --- |             --- |
| Signals        |     4.451 |     2070 |       --- |             --- |
| I/O            |    26.764 |       43 |       106 |           40.57 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    36.265 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     9.419 |       9.079 |      0.341 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     1.032 |       0.978 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     7.558 |       7.557 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| TOP_LEVEL              |    35.779 |
|   label4               |     1.607 |
|   label6               |     5.736 |
|     label1_1           |     0.286 |
|     label1_10          |     0.255 |
|     label1_11          |     0.266 |
|     label1_12          |     0.261 |
|     label1_13          |     0.258 |
|     label1_14          |     0.285 |
|     label1_15          |     0.271 |
|     label1_16          |     0.270 |
|     label1_2           |     0.298 |
|     label1_3           |     0.271 |
|     label1_4           |     0.282 |
|     label1_5           |     0.258 |
|     label1_6           |     0.262 |
|     label1_7           |     0.262 |
|     label1_8           |     0.270 |
|     label1_9           |     0.246 |
|     label2_1           |     0.007 |
|     label2_10          |     0.007 |
|     label2_11          |     0.007 |
|     label2_12          |     0.006 |
|     label2_13          |     0.006 |
|     label2_14          |     0.007 |
|     label2_15          |     0.006 |
|     label2_16          |     0.007 |
|     label2_2           |     0.006 |
|     label2_3           |     0.006 |
|     label2_4           |     0.006 |
|     label2_5           |     0.006 |
|     label2_6           |     0.007 |
|     label2_7           |     0.006 |
|     label2_8           |     0.007 |
|     label2_9           |     0.007 |
|   label7               |     1.328 |
|     Two_Second_Counter |     0.781 |
+------------------------+-----------+


