
---------- Begin Simulation Statistics ----------
simSeconds                                   0.048868                       # Number of seconds simulated (Second)
simTicks                                  48868038250                       # Number of ticks simulated (Tick)
finalTick                                 48868038250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1827.93                       # Real time elapsed on the host (Second)
hostTickRate                                 26734130                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     885908                       # Number of bytes of host memory used (Byte)
simInsts                                    194680919                       # Number of instructions simulated (Count)
simOps                                      345264416                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   106504                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     188883                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       194433424                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       65896658                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1305                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      65908916                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  3589                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              637353                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           746663                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                411                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          194107758                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.339548                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.203552                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                174725876     90.01%     90.01% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  4480285      2.31%     92.32% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  3964482      2.04%     94.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1460171      0.75%     95.12% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  4185310      2.16%     97.27% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1818947      0.94%     98.21% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1428109      0.74%     98.95% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1642099      0.85%     99.79% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   402479      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            194107758                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  16705      2.34%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      2.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   123      0.02%      2.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      2.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   147      0.02%      2.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   52      0.01%      2.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      2.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      2.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  19      0.00%      2.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      2.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      2.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      2.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           664696     93.13%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     95.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1985      0.28%     95.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1178      0.17%     95.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             8548      1.20%     97.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           20304      2.84%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        26623      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     40733833     61.80%     61.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          281      0.00%     61.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2973      0.00%     61.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3881321      5.89%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          488      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1595      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        32398      0.05%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           70      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         4615      0.01%     67.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         3802      0.01%     67.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1275      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      6884376     10.45%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           21      0.00%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3014107      4.57%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           11      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       754723      1.15%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       941188      1.43%     85.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       192673      0.29%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      7551939     11.46%     97.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1880604      2.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      65908916                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.338979                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             713758                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.010829                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               274905498                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               41049439                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       40347144                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 51737439                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                25486119                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        25372675                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   40380529                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    26215522                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         65877440                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      8479319                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    31476                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          10551602                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       7462887                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2072283                       # Number of stores executed (Count)
system.cpu0.numRate                          0.338817                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1809                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         325666                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                     1038730                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                   35433091                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     65260604                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              5.487340                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         5.487340                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.182238                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.182238                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  52470536                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 27496681                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   33932909                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  20485142                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   43196246                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  22079026                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 27495779                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       8364716                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2078268                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129692                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       128186                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                7515366                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          7452460                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8980                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             3610207                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                3606484                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998969                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19564                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                19                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10267                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5836                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4431                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          868                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         522175                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            894                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8624                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    194032797                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.336338                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.493260                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      182151230     93.88%     93.88% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2075889      1.07%     94.95% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         521531      0.27%     95.22% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1443802      0.74%     95.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         373597      0.19%     96.15% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         792371      0.41%     96.56% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          60382      0.03%     96.59% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         920248      0.47%     97.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5693747      2.93%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    194032797                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            35433091                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              65260604                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   10325737                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      8273366                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        440                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   7415090                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  25315667                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   48423876                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 8025                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        12184      0.02%      0.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     40381681     61.88%     61.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          259      0.00%     61.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2691      0.00%     61.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3878324      5.94%     67.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     67.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         1098      0.00%     67.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        12206      0.02%     67.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     67.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         3104      0.00%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3140      0.00%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          507      0.00%     67.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     67.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      6879700     10.54%     78.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           16      0.00%     78.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3007083      4.61%     83.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           11      0.00%     83.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       752381      1.15%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       881170      1.35%     85.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       172378      0.26%     85.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      7392196     11.33%     97.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1879993      2.88%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     65260604                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5693747                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      6204750                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          6204750                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      6204750                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         6204750                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4172382                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4172382                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4172382                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4172382                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 282293922920                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 282293922920                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 282293922920                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 282293922920                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     10377132                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     10377132                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     10377132                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     10377132                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.402075                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.402075                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.402075                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.402075                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 67657.736736                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 67657.736736                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 67657.736736                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 67657.736736                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     26086456                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets           81                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       158101                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    164.998678                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    20.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       252308                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           252308                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3260153                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3260153                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3260153                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3260153                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       912229                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       912229                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       912229                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       912229                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 113856283670                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 113856283670                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 113856283670                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 113856283670                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.087908                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.087908                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.087908                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.087908                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 124811.076681                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 124811.076681                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 124811.076681                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 124811.076681                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                910960                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          186                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          186                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       773250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       773250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          220                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          220                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.154545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.154545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 22742.647059                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 22742.647059                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1984500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1984500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.154545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.154545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 58367.647059                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 58367.647059                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          220                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          220                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          220                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          220                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      4388795                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4388795                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      3936166                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      3936166                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 247321382000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 247321382000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      8324961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      8324961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.472815                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.472815                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 62833.067000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 62833.067000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3260137                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3260137                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       676029                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       676029                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  79002618000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  79002618000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.081205                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.081205                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 116862.764763                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 116862.764763                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      1815955                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       1815955                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       236216                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       236216                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  34972540920                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  34972540920                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2052171                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2052171                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.115105                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.115105                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 148053.226369                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 148053.226369                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           16                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           16                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       236200                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       236200                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  34853665670                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  34853665670                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.115098                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.115098                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 147559.973201                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 147559.973201                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.920054                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             7117423                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            912180                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              7.802652                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             159250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.920054                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          138                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          885                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          21667324                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         21667324                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2776160                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            182085313                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  7201029                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2033710                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 11546                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             3603617                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1208                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              66015408                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5705                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           3519730                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      35881874                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    7515366                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           3631884                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    190568372                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  25464                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 880                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         5953                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  3377096                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3411                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         194107758                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.340684                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.498129                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               182911310     94.23%     94.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  603626      0.31%     94.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  473045      0.24%     94.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1178443      0.61%     95.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 2447029      1.26%     96.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                   87397      0.05%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  120038      0.06%     96.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  195837      0.10%     96.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 6091033      3.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           194107758                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.038653                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.184546                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      3373194                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3373194                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      3373194                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3373194                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3902                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3902                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3902                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3902                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    205693499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    205693499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    205693499                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    205693499                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      3377096                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3377096                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      3377096                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3377096                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.001155                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.001155                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.001155                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.001155                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 52714.889544                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 52714.889544                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 52714.889544                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 52714.889544                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1347                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    122.454545                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2619                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2619                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          762                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          762                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          762                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          762                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3140                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3140                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3140                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3140                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    163820999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    163820999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    163820999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    163820999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000930                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000930                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000930                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000930                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 52172.292675                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 52172.292675                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 52172.292675                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 52172.292675                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2619                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      3373194                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3373194                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3902                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3902                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    205693499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    205693499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      3377096                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3377096                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.001155                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.001155                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 52714.889544                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 52714.889544                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          762                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          762                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3140                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3140                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    163820999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    163820999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000930                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000930                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 52172.292675                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 52172.292675                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.480742                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             3376333                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3139                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1075.607837                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              82250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.480742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.995080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.995080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          146                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           63                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          301                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           6757331                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          6757331                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    11546                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  26372906                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 7172013                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              65897963                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 873                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 8364716                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2078268                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  598                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     4747                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 7035420                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           251                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2845                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7534                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10379                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                65729431                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               65719819                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 48453283                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 78271155                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.338007                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.619044                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      14574                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  91350                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  73                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                251                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 25897                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  16                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 84770                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           8273366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           124.611879                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          239.366675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4499364     54.38%     54.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              337147      4.08%     58.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              141197      1.71%     60.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              167793      2.03%     62.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               34861      0.42%     62.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               71610      0.87%     63.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               34492      0.42%     63.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               63029      0.76%     64.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               26510      0.32%     64.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               53047      0.64%     65.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             25439      0.31%     65.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             50600      0.61%     66.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             24917      0.30%     66.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             50223      0.61%     67.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             25007      0.30%     67.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             50241      0.61%     68.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             22577      0.27%     68.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             40318      0.49%     69.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             20545      0.25%     69.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             41431      0.50%     69.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            137562      1.66%     71.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            153323      1.85%     73.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            137156      1.66%     75.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            262636      3.17%     78.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            248067      3.00%     81.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            359391      4.34%     85.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            132728      1.60%     87.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            252597      3.05%     90.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             30950      0.37%     90.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             63191      0.76%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          715417      8.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            5085                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             8273366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                8340407                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                2072312                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    11477                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     4038                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3378028                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1222                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean    259682750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value    259682750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    259682750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  48608355500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED    259682750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 11546                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3433405                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               46395702                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8052                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  8260806                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            135998247                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              65979420                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1495285                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               2123084                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                 58929                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             131738296                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           99054794                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  201103666                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                52542952                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 33981283                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             97954313                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1100472                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    271                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                250                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 12842490                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       254086612                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      131640825                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                35433091                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  65260604                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2503                       # Number of system calls (Count)
system.cpu1.numCycles                       155601403                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       40985203                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     189                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      41125955                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   131                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               10684                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            15342                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 60                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          155596078                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.264312                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.084007                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                143353046     92.13%     92.13% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3832696      2.46%     94.59% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  1771531      1.14%     95.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   767696      0.49%     96.23% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1460401      0.94%     97.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  2434243      1.56%     98.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   411865      0.26%     98.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1553700      1.00%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    10900      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            155596078                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   1532      1.87%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            42627     51.91%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                    88      0.11%     53.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   46      0.06%     53.93% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             8082      9.84%     63.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           29750     36.23%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          530      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     32273233     78.47%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           14      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          189      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       875067      2.13%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           12      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           64      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           26      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           16      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           18      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       875004      2.13%     82.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       750000      1.82%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1832599      4.46%     89.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       125737      0.31%     89.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2518288      6.12%     95.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1875126      4.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      41125955                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.264303                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              82125                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.001997                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               221062379                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               32744890                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       32731352                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 16867864                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 8251192                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         8250489                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   32733421                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     8474129                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         41125462                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      4350810                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      492                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           6351619                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       5412603                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     2000809                       # Number of stores executed (Count)
system.cpu1.numRate                          0.264300                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           5325                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1026240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   23317687                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     40974674                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              6.673106                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         6.673106                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.149855                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.149855                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  39563641                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 19949852                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    9750488                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   6375323                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   27062377                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  17987353                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 17177576                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       4207994                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2001199                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125463                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125222                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                5413921                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          5413207                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              243                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             3581752                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                3581596                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999956                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    169                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            180                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             157                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts           9378                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              228                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    155594663                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.263342                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.224850                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      146237348     93.99%     93.99% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2259559      1.45%     95.44% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         843144      0.54%     95.98% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         903113      0.58%     96.56% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         354677      0.23%     96.79% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        1829860      1.18%     97.96% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          59369      0.04%     98.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7        1465478      0.94%     98.94% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1642115      1.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    155594663                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            23317687                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              40974674                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    6207312                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      4206741                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   5411944                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   8250320                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   35143699                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                   94                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          203      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     32266833     78.75%     78.75% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           14      0.00%     78.75% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          180      0.00%     78.75% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       875029      2.14%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           10      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           20      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           14      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       875000      2.14%     83.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       750000      1.83%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      1831639      4.47%     89.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       125489      0.31%     89.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2375102      5.80%     95.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1875082      4.58%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     40974674                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1642115                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      4141509                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          4141509                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      4141509                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         4141509                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2066445                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2066445                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2066445                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2066445                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 173608476173                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 173608476173                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 173608476173                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 173608476173                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      6207954                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      6207954                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      6207954                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      6207954                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.332871                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.332871                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.332871                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.332871                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 84013.112458                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 84013.112458                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 84013.112458                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 84013.112458                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     26064534                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          106                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       158569                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs    164.373453                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    35.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       249934                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           249934                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      1534789                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1534789                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      1534789                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1534789                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       531656                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       531656                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       531656                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       531656                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  87988530673                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  87988530673                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  87988530673                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  87988530673                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.085641                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.085641                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.085641                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.085641                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 165498.989333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 165498.989333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 165498.989333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 165498.989333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                530526                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       836000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       836000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 23885.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 23885.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      1726000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      1726000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 49314.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 49314.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      2375419                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        2375419                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      1832001                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      1832001                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 138871798000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 138871798000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      4207420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      4207420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.435421                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.435421                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 75803.341810                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 75803.341810                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      1534789                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1534789                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       297212                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       297212                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  53369074500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  53369074500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.070640                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.070640                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 179565.678707                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 179565.678707                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      1766090                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1766090                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       234444                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       234444                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  34736678173                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  34736678173                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2000534                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2000534                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.117191                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.117191                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 148166.206740                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 148166.206740                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       234444                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       234444                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  34619456173                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  34619456173                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.117191                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.117191                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 147666.206740                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 147666.206740                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1017.179957                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             4673244                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            531664                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              8.789845                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          256570750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1017.179957                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.993340                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.993340                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          12947720                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         12947720                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1539047                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            147345341                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  5696149                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1015284                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   257                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             3581508                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   53                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              40987721                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  299                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1999685                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      23326069                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    5413921                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           3581788                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    153595843                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    612                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          209                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1996596                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  102                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         155596078                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.263441                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.274382                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               147417075     94.74%     94.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 1001012      0.64%     95.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  485544      0.31%     95.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 1515871      0.97%     96.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 1591061      1.02%     97.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   75597      0.05%     97.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   95560      0.06%     97.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  159848      0.10%     97.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 3254510      2.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           155596078                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.034794                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.149909                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1996444                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1996444                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1996444                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1996444                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          152                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            152                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          152                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           152                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      3837250                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      3837250                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      3837250                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      3837250                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1996596                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1996596                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1996596                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1996596                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000076                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000076                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000076                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000076                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 25245.065789                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 25245.065789                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 25245.065789                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 25245.065789                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          123                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          123                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          123                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          123                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      2932500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      2932500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      2932500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      2932500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000062                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000062                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 23841.463415                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 23841.463415                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 23841.463415                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 23841.463415                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1996444                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1996444                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          152                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          152                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      3837250                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      3837250                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1996596                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1996596                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000076                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000076                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 25245.065789                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 25245.065789                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          123                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          123                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      2932500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      2932500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 23841.463415                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 23841.463415                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          110.736384                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1996567                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               123                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          16232.252033                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          256566750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   110.736384                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.216282                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.216282                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          114                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          113                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.222656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           3993315                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          3993315                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      257                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    216647                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 7372242                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              40985392                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 4207994                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2001199                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   77                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     4208                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 7356967                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            83                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          200                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 283                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                40981997                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               40981841                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 29790246                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 42675945                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.263377                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.698057                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        207                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1248                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   628                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 87081                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           4206741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           140.015988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          301.319051                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2422754     57.59%     57.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              215997      5.13%     62.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               26269      0.62%     63.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               55774      1.33%     64.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               29912      0.71%     65.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               63266      1.50%     66.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               29040      0.69%     67.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               60674      1.44%     69.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               26798      0.64%     69.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               56035      1.33%     70.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             25343      0.60%     71.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             52626      1.25%     72.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             24297      0.58%     73.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             50202      1.19%     74.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             23797      0.57%     75.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             51003      1.21%     76.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             21979      0.52%     76.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             40198      0.96%     77.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             19672      0.47%     78.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             41184      0.98%     79.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             21110      0.50%     79.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             34313      0.82%     80.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             18596      0.44%     81.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             32517      0.77%     81.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             19038      0.45%     82.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             30832      0.73%     83.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             16301      0.39%     83.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             23760      0.56%     83.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             14919      0.35%     84.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             21378      0.51%     84.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          637157     15.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            5198                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             4206741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                4207671                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2000809                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     4779                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1996631                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       54                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean   9711127500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value   9711127500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value   9711127500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  39156910750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   9711127500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   257                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1934825                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               15882391                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           514                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  6246768                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            131531323                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              40986782                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               250133                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                122325                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                 79047                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             130750544                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           76714239                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  140195817                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                39284031                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  9750975                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             76695139                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   19028                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     19                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  5457265                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       194936314                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       81969598                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                23317687                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  40974674                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       152245879                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       46252229                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     168                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      46386872                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    53                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined                8553                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            10559                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 63                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          152242003                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.304692                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.180495                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                139154442     91.40%     91.40% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3801984      2.50%     93.90% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  1759423      1.16%     95.06% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   768546      0.50%     95.56% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1443829      0.95%     96.51% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  2899779      1.90%     98.41% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   416107      0.27%     98.69% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1993593      1.31%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     4300      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            152242003                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   1376      1.64%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            42686     50.93%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     52.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   104      0.12%     52.70% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   37      0.04%     52.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             8114      9.68%     62.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           31494     37.58%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          541      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     37103063     79.99%     79.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           14      0.00%     79.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          160      0.00%     79.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       875034      1.89%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            2      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     81.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       875004      1.89%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       750001      1.62%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      2271338      4.90%     90.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       125326      0.27%     90.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      2511371      5.41%     95.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1875018      4.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      46386872                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.304684                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              83811                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.001807                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               228244432                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               38010577                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       37999639                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 16855178                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 8250376                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         8250088                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   38001406                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     8468736                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         46386460                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      4782642                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      411                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           6782979                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       6291035                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     2000337                       # Number of stores executed (Count)
system.cpu2.numRate                          0.304681                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           3876                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     4381800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   26391628                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     46243810                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              5.768719                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         5.768719                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.173349                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.173349                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  44377816                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 23022177                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    9750057                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   6375072                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   31454351                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  20622411                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 19365625                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       4646540                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2000495                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125470                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125204                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                6292145                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          6291491                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              190                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             4020908                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                4020857                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999987                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    163                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            210                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             187                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts           7649                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              193                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    152240839                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.303754                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.313807                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      142015679     93.28%     93.28% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2246442      1.48%     94.76% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         848456      0.56%     95.32% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         899936      0.59%     95.91% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         353772      0.23%     96.14% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        2269728      1.49%     97.63% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          56664      0.04%     97.67% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7        1904360      1.25%     98.92% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1645802      1.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    152240839                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            26391628                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              46243810                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    6645828                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      4645553                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   6290374                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   39973615                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     37097622     80.22%     80.22% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           14      0.00%     80.22% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          154      0.00%     80.22% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       875008      1.89%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     82.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       875000      1.89%     84.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       750000      1.62%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      2270537      4.91%     90.54% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       125265      0.27%     90.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      2375016      5.14%     95.95% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1875010      4.05%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     46243810                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1645802                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      4587142                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          4587142                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      4587142                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         4587142                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2059288                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2059288                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2059288                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2059288                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 162231072191                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 162231072191                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 162231072191                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 162231072191                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      6646430                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      6646430                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      6646430                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      6646430                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.309834                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.309834                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.309834                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.309834                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 78780.176542                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 78780.176542                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 78780.176542                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 78780.176542                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     23339952                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets           36                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       154019                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs    151.539433                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets           36                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       249909                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           249909                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      1527726                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      1527726                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      1527726                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      1527726                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       531562                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       531562                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       531562                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       531562                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  84930942441                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  84930942441                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  84930942441                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  84930942441                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.079977                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.079977                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.079977                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.079977                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 159776.173694                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 159776.173694                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 159776.173694                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 159776.173694                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                530438                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1087000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1087000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 31057.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 31057.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      2209250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2209250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 63121.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 63121.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      2821324                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        2821324                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      1824866                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      1824866                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 128623072500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 128623072500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      4646190                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      4646190                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.392766                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.392766                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 70483.571122                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 70483.571122                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      1527726                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      1527726                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       297140                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       297140                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  51440153750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  51440153750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.063953                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.063953                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 173117.566635                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 173117.566635                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      1765818                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       1765818                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       234422                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       234422                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  33607999691                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  33607999691                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 143365.382477                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 143365.382477                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       234422                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       234422                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  33490788691                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  33490788691                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 142865.382477                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 142865.382477                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1017.222240                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             5118779                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            531574                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              9.629476                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          258775750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1017.222240                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.993381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.993381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1020                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          13824574                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         13824574                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1548679                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            143098916                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  6575820                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1018371                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   217                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             4020738                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   29                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              46254304                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  196                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1998094                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      26398344                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    6292145                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           4021043                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    150243412                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    492                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          216                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1996296                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   83                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         152242003                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.303834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.367029                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               143190449     94.05%     94.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  995532      0.65%     94.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  480469      0.32%     95.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 1517852      1.00%     96.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                 2025826      1.33%     97.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   83675      0.05%     97.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  103674      0.07%     97.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  153718      0.10%     97.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 3690808      2.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           152242003                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.041329                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.173393                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1996200                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1996200                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1996200                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1996200                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst           96                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total             96                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst           96                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total            96                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      3382750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      3382750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      3382750                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      3382750                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1996296                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1996296                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1996296                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1996296                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000048                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000048                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 35236.979167                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 35236.979167                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 35236.979167                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 35236.979167                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu2.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           27                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           69                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           69                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           69                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           69                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      2074250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      2074250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      2074250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      2074250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 30061.594203                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 30061.594203                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 30061.594203                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 30061.594203                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1996200                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1996200                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst           96                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total           96                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      3382750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      3382750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1996296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1996296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 35236.979167                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 35236.979167                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           69                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           69                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      2074250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      2074250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 30061.594203                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 30061.594203                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           60.477977                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1996269                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                69                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          28931.434783                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          258771750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    60.477977                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.118121                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.118121                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           3992661                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          3992661                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      217                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    238954                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 7408531                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              46252397                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 4646540                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2000495                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   57                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     3056                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                 7396067                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect            83                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          177                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 260                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                46249861                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               46249727                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 33759859                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 47945771                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.303783                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.704126                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         72                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                    982                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   220                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 82911                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           4645553                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           118.390448                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          279.484932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               2883364     62.07%     62.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19              246245      5.30%     67.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               28044      0.60%     67.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39               59198      1.27%     69.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               31161      0.67%     69.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               64290      1.38%     71.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               29740      0.64%     71.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               60286      1.30%     73.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               28235      0.61%     73.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               56401      1.21%     75.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             26107      0.56%     75.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             52347      1.13%     76.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             24671      0.53%     77.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             48517      1.04%     78.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             24510      0.53%     78.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             48101      1.04%     79.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             23592      0.51%     80.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             41571      0.89%     81.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             21261      0.46%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             40596      0.87%     82.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             21624      0.47%     83.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             33427      0.72%     83.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             18552      0.40%     84.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             30572      0.66%     84.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             17913      0.39%     85.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             28769      0.62%     85.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             15025      0.32%     86.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             21610      0.47%     86.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             13465      0.29%     86.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             19226      0.41%     87.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          587133     12.64%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            5239                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             4645553                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                4646297                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2000337                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     4756                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1996331                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       47                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions             11                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 1757967458.333333                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 3896248498.706373                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value    152837250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value   9711118500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  38320233500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  10547804750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   217                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1940260                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               15557193                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  7133299                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            127611034                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              46253646                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               250227                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                192827                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                308227                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             126620369                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           87250690                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  158630722                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                44110142                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  9750263                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             87234616                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   15995                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  5367077                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       196846301                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       92504160                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                26391628                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  46243810                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       152152081                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       38410016                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     190                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      38570739                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    42                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined                8864                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            13098                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 85                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          152149858                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.253505                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.051404                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                140379751     92.26%     92.26% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3750588      2.47%     94.73% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  1764170      1.16%     95.89% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   811842      0.53%     96.42% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1489907      0.98%     97.40% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  2194317      1.44%     98.84% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   402756      0.26%     99.11% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1343680      0.88%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    12847      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            152149858                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   1070      1.25%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            39994     46.91%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     48.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                    87      0.10%     48.27% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   31      0.04%     48.30% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead            10521     12.34%     60.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           33557     39.36%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          534      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     29913927     77.56%     77.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           14      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          160      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       875049      2.27%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            2      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       875017      2.27%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       750001      1.94%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      1617765      4.19%     88.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       125354      0.32%     88.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      2537882      6.58%     95.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      1875034      4.86%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      38570739                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.253501                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              85260                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.002210                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               212466572                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               30168582                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       30156969                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 16910066                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 8250492                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         8250142                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   30158396                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     8497069                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         38570319                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      4155582                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      420                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           6155958                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       4983856                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     2000376                       # Number of stores executed (Count)
system.cpu3.numRate                          0.253498                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           2223                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     4475504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   21816862                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     38401336                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              6.974059                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         6.974059                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.143389                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.143389                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  37241459                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 18447454                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    9750112                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   6375111                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   24918287                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  16700739                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 16124351                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       3993066                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2000601                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125513                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125246                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                4985075                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          4984358                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              197                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             3367409                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                3367329                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999976                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    170                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            222                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             199                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts           7995                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              167                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    152148670                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.252394                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.198379                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      143208639     94.12%     94.12% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2266243      1.49%     95.61% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         851644      0.56%     96.17% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         899505      0.59%     96.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         354822      0.23%     97.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5        1620922      1.07%     98.06% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          55759      0.04%     98.10% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7        1254250      0.82%     98.92% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1636886      1.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    152148670                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            21816862                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              38401336                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    5992307                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      3992020                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   4983290                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   32784680                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          179      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     29908672     77.88%     77.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           14      0.00%     77.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          154      0.00%     77.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       875008      2.28%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       875000      2.28%     82.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       750000      1.95%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      1617004      4.21%     88.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       125277      0.33%     88.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2375016      6.18%     95.12% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1875010      4.88%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     38401336                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1636886                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      3958302                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          3958302                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      3958302                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         3958302                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      2034592                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2034592                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      2034592                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2034592                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 168148080411                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 168148080411                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 168148080411                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 168148080411                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      5992894                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      5992894                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      5992894                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      5992894                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.339501                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.339501                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.339501                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.339501                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 82644.618877                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 82644.618877                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 82644.618877                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 82644.618877                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     24637691                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       157256                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    156.672502                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       249908                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           249908                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      1503024                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1503024                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      1503024                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1503024                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       531568                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       531568                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       531568                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       531568                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  85341707411                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  85341707411                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  85341707411                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  85341707411                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.088700                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.088700                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.088700                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.088700                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 160547.112337                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 160547.112337                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 160547.112337                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 160547.112337                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                530442                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1013750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1013750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 28964.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 28964.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      2082250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      2082250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 59492.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 59492.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      2192476                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        2192476                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      1800166                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      1800166                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 134363998000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 134363998000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      3992642                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      3992642                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.450871                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.450871                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 74639.782109                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 74639.782109                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      1503024                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1503024                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       297142                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       297142                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  51674838000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  51674838000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.074422                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.074422                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 173906.206460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 173906.206460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      1765826                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       1765826                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       234426                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       234426                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  33784082411                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  33784082411                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2000252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2000252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 144114.059068                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 144114.059068                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       234426                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       234426                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  33666869411                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  33666869411                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 143614.059068                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 143614.059068                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1017.263621                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             4489947                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            531579                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              8.446434                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          260464750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1017.263621                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.993422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.993422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          12517507                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         12517507                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1529168                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            144333281                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  5301716                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               985500                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   193                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             3367196                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   31                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              38412286                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  204                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1996521                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      21823860                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    4985075                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           3367522                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    150153094                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    446                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           19                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  1994706                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   73                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         152149858                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.252477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.247184                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               144413495     94.92%     94.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  985669      0.65%     95.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  480682      0.32%     95.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 1526773      1.00%     96.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 1363902      0.90%     97.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   73795      0.05%     97.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  109923      0.07%     97.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  162038      0.11%     98.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 3033581      1.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           152149858                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.032764                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.143435                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1994610                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1994610                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1994610                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1994610                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst           96                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             96                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst           96                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            96                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      2421250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      2421250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      2421250                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      2421250                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1994706                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1994706                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1994706                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1994706                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000048                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000048                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 25221.354167                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 25221.354167                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 25221.354167                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 25221.354167                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu3.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           27                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           69                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           69                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           69                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           69                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      1417250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      1417250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      1417250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      1417250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 20539.855072                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 20539.855072                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 20539.855072                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 20539.855072                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1994610                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1994610                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst           96                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           96                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      2421250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      2421250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1994706                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1994706                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 25221.354167                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 25221.354167                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           69                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           69                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      1417250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      1417250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 20539.855072                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 20539.855072                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           61.983111                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1994679                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                69                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          28908.391304                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          260460750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    61.983111                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.121061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.121061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           66                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.128906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           3989481                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          3989481                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      193                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    125983                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 7714676                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              38410206                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3993066                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2000601                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   64                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     2350                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 7701761                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            83                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 235                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                38407227                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               38407111                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 27845527                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 40011265                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.252426                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.695942                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         70                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1046                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   314                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 89494                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           3992020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           144.943749                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          315.132563                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               2257426     56.55%     56.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              247152      6.19%     62.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               24803      0.62%     63.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39               53882      1.35%     64.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               26890      0.67%     65.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               59197      1.48%     66.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               25987      0.65%     67.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               56066      1.40%     68.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               24399      0.61%     69.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               51676      1.29%     70.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             22690      0.57%     71.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             48307      1.21%     72.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             21573      0.54%     73.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             45250      1.13%     74.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             21443      0.54%     74.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             43881      1.10%     75.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             20466      0.51%     76.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             38641      0.97%     77.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             19314      0.48%     77.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             37740      0.95%     78.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             19819      0.50%     79.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             31882      0.80%     80.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             18042      0.45%     80.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             30679      0.77%     81.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             17817      0.45%     81.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             28795      0.72%     82.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             15310      0.38%     82.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             22703      0.57%     83.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             14229      0.36%     83.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             20268      0.51%     84.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          625693     15.67%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            5162                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             3992020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                3992747                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                2000376                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     4757                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1994709                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       15                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              7                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 2642391187.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 4713978467.270368                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value    119237750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value   9711142000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  38298473500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  10569564750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   193                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1940981                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               16845221                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  5811812                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            127551651                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              38411494                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               250668                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                126737                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                120276                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             126728086                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           71565750                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  131182483                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                36921663                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  9750327                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             71549643                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   16098                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  5342025                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       188920881                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       76819868                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                21816862                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  38401336                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       149162122                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       46910086                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      47072380                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    59                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined                8391                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            10695                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 70                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          149160050                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.315583                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.201551                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                135972523     91.16%     91.16% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3743782      2.51%     93.67% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  1750945      1.17%     94.84% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   830002      0.56%     95.40% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1504738      1.01%     96.41% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  2896504      1.94%     98.35% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   406958      0.27%     98.62% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  2043302      1.37%     99.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    11296      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            149160050                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   1318      1.48%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            40577     45.42%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   116      0.13%     47.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   43      0.05%     47.07% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead            11558     12.94%     60.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           35728     39.99%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          527      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     37706070     80.10%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           14      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          160      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       875032      1.86%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            2      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       875002      1.86%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       750000      1.59%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      2326174      4.94%     90.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       125334      0.27%     90.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2539045      5.39%     96.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      1875020      3.98%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      47072380                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.315579                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              89340                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.001898                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               226478112                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               38668297                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       38657530                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 16916096                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 8250358                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         8250082                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   38659217                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     8501976                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         47071980                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      4865152                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      399                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           6865496                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       6400688                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     2000344                       # Number of stores executed (Count)
system.cpu4.numRate                          0.315576                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             29                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           2072                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     7465545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   26775477                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     46901836                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              5.570848                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         5.570848                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.179506                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.179506                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  45036229                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 23405960                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    9750049                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   6375065                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   32002540                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                  20951263                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 19667454                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       4701380                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2000524                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125493                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125213                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                6401791                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          6401093                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              193                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             4075719                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                4075667                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999987                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    167                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            231                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                25                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             206                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts           7644                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              164                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    149158910                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.314442                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.336591                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      138849494     93.09%     93.09% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2235371      1.50%     94.59% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         831987      0.56%     95.14% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         891685      0.60%     95.74% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         355724      0.24%     95.98% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        2326076      1.56%     97.54% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          56172      0.04%     97.58% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7        1962080      1.32%     98.89% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1650321      1.11%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    149158910                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            26775477                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              46901836                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    6700663                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      4700388                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   6400044                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   40576806                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     37700813     80.38%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           14      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          154      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       875008      1.87%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            2      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       875000      1.87%     84.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       750000      1.60%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead      2325372      4.96%     90.67% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       125265      0.27%     90.94% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2375016      5.06%     96.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1875010      4.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     46901836                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1650321                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      4634669                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          4634669                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      4634669                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         4634669                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      2066576                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2066576                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      2066576                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2066576                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data 163227214628                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 163227214628                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data 163227214628                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 163227214628                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data      6701245                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      6701245                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data      6701245                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      6701245                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.308387                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.308387                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.308387                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.308387                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 78984.375425                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 78984.375425                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 78984.375425                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 78984.375425                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     24103564                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       155108                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs    155.398587                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       249910                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           249910                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      1535011                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      1535011                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      1535011                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      1535011                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       531565                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       531565                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       531565                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       531565                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  83377883378                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  83377883378                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  83377883378                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  83377883378                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.079323                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.079323                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.079323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.079323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 156853.599048                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 156853.599048                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 156853.599048                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 156853.599048                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                530442                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data      1340500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      1340500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data        38300                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total        38300                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      2717250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      2717250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 77635.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 77635.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data      2868850                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        2868850                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      1832155                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      1832155                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data 130580496500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 130580496500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      4701005                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      4701005                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.389737                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.389737                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 71271.533522                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 71271.533522                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      1535011                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      1535011                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       297144                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       297144                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  50848375750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  50848375750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.063209                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.063209                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 171123.683298                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 171123.683298                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      1765819                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       1765819                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       234421                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       234421                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  32646718128                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  32646718128                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 139265.330871                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 139265.330871                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       234421                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       234421                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  32529507628                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  32529507628                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 138765.330871                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 138765.330871                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1017.007297                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             5166310                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            531578                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              9.718818                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          262149750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1017.007297                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.993171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.993171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          13934208                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         13934208                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                 1514797                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            139957866                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  6681347                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1005855                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   185                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             4075545                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   29                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              46912332                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  196                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           1993586                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      26782146                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    6401791                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           4075859                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    147166249                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    428                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.cacheLines                  1991799                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   78                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         149160050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.314523                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.390572                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               140000943     93.86%     93.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  994686      0.67%     94.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  484932      0.33%     94.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 1533429      1.03%     95.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                 2065832      1.38%     97.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   65717      0.04%     97.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  101417      0.07%     97.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  155710      0.10%     97.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 3757384      2.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           149160050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.042918                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.179551                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      1991711                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          1991711                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      1991711                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         1991711                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst           88                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             88                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst           88                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            88                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      2103750                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      2103750                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      2103750                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      2103750                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      1991799                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      1991799                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      1991799                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      1991799                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 23906.250000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 23906.250000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 23906.250000                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 23906.250000                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu4.inst           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           18                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           18                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           70                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      1405000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      1405000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      1405000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      1405000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 20071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 20071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 20071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 20071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      1991711                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        1991711                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst           88                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           88                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      2103750                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      2103750                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      1991799                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      1991799                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 23906.250000                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 23906.250000                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           18                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           18                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           70                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           70                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      1405000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      1405000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 20071.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 20071.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           62.679183                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             1991781                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                70                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          28454.014286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          262145750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    62.679183                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.122420                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.122420                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           66                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.128906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           3983668                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          3983668                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      185                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    325404                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 7790245                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              46910261                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 4701380                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2000524                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     4626                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                 7774199                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect            81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          154                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 235                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                46907713                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               46907612                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 34184129                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 48512476                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.314474                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.704646                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         79                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                    987                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   249                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 88051                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           4700388                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           120.349628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          290.987125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               2940668     62.56%     62.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19              277086      5.89%     68.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               27489      0.58%     69.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39               59985      1.28%     70.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               29398      0.63%     70.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               63891      1.36%     72.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               26590      0.57%     72.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               58046      1.23%     74.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               24956      0.53%     74.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               53592      1.14%     75.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             23289      0.50%     76.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             49233      1.05%     77.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             22743      0.48%     77.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             46826      1.00%     78.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             21961      0.47%     79.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             44378      0.94%     80.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             20781      0.44%     80.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             39892      0.85%     81.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             19071      0.41%     81.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             36577      0.78%     82.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             19262      0.41%     83.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             31684      0.67%     83.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229             18067      0.38%     84.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             31274      0.67%     84.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             17635      0.38%     85.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             27432      0.58%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             13755      0.29%     86.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             21465      0.46%     86.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             13297      0.28%     86.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             19213      0.41%     87.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          600852     12.78%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            5378                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             4700388                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                4701129                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                2000344                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     4757                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1991800                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions             13                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 1616481464.285714                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 3578617580.000273                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value     31858250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value   9711121500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  37552668000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  11315370250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   185                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1931250                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               16781289                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  7204837                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            123242489                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              46911547                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               250880                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                184475                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                214633                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents             122295461                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           88566361                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                  160933388                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                44713353                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  9750255                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             88550667                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   15615                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  5476948                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       194417926                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       93820177                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                26775477                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  46901836                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       154468521                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       29089276                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     191                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      29218927                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    41                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined                8973                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            14390                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 86                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          154466223                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.189161                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.863606                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                144290018     93.41%     93.41% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3735017      2.42%     95.83% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  1737476      1.12%     96.95% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   831506      0.54%     97.49% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1433932      0.93%     98.42% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1444141      0.93%     99.36% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   408397      0.26%     99.62% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   578263      0.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     7473      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            154466223                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                    965      1.25%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            39621     51.48%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     52.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                    69      0.09%     52.82% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   27      0.04%     52.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             8650     11.24%     64.10% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           27632     35.90%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          551      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     21369775     73.14%     73.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           14      0.00%     73.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          160      0.00%     73.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       875034      2.99%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            2      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       875004      2.99%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       750000      2.57%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       840964      2.88%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       125359      0.43%     85.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      2507046      8.58%     93.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      1875018      6.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      29218927                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.189158                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              76964                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.002634                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               196140948                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               20848073                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       20836111                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 16840133                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 8250370                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         8250082                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   20837322                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     8458018                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         29218548                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      3347948                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      378                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           5348314                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       3430353                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     2000366                       # Number of stores executed (Count)
system.cpu5.numRate                          0.189155                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                           2298                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     2159098                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   16379691                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     29080460                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              9.430491                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         9.430491                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.106039                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.106039                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  28635382                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 13010290                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    9750054                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   6375066                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   17150715                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                  12040161                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 12209762                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       3216331                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2000598                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125530                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125246                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                3431619                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          3430899                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              187                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             2590657                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                2590578                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999970                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    171                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            229                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             206                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts           8031                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              157                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    154465051                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.188266                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.032749                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      147045963     95.20%     95.20% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2281706      1.48%     96.67% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         864889      0.56%     97.23% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         914582      0.59%     97.83% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         354566      0.23%     98.06% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         841559      0.54%     98.60% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          55395      0.04%     98.64% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         484327      0.31%     98.95% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1622064      1.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    154465051                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            16379691                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              29080460                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    5215580                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      3215285                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   3429808                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   24240543                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          177      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     21364525     73.47%     73.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           14      0.00%     73.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          154      0.00%     73.47% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       875008      3.01%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            2      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     76.48% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       875000      3.01%     79.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       750000      2.58%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       840269      2.89%     84.95% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       125285      0.43%     85.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2375016      8.17%     93.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1875010      6.45%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     29080460                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1622064                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      3231693                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          3231693                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      3231693                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         3231693                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      1984404                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        1984404                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      1984404                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       1984404                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data 164790620682                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 164790620682                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data 164790620682                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 164790620682                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data      5216097                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      5216097                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data      5216097                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      5216097                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.380438                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.380438                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.380438                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.380438                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 83042.878709                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 83042.878709                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 83042.878709                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 83042.878709                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     24914327                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       151039                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs    164.952939                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       249911                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           249911                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      1452827                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      1452827                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      1452827                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      1452827                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       531577                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       531577                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       531577                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       531577                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  86402480682                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  86402480682                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  86402480682                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  86402480682                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.101911                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.101911                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.101911                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.101911                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 162539.915538                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 162539.915538                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 162539.915538                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 162539.915538                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                530443                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data       918000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total       918000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 26228.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 26228.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      1893500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      1893500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data        54100                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total        54100                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data      1465865                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        1465865                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      1749972                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      1749972                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data 129802645000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 129802645000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      3215837                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      3215837                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.544173                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.544173                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 74174.126786                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 74174.126786                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      1452827                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      1452827                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       297145                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       297145                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  51531721000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  51531721000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.092401                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.092401                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 173422.810412                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 173422.810412                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      1765828                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       1765828                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       234432                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       234432                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  34987975682                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  34987975682                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2000260                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2000260                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.117201                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.117201                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 149245.733014                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 149245.733014                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       234432                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       234432                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  34870759682                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  34870759682                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.117201                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.117201                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 148745.733014                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 148745.733014                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1017.064216                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             3763347                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            531584                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              7.079496                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          263849750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1017.064216                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.993227                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.993227                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          10963918                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         10963918                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                 1514433                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            148233772                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  3710380                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1007456                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   182                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             2590446                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              29091444                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  204                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           1990969                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      16386736                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    3431619                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           2590772                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    152475041                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.cacheLines                  1989300                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   78                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         154466223                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.188349                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.075243                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               148293779     96.00%     96.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  972791      0.63%     96.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  471795      0.31%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                 1517781      0.98%     97.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  604317      0.39%     98.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   79062      0.05%     98.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  112864      0.07%     98.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  176582      0.11%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 2237252      1.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           154466223                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.022216                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.106085                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      1989211                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          1989211                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      1989211                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         1989211                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           89                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             89                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           89                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            89                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      2003750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      2003750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      2003750                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      2003750                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      1989300                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      1989300                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      1989300                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      1989300                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000045                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000045                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 22514.044944                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 22514.044944                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 22514.044944                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 22514.044944                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu5.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           17                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           72                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           72                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           72                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           72                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      1272750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      1272750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      1272750                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      1272750                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 17677.083333                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 17677.083333                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 17677.083333                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 17677.083333                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      1989211                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        1989211                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           89                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           89                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      2003750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      2003750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      1989300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      1989300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 22514.044944                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 22514.044944                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           72                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           72                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      1272750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      1272750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 17677.083333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 17677.083333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           63.075872                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             1989283                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                72                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          27628.930556                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          263845750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    63.075872                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.123195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.123195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           3978672                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          3978672                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      182                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    246790                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                 7103539                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              29089467                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 3216331                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2000598                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   64                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     3620                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                 7092915                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect            76                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          153                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 229                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                29086291                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               29086193                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 20867294                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 30690240                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.188299                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.679933                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         79                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1041                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   303                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 78747                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3215285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           170.430223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          325.353056                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1520181     47.28%     47.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19              227585      7.08%     54.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               27838      0.87%     55.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39               58937      1.83%     57.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               27890      0.87%     57.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               58954      1.83%     59.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               26711      0.83%     60.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               56644      1.76%     62.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               25014      0.78%     63.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               52792      1.64%     64.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             22864      0.71%     65.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             48287      1.50%     66.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             22356      0.70%     67.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             46384      1.44%     69.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             22294      0.69%     69.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             46662      1.45%     71.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             20652      0.64%     71.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             37642      1.17%     73.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             18372      0.57%     73.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             36167      1.12%     74.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             18172      0.57%     75.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             31862      0.99%     76.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229             17119      0.53%     76.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             30766      0.96%     77.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             17431      0.54%     78.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             31029      0.97%     79.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             14419      0.45%     79.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             22852      0.71%     80.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             13158      0.41%     80.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             20198      0.63%     81.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          594053     18.48%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            5782                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3215285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                3215955                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                2000366                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     4769                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     3684                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1989301                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              3                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean   4993534625                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 6671692310.861055                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value    275935750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value   9711133500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  38880969000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED   9987069250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   182                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1928390                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               15635263                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  4237241                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            132665147                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              29090658                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               250142                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                142845                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                214745                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents             131732641                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           52924046                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   98559485                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                28377534                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  9750260                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             52907875                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   16099                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  5416777                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       181931218                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       58178229                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                16379691                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  29080460                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       155564311                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       33548753                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     173                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      33692835                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    40                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined                8774                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            12717                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 68                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          155562145                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.216588                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.951256                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                144619402     92.97%     92.97% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3716281      2.39%     95.35% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  1791347      1.15%     96.51% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   834060      0.54%     97.04% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1450419      0.93%     97.97% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1797308      1.16%     99.13% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   385287      0.25%     99.38% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   952586      0.61%     99.99% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    15455      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            155562145                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   1293      1.61%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      1.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            42505     52.83%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     54.44% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                    85      0.11%     54.54% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   18      0.02%     54.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             8292     10.31%     64.87% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           28262     35.13%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          536      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     25457939     75.56%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           14      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          160      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       875051      2.60%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            2      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       875017      2.60%     80.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       750000      2.23%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      1212615      3.60%     86.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       125344      0.37%     86.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      2521125      7.48%     94.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      1875032      5.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      33692835                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.216585                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              80455                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.002388                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               206156772                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               25307200                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       25295865                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 16871537                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 8250504                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         8250141                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   25297456                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     8475298                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         33692451                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      3733683                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      383                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           5734051                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       4173676                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     2000368                       # Number of stores executed (Count)
system.cpu6.numRate                          0.216582                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           2166                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1063320                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   18981150                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     33540118                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              8.195726                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         8.195726                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.122015                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.122015                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  32751761                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 15611692                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    9750107                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   6375109                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   20867443                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                  14270325                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 14082087                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       3587879                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2000579                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125494                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125234                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                4174900                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          4174222                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              178                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             2962302                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                2962228                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999975                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    159                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            229                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             206                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts           7644                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              149                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    155561056                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.215607                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.107583                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      147426207     94.77%     94.77% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2266475      1.46%     96.23% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         851237      0.55%     96.77% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         906409      0.58%     97.36% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         355059      0.23%     97.59% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5        1213260      0.78%     98.37% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          58447      0.04%     98.40% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         856972      0.55%     98.95% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1626990      1.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    155561056                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            18981150                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              33540118                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    5587207                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      3586920                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   4173090                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   28328562                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          179      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     25452554     75.89%     75.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           14      0.00%     75.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          154      0.00%     75.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       875008      2.61%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            2      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       875000      2.61%     81.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       750000      2.24%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead      1211904      3.61%     86.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       125277      0.37%     87.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2375016      7.08%     94.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      1875010      5.59%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     33540118                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1626990                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      3542796                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          3542796                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      3542796                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         3542796                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      2044959                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2044959                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      2044959                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2044959                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data 172446041422                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 172446041422                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data 172446041422                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 172446041422                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data      5587755                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      5587755                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data      5587755                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      5587755                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.365971                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.365971                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.365971                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.365971                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 84327.383298                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 84327.383298                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 84327.383298                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 84327.383298                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     25878652                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets           72                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       157546                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs    164.260927                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets           36                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       249913                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           249913                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      1513394                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1513394                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      1513394                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1513394                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       531565                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       531565                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       531565                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       531565                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  88084242422                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  88084242422                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  88084242422                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  88084242422                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.095130                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.095130                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.095130                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.095130                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 165707.378067                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 165707.378067                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 165707.378067                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 165707.378067                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                530436                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data       804000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total       804000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 22971.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 22971.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      1667000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      1667000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 47628.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 47628.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data      1776971                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        1776971                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      1810532                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      1810532                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data 137409664000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 137409664000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      3587503                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      3587503                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.504677                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.504677                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 75894.634284                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 75894.634284                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      1513394                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1513394                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       297138                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       297138                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  53165078500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  53165078500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.082826                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.082826                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 178923.861977                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 178923.861977                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      1765825                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       1765825                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       234427                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       234427                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  35036377422                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  35036377422                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2000252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2000252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.117199                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.117199                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 149455.384499                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 149455.384499                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       234427                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       234427                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  34919163922                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  34919163922                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.117199                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.117199                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 148955.384499                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 148955.384499                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1017.030221                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             4074439                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            531574                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              7.664858                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          265840750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1017.030221                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.993194                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.993194                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          11707224                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         11707224                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 1511270                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            148584723                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  4474717                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               991261                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   174                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             2962093                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   29                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              33550858                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  201                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           1987522                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      18988082                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    4174900                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           2962410                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    153574420                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    406                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.cacheLines                  1985912                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   72                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         155562145                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.215688                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.152365                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               148631155     95.54%     95.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  987843      0.64%     96.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  489911      0.31%     96.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                 1510033      0.97%     97.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  961012      0.62%     98.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   83608      0.05%     98.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  118114      0.08%     98.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  159413      0.10%     98.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 2621056      1.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           155562145                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.026837                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.122059                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      1985824                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          1985824                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      1985824                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         1985824                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst           88                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             88                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst           88                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            88                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      1931750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      1931750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      1931750                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      1931750                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      1985912                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      1985912                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      1985912                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      1985912                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 21951.704545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 21951.704545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 21951.704545                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 21951.704545                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu6.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           17                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           71                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           71                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           71                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           71                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      1229000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      1229000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      1229000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      1229000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 17309.859155                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 17309.859155                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 17309.859155                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 17309.859155                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      1985824                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        1985824                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst           88                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           88                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      1931750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      1931750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      1985912                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      1985912                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 21951.704545                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 21951.704545                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           71                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           71                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      1229000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      1229000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 17309.859155                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 17309.859155                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           63.279757                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             1985895                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                71                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          27970.352113                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          265836750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    63.279757                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.123593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.123593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           3971895                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          3971895                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      174                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    149824                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 7270416                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              33548926                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 3587879                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2000579                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   58                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     2658                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                 7257196                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect            77                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 217                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                33546091                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               33546006                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 24162520                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 35123778                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.215641                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.687925                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         55                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                    954                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   292                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 87932                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           3586920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           161.891892                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          319.177289                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1825452     50.89%     50.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19              218602      6.09%     56.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29               25357      0.71%     57.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39               54626      1.52%     59.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               28937      0.81%     60.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               61370      1.71%     61.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               27416      0.76%     62.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               57877      1.61%     64.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               25127      0.70%     64.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               52731      1.47%     66.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             23558      0.66%     66.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             49847      1.39%     68.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             23711      0.66%     68.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             47693      1.33%     70.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             23424      0.65%     70.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             49680      1.39%     72.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             22437      0.63%     72.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             40450      1.13%     74.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             20215      0.56%     74.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             42152      1.18%     75.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             21228      0.59%     76.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             35724      1.00%     77.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             18538      0.52%     77.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             33025      0.92%     78.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             19122      0.53%     79.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             31856      0.89%     80.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             16285      0.45%     80.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             24186      0.67%     81.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             14919      0.42%     81.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             21564      0.60%     82.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          629811     17.56%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            5175                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             3586920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                3587597                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2000368                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     4762                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     3683                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1985912                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean   9711130500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value   9711130500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value   9711130500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  39156907750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED   9711130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   174                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1930626                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               15770116                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  4980471                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            132880758                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              33550103                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               250119                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                105145                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                 51962                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents             132114569                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           61843466                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                  114168168                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                32465056                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  9750323                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             61827210                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   16184                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  5402678                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       187481568                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       67096690                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                18981150                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  33540118                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       153873535                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       44870363                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     177                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      45012909                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    52                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined                8920                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            12601                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 72                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          153870212                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.292538                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.153502                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                141026408     91.65%     91.65% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3767054      2.45%     94.10% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  1761865      1.15%     95.25% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   804286      0.52%     95.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1460601      0.95%     96.72% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  2745206      1.78%     98.50% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   402738      0.26%     98.76% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  1892027      1.23%     99.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    10027      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            153870212                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   1252      1.49%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            41092     48.85%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     50.34% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                    87      0.10%     50.44% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   31      0.04%     50.48% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             9473     11.26%     61.74% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           32188     38.26%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          542      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     35835967     79.61%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           14      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          160      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       875035      1.94%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            2      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       875004      1.94%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       750000      1.67%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      2156141      4.79%     89.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       125350      0.28%     90.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      2519674      5.60%     95.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      1875020      4.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      45012909                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.292532                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              84123                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.001869                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               227107953                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               36629083                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       36617378                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 16872245                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 8250380                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         8250093                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   36618991                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     8477499                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         45012483                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      4675734                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      419                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           6676092                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       6060607                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     2000358                       # Number of stores executed (Count)
system.cpu7.numRate                          0.292529                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           3323                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     2754120                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   25585333                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     44861578                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              6.014131                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         6.014131                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.166275                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.166275                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  43127157                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 22215988                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    9750053                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   6375076                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   30302077                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                  19931001                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 18797986                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       4531433                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2000586                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125494                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125239                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                6061792                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          6061067                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              201                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             3905738                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                3905641                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999975                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    172                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            234                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                25                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             209                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts           7904                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              166                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    153869041                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.291557                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.288230                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      143886642     93.51%     93.51% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2241018      1.46%     94.97% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         842099      0.55%     95.52% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         891215      0.58%     96.10% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         354996      0.23%     96.33% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5        2155102      1.40%     97.73% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          60575      0.04%     97.77% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7        1795379      1.17%     98.93% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1642015      1.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    153869041                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            25585333                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              44861578                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    6530649                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      4530368                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   6059998                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   38706569                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     35830571     79.87%     79.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           14      0.00%     79.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          154      0.00%     79.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       875008      1.95%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            2      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     81.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       875000      1.95%     83.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       750000      1.67%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead      2155352      4.80%     90.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       125271      0.28%     90.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      2375016      5.29%     95.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      1875010      4.18%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     44861578                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1642015                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      4467507                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          4467507                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      4467507                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         4467507                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      2063742                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2063742                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      2063742                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2063742                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data 165299453647                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 165299453647                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data 165299453647                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 165299453647                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data      6531249                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      6531249                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data      6531249                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      6531249                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.315980                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.315980                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.315980                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.315980                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 80096.956716                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 80096.956716                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 80096.956716                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 80096.956716                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     23342389                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets           36                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       153379                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs    152.187646                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets           36                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       249906                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           249906                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      1532173                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      1532173                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      1532173                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      1532173                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       531569                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       531569                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       531569                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       531569                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  86042764147                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  86042764147                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  86042764147                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  86042764147                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.081389                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.081389                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.081389                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.081389                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 161865.654594                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 161865.654594                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 161865.654594                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 161865.654594                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                530443                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data       822000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total       822000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 23485.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 23485.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      1692750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      1692750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 48364.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 48364.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data      2701686                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        2701686                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      1829317                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      1829317                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data 131260076750                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 131260076750                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      4531003                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      4531003                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.403733                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.403733                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 71753.598064                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 71753.598064                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      1532173                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      1532173                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       297144                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       297144                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  52120599750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  52120599750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.065580                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.065580                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 175405.189908                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 175405.189908                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      1765821                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       1765821                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       234425                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       234425                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  34039376897                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  34039376897                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2000246                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2000246                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 145203.697972                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 145203.697972                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       234425                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       234425                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  33922164397                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  33922164397                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 144703.697972                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 144703.697972                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1017.049382                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             4999152                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            531579                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              9.404344                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          267461750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1017.049382                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.993212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.993212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1019                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          13594217                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         13594217                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1516149                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            145005714                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  6333577                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1014580                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   192                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             3905531                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   36                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              44872581                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  233                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           1985100                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      25592326                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    6061792                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           3905838                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    151884850                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    454                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           34                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  1983315                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   74                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         153870212                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.291640                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.340263                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               145047399     94.27%     94.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  997647      0.65%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  488174      0.32%     95.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                 1517946      0.99%     96.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                 1902594      1.24%     97.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   83435      0.05%     97.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  102720      0.07%     97.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  139412      0.09%     97.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 3590885      2.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           153870212                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.039395                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.166321                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      1983221                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          1983221                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      1983221                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         1983221                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst           94                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             94                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst           94                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            94                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      2380250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      2380250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      2380250                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      2380250                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      1983315                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      1983315                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      1983315                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      1983315                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 25321.808511                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 25321.808511                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 25321.808511                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 25321.808511                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu7.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           21                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           73                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           73                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      1465000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      1465000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      1465000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      1465000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 20068.493151                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 20068.493151                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 20068.493151                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 20068.493151                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      1983221                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        1983221                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst           94                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           94                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      2380250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      2380250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      1983315                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      1983315                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 25321.808511                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 25321.808511                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           73                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           73                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      1465000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      1465000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 20068.493151                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 20068.493151                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           64.916008                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             1983294                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                73                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          27168.410959                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          267457750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    64.916008                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.126789                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.126789                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           68                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.132812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           3966703                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          3966703                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      192                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    216405                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 7330681                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              44870540                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                  20                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 4531433                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2000586                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   60                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     2735                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 7319146                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect            81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          156                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 237                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                44867589                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               44867471                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 32653526                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 46494940                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.291587                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.702303                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         67                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1059                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   305                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 85529                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           4530368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           123.792927                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          286.461403                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               2756962     60.86%     60.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19              232637      5.14%     65.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               29886      0.66%     66.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39               60257      1.33%     67.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               31692      0.70%     68.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               63791      1.41%     70.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               30941      0.68%     70.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               60895      1.34%     72.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               28164      0.62%     72.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               54750      1.21%     73.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             26703      0.59%     74.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             52500      1.16%     75.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             26047      0.57%     76.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             49050      1.08%     77.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             25426      0.56%     77.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             49180      1.09%     79.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             23742      0.52%     79.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             41061      0.91%     80.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             21595      0.48%     80.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             41937      0.93%     81.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             22086      0.49%     82.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             34086      0.75%     83.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229             18904      0.42%     83.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             31510      0.70%     84.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             18763      0.41%     84.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             30041      0.66%     85.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             15467      0.34%     85.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             22593      0.50%     86.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             14041      0.31%     86.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             19949      0.44%     86.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          595712     13.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            5609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             4530368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                4531105                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                2000358                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     4756                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1983319                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       16                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions             11                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 1688700791.666667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 3930170703.429819                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value     79064000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value   9711124500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  38735833500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  10132204750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   192                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1929551                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               15543484                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  6868267                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            129528718                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              44871858                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               250117                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                182207                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                324462                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents             128501840                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           84486414                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                  153793727                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                42843742                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  9750266                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             84470145                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   16190                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  5472039                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       197096287                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       89740222                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                25585333                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  44861578                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   789                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1085                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    79                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   130                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    36                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                    88                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    48                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                   101                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                    48                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                    90                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                    51                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                   100                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                    52                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                   101                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                    50                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                   105                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2953                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  789                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1085                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   79                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  130                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   36                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                   88                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   48                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                  101                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                   48                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                   90                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                   51                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                  100                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                   52                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                  101                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                   50                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                  105                       # number of overall hits (Count)
system.l2.overallHits::total                     2953                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2336                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              910004                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  40                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data              531327                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  28                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data              531319                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data              531311                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                  18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data              531323                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                  16                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data              531322                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                  15                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data              531310                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                  18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data              531306                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4631711                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2336                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             910004                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 40                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data             531327                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 28                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data             531319                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 18                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data             531311                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                 18                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data             531323                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                 16                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data             531322                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                 15                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data             531310                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                 18                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data             531306                       # number of overall misses (Count)
system.l2.overallMisses::total                4631711                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      156992749                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   103471602500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        2344500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data    77462643690                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        1766750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data    74177213017                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst        1048750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data    74605020511                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.inst        1033750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.data    72145848136                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.inst         880000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.data    76162855725                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.inst         831250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.data    77643967278                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.inst        1080000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.data    75099996702                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       630935125308                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     156992749                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  103471602500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       2344500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data   77462643690                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       1766750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data   74177213017                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst       1048750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data   74605020511                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.inst       1033750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.data   72145848136                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.inst        880000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.data   76162855725                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.inst        831250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.data   77643967278                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.inst       1080000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.data   75099996702                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      630935125308                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3125                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            911089                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               119                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            531457                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                64                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            531407                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                66                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            531412                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst                66                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data            531413                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst                67                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data            531422                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst                67                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data            531411                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst                68                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data            531411                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               4634664                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3125                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           911089                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              119                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           531457                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               64                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           531407                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               66                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           531412                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst               66                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data           531413                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst               67                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data           531422                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst               67                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data           531411                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst               68                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data           531411                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              4634664                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.747520                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.998809                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.336134                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999755                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.437500                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999834                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.272727                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.999810                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.272727                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.999831                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.238806                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.999812                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.223881                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.999810                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.264706                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.999802                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999363                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.747520                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.998809                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.336134                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999755                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.437500                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999834                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.272727                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.999810                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.272727                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.999831                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.238806                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.999812                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.223881                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.999810                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.264706                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.999802                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999363                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 67205.800086                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 113704.557892                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 58612.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 145790.904076                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 63098.214286                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 139609.562272                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst 58263.888889                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 140416.856626                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.inst 57430.555556                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.data 135785.290936                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.inst        55000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.data 143345.947890                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.inst 55416.666667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.data 146136.845303                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.inst        60000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.data 141349.799743                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    136220.745489                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 67205.800086                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 113704.557892                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 58612.500000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 145790.904076                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 63098.214286                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 139609.562272                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst 58263.888889                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 140416.856626                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.inst 57430.555556                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.data 135785.290936                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.inst        55000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.data 143345.947890                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.inst 55416.666667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.data 146136.845303                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.inst        60000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.data 141349.799743                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   136220.745489                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs            55509206                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs             2125926                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs              26.110601                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2001221                       # number of writebacks (Count)
system.l2.writebacks::total                   2001221                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                19                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                19                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.inst                14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.data                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.inst                14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.inst                13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.inst                12                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   126                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               19                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               19                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.inst               14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.data                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.inst               14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.inst               13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.inst               12                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  126                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2332                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data          910004                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              21                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data          531325                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst               9                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data          531317                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst               5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data          531308                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.inst               4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.data          531319                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.inst               2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.data          531319                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.inst               2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.data          531309                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.inst               6                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.data          531303                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4631585                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2332                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data         910004                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             21                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data         531325                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst              9                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data         531317                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst              5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data         531308                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.inst              4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.data         531319                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.inst              2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.data         531319                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.inst              2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.data         531309                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.inst              6                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.data         531303                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4631585                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    145220249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data  98921582500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      1247500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data  74805952940                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst       724750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data  71520537267                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst       368500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data  71948177011                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.inst       276250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.data  69488918136                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.inst       122250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.data  73505957975                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.inst       122500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.data  74987365278                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.inst       439000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.data  72443204452                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   607770216558                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    145220249                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data  98921582500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      1247500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data  74805952940                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst       724750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data  71520537267                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst       368500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data  71948177011                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.inst       276250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.data  69488918136                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.inst       122250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.data  73505957975                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.inst       122500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.data  74987365278                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.inst       439000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.data  72443204452                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  607770216558                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.746240                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.998809                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.176471                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999752                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.140625                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999831                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.075758                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999804                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.inst      0.060606                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.data      0.999823                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.inst      0.029851                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.data      0.999806                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.inst      0.029851                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.data      0.999808                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.inst      0.088235                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.data      0.999797                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999336                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.746240                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.998809                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.176471                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999752                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.140625                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999831                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.075758                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999804                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.inst     0.060606                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.data     0.999823                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.inst     0.029851                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.data     0.999806                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.inst     0.029851                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.data     0.999808                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.inst     0.088235                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.data     0.999797                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999336                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 62272.834048                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 108704.557892                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 59404.761905                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 140791.329111                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 80527.777778                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 134609.916993                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst        73700                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 135417.078250                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.inst 69062.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.data 130785.682680                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.inst        61125                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.data 138346.187460                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.inst        61250                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.data 141137.013071                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.inst 73166.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.data 136350.076043                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 131222.943454                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 62272.834048                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 108704.557892                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 59404.761905                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 140791.329111                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 80527.777778                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 134609.916993                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst        73700                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 135417.078250                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.inst 69062.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.data 130785.682680                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.inst        61125                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.data 138346.187460                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.inst        61250                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.data 141137.013071                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.inst 73166.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.data 136350.076043                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 131222.943454                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4657758                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       201610                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         201610                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            789                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             79                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             36                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             48                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst             48                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst             51                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst             52                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst             50                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1153                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2336                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           40                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           28                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           18                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst           18                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst           16                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst           15                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst           18                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2489                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    156992749                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      2344500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      1766750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst      1048750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu4.inst      1033750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu5.inst       880000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu6.inst       831250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu7.inst      1080000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    165977749                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3125                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          119                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           64                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           66                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst           66                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst           67                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst           67                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst           68                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3642                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.747520                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.336134                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.437500                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.272727                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.272727                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.238806                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.223881                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.264706                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.683416                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 67205.800086                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 58612.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 63098.214286                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 58263.888889                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu4.inst 57430.555556                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu5.inst        55000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu6.inst 55416.666667                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu7.inst        60000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66684.511450                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            4                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           19                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           19                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           13                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu4.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu5.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu6.inst           13                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu7.inst           12                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            108                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2332                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           21                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst            9                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst            5                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu4.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu5.inst            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu6.inst            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu7.inst            6                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2381                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    145220249                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      1247500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst       724750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst       368500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu4.inst       276250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu5.inst       122250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu6.inst       122500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu7.inst       439000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    148520999                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.746240                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.176471                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.140625                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.075758                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu4.inst     0.060606                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu5.inst     0.029851                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu6.inst     0.029851                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu7.inst     0.088235                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.653762                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 62272.834048                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 59404.761905                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 80527.777778                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst        73700                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu4.inst 69062.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu5.inst        61125                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu6.inst        61250                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu7.inst 73166.666667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 62377.572029                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               209                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                10                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data                 9                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   268                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          235894                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          234406                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          234390                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data          234390                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data          234393                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data          234396                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data          234392                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data          234387                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1876648                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  33071205439                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  32783452543                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  31616421706                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data  31621848579                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu4.data  30443607701                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu5.data  33087840957                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu6.data  33106940887                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu7.data  32003455806                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   257734773618                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        236103                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        234416                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        234398                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        234398                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data        234401                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data        234404                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data        234400                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data        234396                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1876916                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999115                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999957                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data      0.999962                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999857                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 140195.195465                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 139857.565689                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 134888.099774                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 134911.252950                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu4.data 129882.751196                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu5.data 141162.139955                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu6.data 141246.036072                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu7.data 136541.087202                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 137337.835128                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       235894                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       234406                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       234390                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data       234390                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu4.data       234393                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu5.data       234396                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu6.data       234392                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu7.data       234387                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1876648                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  31891735439                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  31611422543                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  30444471706                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data  30449898579                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu4.data  29271642701                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu5.data  31915860957                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu6.data  31934980887                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu7.data  30831520806                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 248351533618                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999115                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999957                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu4.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu5.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu6.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu7.data     0.999962                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999857                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 135195.195465                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 134857.565689                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 129888.099774                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 129911.252950                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu4.data 124882.751196                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu5.data 136162.139955                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu6.data 136246.036072                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu7.data 131541.087202                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 132337.835128                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           876                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           120                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data            80                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data            93                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data            82                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data            92                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data            93                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data            96                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1532                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       674110                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       296921                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       296929                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data       296921                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data       296930                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data       296926                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data       296918                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data       296919                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2752574                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data  70400397061                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  44679191147                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  42560791311                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data  42983171932                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu4.data  41702240435                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu5.data  43075014768                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu6.data  44537026391                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu7.data  43096540896                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 373034373941                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       674986                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       297041                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       297009                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       297014                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data       297012                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data       297018                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data       297011                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data       297015                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2754106                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.998702                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999596                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.999731                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.999687                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.999724                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.999690                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.999687                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.999677                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999444                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 104434.583467                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 150475.012367                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 143336.593297                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 144762.990600                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu4.data 140444.685397                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu5.data 145069.865111                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu6.data 149997.731330                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu7.data 145145.783517                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 135522.014646                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu1.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu4.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu5.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu6.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu7.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            18                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       674110                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       296919                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       296927                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data       296918                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu4.data       296926                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu5.data       296923                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu6.data       296917                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu7.data       296916                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2752556                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data  67029847061                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  43194530397                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  41076065561                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data  41498278432                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu4.data  40217275435                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu5.data  41590097018                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu6.data  43052384391                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu7.data  41611683646                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 359270161941                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.998702                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999589                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.999724                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.999677                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu4.data     0.999710                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu5.data     0.999680                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu6.data     0.999684                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu7.data     0.999667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999437                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 99434.583467                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 145475.804502                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 138337.253133                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 139763.431089                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu4.data 135445.449152                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu5.data 140070.311219                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu6.data 144998.044541                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu7.data 140146.316285                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 130522.380631                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               52                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data                3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data                8                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   90                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              3                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu4.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu5.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu6.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  8                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu0.data        19250                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu5.data        37500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu6.data        18750                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         75500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu0.data           55                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               98                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.054545                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data     0.200000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu4.data     0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu5.data     0.200000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu6.data     0.142857                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.081633                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu0.data  6416.666667                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu5.data        18750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu6.data        18750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  9437.500000                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu0.data            3                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu2.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu4.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu5.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu6.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              8                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data        43500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu2.data        13750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu4.data        14750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu5.data        27500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu6.data        13750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       113250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.054545                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu2.data     0.200000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu4.data     0.250000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu5.data     0.200000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu6.data     0.142857                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.081633                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        14500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu2.data        13750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu4.data        14750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu5.data        13750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu6.data        13750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 14156.250000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2446                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2446                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2446                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2446                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2001699                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2001699                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2001699                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2001699                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32532.855807                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9052303                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4690526                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.929912                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     753.703430                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       17.997643                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data     9427.391503                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.115839                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     3128.979763                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.051401                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     3395.431340                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.038494                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     3420.964385                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        0.026869                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data     3270.811908                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst        0.008195                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data     2819.443490                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst        0.008823                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data     3028.322264                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.024799                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data     3269.535663                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.023001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000549                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.287701                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.095489                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.103620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.104400                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.099817                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.086043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.092417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.099778                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.992824                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  402                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3277                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                29089                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   78722878                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  78722878                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2001221.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      2331.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    909949.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples        21.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    531325.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples    531317.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples    531308.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.data::samples    531319.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.data::samples    531319.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.data::samples    531309.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.data::samples    531303.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000100481812                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       125012                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       125012                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             6753444                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1889866                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     4631584                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2001221                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   4631584                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2001221                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     55                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       9.65                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      70.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               4631584                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2001221                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  177876                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  224152                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  283274                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  233431                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  239266                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  259558                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  310405                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  362140                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  394182                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  378496                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                 285365                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                 251823                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                 238174                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                 221738                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                 205145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                 193957                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                 158200                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                 111105                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                  60643                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                  42599                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   3812                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  12136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  27414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  56380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  86655                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                 112313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                 118889                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                 131230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                 128049                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                 140716                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                 133658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                 144967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                 132267                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                 123199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                 104622                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                  22756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                  19145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                  16289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                  13695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                  11367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   9155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   7395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   6239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   5529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                   5014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                   4571                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                   4169                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                   3860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                   3426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                   3187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                   2939                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                   2764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                   2549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                   2595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                   2494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                   2526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                   2649                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                   2651                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                   2624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                   2577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                   2552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                   2605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                   2714                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                   3767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                   7645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                  13851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                  19602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                  23917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                  26191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                  27199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                 27284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                 27566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                 27417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                 26968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                 25829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                 25138                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                 24590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                 24121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                 26565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                 10728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                  3240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                  1186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                   552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                   246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                   123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       125012                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      34.334048                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.315502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     81.070030                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511        125000     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            6      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28159            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        125012                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       125012                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.007783                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.006972                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.175296                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           124705     99.75%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               50      0.04%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               70      0.06%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               56      0.04%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               77      0.06%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               30      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               11      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               13      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        125012                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               296421376                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            128078144                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              6065751493.51324749                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2620898005.86582756                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   48867976250                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       7367.62                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       149184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     58236736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         1344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     34004800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data     34004288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data     34003712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.data     34004416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.data     34004416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.data     34003776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.data     34003392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    128074560                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 3052792.895773752127                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 1191714218.239566802979                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 27502.638700664436                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 695849500.363358616829                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 11786.845157427615                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 695839023.167663097382                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 6548.247309682009                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 695827236.322505712509                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.inst 5238.597847745606                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.data 695841642.466587066650                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.inst 2619.298923872803                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.data 695841642.466587066650                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.inst 2619.298923872803                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.data 695828545.971967697144                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.inst 7857.896771618410                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.data 695820688.075196027756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2620824665.495959281921                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         2331                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       910004                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst           21                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       531325                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst            9                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data       531317                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data       531308                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.data       531319                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.data       531319                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.data       531309                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.data       531303                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2001221                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     60504602                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  60330225806                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst       481854                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  50140745316                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst       395454                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data  46729162874                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst       184826                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data  47161787710                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.inst       128106                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.data  44630545433                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.inst        49144                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.data  48928764442                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.inst        49144                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.data  50473013706                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.inst       220558                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.data  47834659420                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2969543235154                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     25956.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     66296.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     22945.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     94369.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     43939.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     87949.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     36965.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     88765.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.inst     32026.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.data     83999.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.inst     24572.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.data     92089.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.inst     24572.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.data     94997.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.inst     36759.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.data     90032.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1483865.72                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       149184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     58240256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         1344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     34004800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data     34004288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data     34003712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data     34004416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data     34004416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data     34003776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data     34003392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      296421376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       149184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         1344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       152320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    128078144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    128078144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2331                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       910004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           21                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       531325                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data       531317                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data       531308                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data       531319                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data       531319                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data       531309                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data       531303                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         4631584                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2001221                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2001221                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       3052793                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data    1191786249                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         27503                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     695849500                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         11787                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data     695839023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst          6548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data     695827236                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst          5239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data     695841642                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst          2619                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data     695841642                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst          2619                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data     695828546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst          7858                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data     695820688                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        6065751494                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      3052793                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        27503                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        11787                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst         6548                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst         5239                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst         2619                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst         2619                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst         7858                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3116966                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2620898006                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2620898006                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2620898006                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      3052793                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data   1191786249                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        27503                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    695849500                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        11787                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data    695839023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst         6548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data    695827236                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst         5239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data    695841642                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst         2619                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data    695841642                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst         2619                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data    695828546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst         7858                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data    695820688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       8686649499                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              4631529                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2001165                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       143793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       143891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       144691                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       145523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       145668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       145476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       145619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       145588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       145597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       145496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       145724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       145467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       145813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       145578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       146182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       145471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       145497                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       145494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       145528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       145116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       144118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       143668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       143591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       143491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       143662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       143584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       143658                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       143712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       143734                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       143687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       143798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       143614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        62019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        61956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        62391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        62897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        62967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        62854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        62980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        63016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        63016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        63095                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        62944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        63200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        63005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        63614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        62980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        63007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        62912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        62976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        62579                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        62160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        62032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        61930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        61855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        61956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        61953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        61950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        61972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        62048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        62020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        62023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        61882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            315276213127                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           15432254628                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       396290918395                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                68071.73                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           85563.73                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             3108199                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1546335                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            67.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           77.27                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1978146                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   214.589556                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   135.502197                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   245.997556                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       974046     49.24%     49.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       426196     21.55%     70.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       210744     10.65%     81.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       104200      5.27%     86.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       119044      6.02%     92.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        21115      1.07%     93.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        13767      0.70%     94.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         8847      0.45%     94.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       100187      5.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1978146                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             296417856                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          128074560                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             6065.679463                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2620.824665                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   45.23                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               31.58                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              13.65                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               70.18                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    3085197347.231909                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    4101713733.969724                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   9782113604.793842                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  3780708711.359998                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 8694629988.307646                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 39453719732.985771                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1586332892.928045                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  70484416011.575882                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1442.341836                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1799523912                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2196600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44871914338                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    3084193109.087914                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    4100353734.187321                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   9699564637.593845                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  3740661936.480000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 8694629988.307646                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 39569597035.516884                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1497297225.446443                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  70386297666.619415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1440.334014                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1675968224                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2196600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44995470026                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2754936                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2001221                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2584743                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               168                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1876648                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1876648                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2754936                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     13849300                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     13849300                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                13849300                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    424499520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    424499520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                424499520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              160                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4631752                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4631752    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4631752                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy        17548398446                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.4                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        23528109339                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        9217716                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4592362                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            2759775                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      4002920                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2624                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          5278968                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              258                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             258                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1877223                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1877223                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3687                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2756089                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         8883                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      2734367                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          247                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      1593679                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          133                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      1593447                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          135                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      1593463                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          136                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port      1593459                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port          139                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port      1593487                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port          138                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port      1593454                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port          141                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port      1593464                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               13898772                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       367552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     74457408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         7936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     50009024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         4096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     50004224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     50004480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         4224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port     50004672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port     50005312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port     50004736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port     50004288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               424895104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4660253                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 128227584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          10270970                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.028474                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.180122                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 9986727     97.23%     97.23% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  282168      2.75%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     392      0.00%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     237      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     243      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     237      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     231      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     632      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                     103      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               8                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            10270970                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  48868038250                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4369116680                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2355726                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         684158710                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            54956                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        398699164                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy            55948                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy        398699653                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy            57442                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy        398702408                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy            56714                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy        398694417                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy            57704                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy        398696917                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy             96932                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         398764147                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             56440                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         398693670                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11370673                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5757771                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        10306                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          273778                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       273440                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          338                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
