Received: from mail-pg1-f172.google.com (mail-pg1-f172.google.com [209.85.215.172])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5ACAA343889
	for <linux-kernel@vger.kernel.org>; Sun, 13 Sep 2026 04:02:09 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.172
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1789272132; cv=none; b=PZyrQxgDqDcgNhOl9OzSjauqzJPBncuBCXljVQhLbcw14tc5fugdyubRTyLpu9ZSNB4j3peIZphB/Zl45gxZnVQhrEQEsNkvwo7mzgZjV5/CDyB0WNzNzY2VS6v36u3VhnUsYtXI4WV+QzLvsX0s62isACnmNpDRZYDjcDc10YI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1789272132; c=relaxed/simple;
	bh=RNl+JCdHGeGDCZnbDV0gZr6AXVFNbZuzG3AoJ/bdzTk=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=ORm6azHzC4msXcbNF5tNWE9YvmlQRRhnFk3Uluee+izfmEjlIznFvNH64GT9zsigl29a+n4q1yY/GVzU0aJC8yDJyWfdv+drOcbZihM+SHqwzwHELvfxujCTQiNdQxNx5BGhaCUu0Yox61HakRDHvhgmwDqkCoYcK2Nxdc2B4mo=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=VuZIacJS; arc=none smtp.client-ip=209.85.215.172
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="VuZIacJS"
Received: by mail-pg1-f172.google.com with SMTP id 41be03b00d2f7-cc1bc88a20eso3176135a12.3
        for <linux-kernel@vger.kernel.org>; Sat, 12 Sep 2026 21:02:09 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20251104; t=1789272129; x=1789876929; darn=vger.kernel.org;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:from:to:cc:subject:date
         :message-id:reply-to:content-type;
        bh=BT7T3xpw2+a2R7yvSFsC35iayhq4EjuS2C3rHCjX6pM=;
        b=VuZIacJSS/iFDBawT/sX9XR1seHQBamglY6gUFqb42sYvokWFSN6ZNy7+rWaBAf9fe
         lSU5tuAi4pE4NzxwxpRtZW/a/yZVZmg5HsZIh3IqORZLy+mrkse4mKQMrBySovZAN7Vq
         SIGyyLQvTno9E454j+ALQzuRIRCPG8EGaamjZcVB8xKp6gjwK8S7OG01ZFuutAOsDvz0
         5FXG7c2N1PRc6A0L6xbGq9mEei4C4yyAac++6j8zwNKqiSxz7BCCZLba2FIltHm3NuS+
         vRsyCEX46LqXUu+V90TAkl3DU0O7HsiIBZIMM0dO0CEpu/naFJqtsglKbT4y4hmThw5O
         XTaA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1789272129; x=1789876929;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to:content-type;
        bh=BT7T3xpw2+a2R7yvSFsC35iayhq4EjuS2C3rHCjX6pM=;
        b=A5pylnbw4m1KsGfEVBA0dqiUUQa/9Grtnk2F4urKTPGAfARjTzay2BBMVtWWvmfcJw
         IGy39L1ilcG9aoGBdirM4jyutNDq1o5wiGB9IwoLzuGy6T3ELpCqcNKkWJXj8Kt/fnbF
         24YlmnMkooL/0hai8DbF8Tca+VqltZ8Baf1TdgZKb1XyrLKk2OB5WJZJw0qZIb4I4Y5Z
         T7MTBUBHtEJ0m2caX1q1M1lTML7vIVhtgYQFxOz+3/Yp+G8a80hFShoynCfL0idLQmS7
         fLVDwfm4CoV2PeFPUs1jLZ5tIiXV8sv2Ppz1U2DOnidAnoIHdzFPDgwhFzAtaCEs9AEr
         pWPA==
X-Forwarded-Encrypted: i=1; AKwUvBzPHYUBFbzVLGBHwspJPoquFZHuFRDByJWikTesWAqhRTYOLf9oxx3BqoZknEtkKCh3wpxuDaQdQh5iVQY=@vger.kernel.org
X-Gm-Message-State: AFuF++losptn6WWjYtC8yVj0pjJZG6P7mwTZ/HYB61PMFqCRhbTwIvko
	9j+9O88cXVFu0HDwy+IHmfs7ygE1WrOxxz9aV3fai6gqd/lqj8c7RziJ
X-Gm-Gg: AYBFou18mFjtVHyHMkrl4y+JTgOeXRTidMKIQzJY+3TpX4fd1ehlQYMPsT60ESej4yH
	mYnZoEa6K2jRA1XARuN3jPg3F3EqxZXIQbWQktcRs93CZ/P3Wi4B2usAQohgdBkTTKPBGL0+DYk
	3sfHI/NlYp4D0dB7OTAkQIgMNWfBU2ZvPpPaQIFXWwuZtvMXgltuN7BYdLZz6KegfqH9YuQ6YZ9
	Hk80xZkhZQwXF6UHtuh8zcliPfbp6HpeJ1lNDjFOGGBwFwj5t40FbcFfz0nyHNZ3oa5e+/OctXf
	kpiBWFQ0VyAa470sZfLRkKz/+xo/sjDzPCK/wrImEHKR8r62P34i0D8S0J3tY/rTYjxZ9QUZcuZ
	JYOnaiRi/+LuDEq69Rno4bBDH8nhavGJs8GPH0oAvMHQX9xVlzhwrH8njPqYHQ7WgvFIXiak9z6
	grxc4etyxM8BgKXdo4k4jXlevRy+eOjO7NFWThMUTs5liskryR2ZQbLUVqrM8EyGGltqqNPuqfa
	Y2H55VmWYNOTsTBZlLHuyo+O79ouPt1LOpgsFwWz5J87amVWNqUl6Gw64fKzZ0MqrcQ0DU+xfhk
	KAJ1JWRRrZSN/uZ1OVN4sGP8Sa2FqyREE6CB/yU1XZkrjY4o4g==
X-Received: by 2002:a05:6a20:1441:b0:3c3:88a5:83e4 with SMTP id adf61e73a8af0-3daed5bc0f6mr23416897637.10.1789272128510;
        Sat, 12 Sep 2026 21:02:08 -0700 (PDT)
Received: from localhost.localdomain (c-67-170-60-64.hsd1.wa.comcast.net. [67.170.60.64])
        by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-cc4c659b9a3sm2957890a12.29.2026.09.12.21.02.06
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Sat, 12 Sep 2026 21:02:06 -0700 (PDT)
From: Gabriel Changamire <gaberashawn@gmail.com>
To: Sudip Mukherjee <sudipm.mukherjee@gmail.com>,
	Teddy Wang <teddy.wang@siliconmotion.com>,
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Cc: linux-fbdev@vger.kernel.org,
	linux-staging@lists.linux.dev,
	linux-kernel@vger.kernel.org,
	Gabriel Changamire <gaberashawn@gmail.com>
Subject: [PATCH 2/2] staging: sm750fb: remove unused definitions from ddk750_reg.h
Date: Sun, 13 Sep 2026 04:01:40 +0000
Message-ID: <20260913040140.4517-2-gaberashawn@gmail.com>
X-Mailer: git-send-email 2.47.3
In-Reply-To: <20260913040140.4517-1-gaberashawn@gmail.com>
References: <20260913040140.4517-1-gaberashawn@gmail.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

The sm750fb TODO asks for unused code to be removed. Of the 1203
register and field definitions in ddk750_reg.h, 1046 are referenced
neither by the rest of the driver nor, transitively, by any definition
that is referenced.

Remove them, together with section comments that are left with no
content beneath them. The include guard and all VALIDATION_CHIP
conditional blocks are preserved.

Build-tested: all driver objects are byte-identical before and after
the change. No functional change.

Signed-off-by: Gabriel Changamire <gaberashawn@gmail.com>
---
 drivers/staging/sm750fb/ddk750_reg.h | 1165 --------------------------
 1 file changed, 1165 deletions(-)

diff --git a/drivers/staging/sm750fb/ddk750_reg.h b/drivers/staging/sm750fb/ddk750_reg.h
index fe412ead72e5..5777d9b43718 100644
--- a/drivers/staging/sm750fb/ddk750_reg.h
+++ b/drivers/staging/sm750fb/ddk750_reg.h
@@ -18,279 +18,22 @@
 #define SYSTEM_CTRL_DPMS_VNHP                         (0x2 << 30)
 #define SYSTEM_CTRL_DPMS_VNHN                         (0x3 << 30)
 #define SYSTEM_CTRL_PCI_BURST                         BIT(29)
-#define SYSTEM_CTRL_PCI_MASTER                        BIT(25)
-#define SYSTEM_CTRL_LATENCY_TIMER_OFF                 BIT(24)
 #define SYSTEM_CTRL_DE_FIFO_EMPTY                     BIT(23)
 #define SYSTEM_CTRL_DE_STATUS_BUSY                    BIT(22)
 #define SYSTEM_CTRL_DE_MEM_FIFO_EMPTY                 BIT(21)
-#define SYSTEM_CTRL_CSC_STATUS_BUSY                   BIT(20)
-#define SYSTEM_CTRL_CRT_VSYNC_ACTIVE                  BIT(19)
 #define SYSTEM_CTRL_PANEL_VSYNC_ACTIVE                BIT(18)
-#define SYSTEM_CTRL_CURRENT_BUFFER_FLIP_PENDING       BIT(17)
-#define SYSTEM_CTRL_DMA_STATUS_BUSY                   BIT(16)
-#define SYSTEM_CTRL_PCI_BURST_READ                    BIT(15)
 #define SYSTEM_CTRL_DE_ABORT                          BIT(13)
-#define SYSTEM_CTRL_PCI_SUBSYS_ID_LOCK                BIT(11)
-#define SYSTEM_CTRL_PCI_RETRY_OFF                     BIT(7)
-#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_MASK    (0x3 << 4)
-#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_1       (0x0 << 4)
-#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_2       (0x1 << 4)
-#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_4       (0x2 << 4)
-#define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_8       (0x3 << 4)
-#define SYSTEM_CTRL_CRT_TRISTATE                      BIT(3)
-#define SYSTEM_CTRL_PCIMEM_TRISTATE                   BIT(2)
-#define SYSTEM_CTRL_LOCALMEM_TRISTATE                 BIT(1)
-#define SYSTEM_CTRL_PANEL_TRISTATE                    BIT(0)
 
 #define MISC_CTRL                                     0x000004
-#define MISC_CTRL_DRAM_RERESH_COUNT                   BIT(27)
-#define MISC_CTRL_DRAM_REFRESH_TIME_MASK              (0x3 << 25)
-#define MISC_CTRL_DRAM_REFRESH_TIME_8                 (0x0 << 25)
-#define MISC_CTRL_DRAM_REFRESH_TIME_16                (0x1 << 25)
-#define MISC_CTRL_DRAM_REFRESH_TIME_32                (0x2 << 25)
-#define MISC_CTRL_DRAM_REFRESH_TIME_64                (0x3 << 25)
-#define MISC_CTRL_INT_OUTPUT_INVERT                   BIT(24)
-#define MISC_CTRL_PLL_CLK_COUNT                       BIT(23)
 #define MISC_CTRL_DAC_POWER_OFF                       BIT(20)
-#define MISC_CTRL_CLK_SELECT_TESTCLK                  BIT(16)
-#define MISC_CTRL_DRAM_COLUMN_SIZE_MASK               (0x3 << 14)
-#define MISC_CTRL_DRAM_COLUMN_SIZE_256                (0x0 << 14)
-#define MISC_CTRL_DRAM_COLUMN_SIZE_512                (0x1 << 14)
-#define MISC_CTRL_DRAM_COLUMN_SIZE_1024               (0x2 << 14)
 #define MISC_CTRL_LOCALMEM_SIZE_MASK                  (0x3 << 12)
 #define MISC_CTRL_LOCALMEM_SIZE_8M                    (0x3 << 12)
 #define MISC_CTRL_LOCALMEM_SIZE_16M                   (0x0 << 12)
 #define MISC_CTRL_LOCALMEM_SIZE_32M                   (0x1 << 12)
 #define MISC_CTRL_LOCALMEM_SIZE_64M                   (0x2 << 12)
-#define MISC_CTRL_DRAM_TWTR                           BIT(11)
-#define MISC_CTRL_DRAM_TWR                            BIT(10)
-#define MISC_CTRL_DRAM_TRP                            BIT(9)
-#define MISC_CTRL_DRAM_TRFC                           BIT(8)
-#define MISC_CTRL_DRAM_TRAS                           BIT(7)
 #define MISC_CTRL_LOCALMEM_RESET                      BIT(6)
-#define MISC_CTRL_LOCALMEM_STATE_INACTIVE             BIT(5)
-#define MISC_CTRL_CPU_CAS_LATENCY                     BIT(4)
-#define MISC_CTRL_DLL_OFF                             BIT(3)
-#define MISC_CTRL_DRAM_OUTPUT_HIGH                    BIT(2)
-#define MISC_CTRL_LOCALMEM_BUS_SIZE                   BIT(1)
-#define MISC_CTRL_EMBEDDED_LOCALMEM_OFF               BIT(0)
 
 #define GPIO_MUX                                      0x000008
-#define GPIO_MUX_31                                   BIT(31)
-#define GPIO_MUX_30                                   BIT(30)
-#define GPIO_MUX_29                                   BIT(29)
-#define GPIO_MUX_28                                   BIT(28)
-#define GPIO_MUX_27                                   BIT(27)
-#define GPIO_MUX_26                                   BIT(26)
-#define GPIO_MUX_25                                   BIT(25)
-#define GPIO_MUX_24                                   BIT(24)
-#define GPIO_MUX_23                                   BIT(23)
-#define GPIO_MUX_22                                   BIT(22)
-#define GPIO_MUX_21                                   BIT(21)
-#define GPIO_MUX_20                                   BIT(20)
-#define GPIO_MUX_19                                   BIT(19)
-#define GPIO_MUX_18                                   BIT(18)
-#define GPIO_MUX_17                                   BIT(17)
-#define GPIO_MUX_16                                   BIT(16)
-#define GPIO_MUX_15                                   BIT(15)
-#define GPIO_MUX_14                                   BIT(14)
-#define GPIO_MUX_13                                   BIT(13)
-#define GPIO_MUX_12                                   BIT(12)
-#define GPIO_MUX_11                                   BIT(11)
-#define GPIO_MUX_10                                   BIT(10)
-#define GPIO_MUX_9                                    BIT(9)
-#define GPIO_MUX_8                                    BIT(8)
-#define GPIO_MUX_7                                    BIT(7)
-#define GPIO_MUX_6                                    BIT(6)
-#define GPIO_MUX_5                                    BIT(5)
-#define GPIO_MUX_4                                    BIT(4)
-#define GPIO_MUX_3                                    BIT(3)
-#define GPIO_MUX_2                                    BIT(2)
-#define GPIO_MUX_1                                    BIT(1)
-#define GPIO_MUX_0                                    BIT(0)
-
-#define LOCALMEM_ARBITRATION                          0x00000C
-#define LOCALMEM_ARBITRATION_ROTATE                   BIT(28)
-#define LOCALMEM_ARBITRATION_VGA_MASK                 (0x7 << 24)
-#define LOCALMEM_ARBITRATION_VGA_OFF                  (0x0 << 24)
-#define LOCALMEM_ARBITRATION_VGA_PRIORITY_1           (0x1 << 24)
-#define LOCALMEM_ARBITRATION_VGA_PRIORITY_2           (0x2 << 24)
-#define LOCALMEM_ARBITRATION_VGA_PRIORITY_3           (0x3 << 24)
-#define LOCALMEM_ARBITRATION_VGA_PRIORITY_4           (0x4 << 24)
-#define LOCALMEM_ARBITRATION_VGA_PRIORITY_5           (0x5 << 24)
-#define LOCALMEM_ARBITRATION_VGA_PRIORITY_6           (0x6 << 24)
-#define LOCALMEM_ARBITRATION_VGA_PRIORITY_7           (0x7 << 24)
-#define LOCALMEM_ARBITRATION_DMA_MASK                 (0x7 << 20)
-#define LOCALMEM_ARBITRATION_DMA_OFF                  (0x0 << 20)
-#define LOCALMEM_ARBITRATION_DMA_PRIORITY_1           (0x1 << 20)
-#define LOCALMEM_ARBITRATION_DMA_PRIORITY_2           (0x2 << 20)
-#define LOCALMEM_ARBITRATION_DMA_PRIORITY_3           (0x3 << 20)
-#define LOCALMEM_ARBITRATION_DMA_PRIORITY_4           (0x4 << 20)
-#define LOCALMEM_ARBITRATION_DMA_PRIORITY_5           (0x5 << 20)
-#define LOCALMEM_ARBITRATION_DMA_PRIORITY_6           (0x6 << 20)
-#define LOCALMEM_ARBITRATION_DMA_PRIORITY_7           (0x7 << 20)
-#define LOCALMEM_ARBITRATION_ZVPORT1_MASK             (0x7 << 16)
-#define LOCALMEM_ARBITRATION_ZVPORT1_OFF              (0x0 << 16)
-#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_1       (0x1 << 16)
-#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_2       (0x2 << 16)
-#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_3       (0x3 << 16)
-#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_4       (0x4 << 16)
-#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_5       (0x5 << 16)
-#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_6       (0x6 << 16)
-#define LOCALMEM_ARBITRATION_ZVPORT1_PRIORITY_7       (0x7 << 16)
-#define LOCALMEM_ARBITRATION_ZVPORT0_MASK             (0x7 << 12)
-#define LOCALMEM_ARBITRATION_ZVPORT0_OFF              (0x0 << 12)
-#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_1       (0x1 << 12)
-#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_2       (0x2 << 12)
-#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_3       (0x3 << 12)
-#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_4       (0x4 << 12)
-#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_5       (0x5 << 12)
-#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_6       (0x6 << 12)
-#define LOCALMEM_ARBITRATION_ZVPORT0_PRIORITY_7       (0x7 << 12)
-#define LOCALMEM_ARBITRATION_VIDEO_MASK               (0x7 << 8)
-#define LOCALMEM_ARBITRATION_VIDEO_OFF                (0x0 << 8)
-#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_1         (0x1 << 8)
-#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_2         (0x2 << 8)
-#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_3         (0x3 << 8)
-#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_4         (0x4 << 8)
-#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_5         (0x5 << 8)
-#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_6         (0x6 << 8)
-#define LOCALMEM_ARBITRATION_VIDEO_PRIORITY_7         (0x7 << 8)
-#define LOCALMEM_ARBITRATION_PANEL_MASK               (0x7 << 4)
-#define LOCALMEM_ARBITRATION_PANEL_OFF                (0x0 << 4)
-#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_1         (0x1 << 4)
-#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_2         (0x2 << 4)
-#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_3         (0x3 << 4)
-#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_4         (0x4 << 4)
-#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_5         (0x5 << 4)
-#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_6         (0x6 << 4)
-#define LOCALMEM_ARBITRATION_PANEL_PRIORITY_7         (0x7 << 4)
-#define LOCALMEM_ARBITRATION_CRT_MASK                 0x7
-#define LOCALMEM_ARBITRATION_CRT_OFF                  0x0
-#define LOCALMEM_ARBITRATION_CRT_PRIORITY_1           0x1
-#define LOCALMEM_ARBITRATION_CRT_PRIORITY_2           0x2
-#define LOCALMEM_ARBITRATION_CRT_PRIORITY_3           0x3
-#define LOCALMEM_ARBITRATION_CRT_PRIORITY_4           0x4
-#define LOCALMEM_ARBITRATION_CRT_PRIORITY_5           0x5
-#define LOCALMEM_ARBITRATION_CRT_PRIORITY_6           0x6
-#define LOCALMEM_ARBITRATION_CRT_PRIORITY_7           0x7
-
-#define PCIMEM_ARBITRATION                            0x000010
-#define PCIMEM_ARBITRATION_ROTATE                     BIT(28)
-#define PCIMEM_ARBITRATION_VGA_MASK                   (0x7 << 24)
-#define PCIMEM_ARBITRATION_VGA_OFF                    (0x0 << 24)
-#define PCIMEM_ARBITRATION_VGA_PRIORITY_1             (0x1 << 24)
-#define PCIMEM_ARBITRATION_VGA_PRIORITY_2             (0x2 << 24)
-#define PCIMEM_ARBITRATION_VGA_PRIORITY_3             (0x3 << 24)
-#define PCIMEM_ARBITRATION_VGA_PRIORITY_4             (0x4 << 24)
-#define PCIMEM_ARBITRATION_VGA_PRIORITY_5             (0x5 << 24)
-#define PCIMEM_ARBITRATION_VGA_PRIORITY_6             (0x6 << 24)
-#define PCIMEM_ARBITRATION_VGA_PRIORITY_7             (0x7 << 24)
-#define PCIMEM_ARBITRATION_DMA_MASK                   (0x7 << 20)
-#define PCIMEM_ARBITRATION_DMA_OFF                    (0x0 << 20)
-#define PCIMEM_ARBITRATION_DMA_PRIORITY_1             (0x1 << 20)
-#define PCIMEM_ARBITRATION_DMA_PRIORITY_2             (0x2 << 20)
-#define PCIMEM_ARBITRATION_DMA_PRIORITY_3             (0x3 << 20)
-#define PCIMEM_ARBITRATION_DMA_PRIORITY_4             (0x4 << 20)
-#define PCIMEM_ARBITRATION_DMA_PRIORITY_5             (0x5 << 20)
-#define PCIMEM_ARBITRATION_DMA_PRIORITY_6             (0x6 << 20)
-#define PCIMEM_ARBITRATION_DMA_PRIORITY_7             (0x7 << 20)
-#define PCIMEM_ARBITRATION_ZVPORT1_MASK               (0x7 << 16)
-#define PCIMEM_ARBITRATION_ZVPORT1_OFF                (0x0 << 16)
-#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_1         (0x1 << 16)
-#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_2         (0x2 << 16)
-#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_3         (0x3 << 16)
-#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_4         (0x4 << 16)
-#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_5         (0x5 << 16)
-#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_6         (0x6 << 16)
-#define PCIMEM_ARBITRATION_ZVPORT1_PRIORITY_7         (0x7 << 16)
-#define PCIMEM_ARBITRATION_ZVPORT0_MASK               (0x7 << 12)
-#define PCIMEM_ARBITRATION_ZVPORT0_OFF                (0x0 << 12)
-#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_1         (0x1 << 12)
-#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_2         (0x2 << 12)
-#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_3         (0x3 << 12)
-#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_4         (0x4 << 12)
-#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_5         (0x5 << 12)
-#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_6         (0x6 << 12)
-#define PCIMEM_ARBITRATION_ZVPORT0_PRIORITY_7         (0x7 << 12)
-#define PCIMEM_ARBITRATION_VIDEO_MASK                 (0x7 << 8)
-#define PCIMEM_ARBITRATION_VIDEO_OFF                  (0x0 << 8)
-#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_1           (0x1 << 8)
-#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_2           (0x2 << 8)
-#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_3           (0x3 << 8)
-#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_4           (0x4 << 8)
-#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_5           (0x5 << 8)
-#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_6           (0x6 << 8)
-#define PCIMEM_ARBITRATION_VIDEO_PRIORITY_7           (0x7 << 8)
-#define PCIMEM_ARBITRATION_PANEL_MASK                 (0x7 << 4)
-#define PCIMEM_ARBITRATION_PANEL_OFF                  (0x0 << 4)
-#define PCIMEM_ARBITRATION_PANEL_PRIORITY_1           (0x1 << 4)
-#define PCIMEM_ARBITRATION_PANEL_PRIORITY_2           (0x2 << 4)
-#define PCIMEM_ARBITRATION_PANEL_PRIORITY_3           (0x3 << 4)
-#define PCIMEM_ARBITRATION_PANEL_PRIORITY_4           (0x4 << 4)
-#define PCIMEM_ARBITRATION_PANEL_PRIORITY_5           (0x5 << 4)
-#define PCIMEM_ARBITRATION_PANEL_PRIORITY_6           (0x6 << 4)
-#define PCIMEM_ARBITRATION_PANEL_PRIORITY_7           (0x7 << 4)
-#define PCIMEM_ARBITRATION_CRT_MASK                   0x7
-#define PCIMEM_ARBITRATION_CRT_OFF                    0x0
-#define PCIMEM_ARBITRATION_CRT_PRIORITY_1             0x1
-#define PCIMEM_ARBITRATION_CRT_PRIORITY_2             0x2
-#define PCIMEM_ARBITRATION_CRT_PRIORITY_3             0x3
-#define PCIMEM_ARBITRATION_CRT_PRIORITY_4             0x4
-#define PCIMEM_ARBITRATION_CRT_PRIORITY_5             0x5
-#define PCIMEM_ARBITRATION_CRT_PRIORITY_6             0x6
-#define PCIMEM_ARBITRATION_CRT_PRIORITY_7             0x7
-
-#define RAW_INT                                       0x000020
-#define RAW_INT_ZVPORT1_VSYNC                         BIT(4)
-#define RAW_INT_ZVPORT0_VSYNC                         BIT(3)
-#define RAW_INT_CRT_VSYNC                             BIT(2)
-#define RAW_INT_PANEL_VSYNC                           BIT(1)
-#define RAW_INT_VGA_VSYNC                             BIT(0)
-
-#define INT_STATUS                                    0x000024
-#define INT_STATUS_GPIO31                             BIT(31)
-#define INT_STATUS_GPIO30                             BIT(30)
-#define INT_STATUS_GPIO29                             BIT(29)
-#define INT_STATUS_GPIO28                             BIT(28)
-#define INT_STATUS_GPIO27                             BIT(27)
-#define INT_STATUS_GPIO26                             BIT(26)
-#define INT_STATUS_GPIO25                             BIT(25)
-#define INT_STATUS_I2C                                BIT(12)
-#define INT_STATUS_PWM                                BIT(11)
-#define INT_STATUS_DMA1                               BIT(10)
-#define INT_STATUS_DMA0                               BIT(9)
-#define INT_STATUS_PCI                                BIT(8)
-#define INT_STATUS_SSP1                               BIT(7)
-#define INT_STATUS_SSP0                               BIT(6)
-#define INT_STATUS_DE                                 BIT(5)
-#define INT_STATUS_ZVPORT1_VSYNC                      BIT(4)
-#define INT_STATUS_ZVPORT0_VSYNC                      BIT(3)
-#define INT_STATUS_CRT_VSYNC                          BIT(2)
-#define INT_STATUS_PANEL_VSYNC                        BIT(1)
-#define INT_STATUS_VGA_VSYNC                          BIT(0)
-
-#define INT_MASK                                      0x000028
-#define INT_MASK_GPIO31                               BIT(31)
-#define INT_MASK_GPIO30                               BIT(30)
-#define INT_MASK_GPIO29                               BIT(29)
-#define INT_MASK_GPIO28                               BIT(28)
-#define INT_MASK_GPIO27                               BIT(27)
-#define INT_MASK_GPIO26                               BIT(26)
-#define INT_MASK_GPIO25                               BIT(25)
-#define INT_MASK_I2C                                  BIT(12)
-#define INT_MASK_PWM                                  BIT(11)
-#define INT_MASK_DMA1                                 BIT(10)
-#define INT_MASK_DMA                                  BIT(9)
-#define INT_MASK_PCI                                  BIT(8)
-#define INT_MASK_SSP1                                 BIT(7)
-#define INT_MASK_SSP0                                 BIT(6)
-#define INT_MASK_DE                                   BIT(5)
-#define INT_MASK_ZVPORT1_VSYNC                        BIT(4)
-#define INT_MASK_ZVPORT0_VSYNC                        BIT(3)
-#define INT_MASK_CRT_VSYNC                            BIT(2)
-#define INT_MASK_PANEL_VSYNC                          BIT(1)
-#define INT_MASK_VGA_VSYNC                            BIT(0)
 
 #define CURRENT_GATE                                  0x000040
 #define CURRENT_GATE_MCLK_MASK                        (0x3 << 14)
@@ -317,89 +60,29 @@
     #define CURRENT_GATE_M2XCLK_DIV_3                 (0x2 << 12)
     #define CURRENT_GATE_M2XCLK_DIV_4                 (0x3 << 12)
 #endif
-#define CURRENT_GATE_VGA                              BIT(10)
-#define CURRENT_GATE_PWM                              BIT(9)
-#define CURRENT_GATE_I2C                              BIT(8)
-#define CURRENT_GATE_SSP                              BIT(7)
 #define CURRENT_GATE_GPIO                             BIT(6)
-#define CURRENT_GATE_ZVPORT                           BIT(5)
 #define CURRENT_GATE_CSC                              BIT(4)
 #define CURRENT_GATE_DE                               BIT(3)
 #define CURRENT_GATE_DISPLAY                          BIT(2)
 #define CURRENT_GATE_LOCALMEM                         BIT(1)
-#define CURRENT_GATE_DMA                              BIT(0)
 
 #define MODE0_GATE                                    0x000044
-#define MODE0_GATE_MCLK_MASK                          (0x3 << 14)
-#define MODE0_GATE_MCLK_112MHZ                        (0x0 << 14)
-#define MODE0_GATE_MCLK_84MHZ                         (0x1 << 14)
-#define MODE0_GATE_MCLK_56MHZ                         (0x2 << 14)
-#define MODE0_GATE_MCLK_42MHZ                         (0x3 << 14)
-#define MODE0_GATE_M2XCLK_MASK                        (0x3 << 12)
-#define MODE0_GATE_M2XCLK_336MHZ                      (0x0 << 12)
-#define MODE0_GATE_M2XCLK_168MHZ                      (0x1 << 12)
-#define MODE0_GATE_M2XCLK_112MHZ                      (0x2 << 12)
-#define MODE0_GATE_M2XCLK_84MHZ                       (0x3 << 12)
-#define MODE0_GATE_VGA                                BIT(10)
-#define MODE0_GATE_PWM                                BIT(9)
-#define MODE0_GATE_I2C                                BIT(8)
-#define MODE0_GATE_SSP                                BIT(7)
 #define MODE0_GATE_GPIO                               BIT(6)
-#define MODE0_GATE_ZVPORT                             BIT(5)
-#define MODE0_GATE_CSC                                BIT(4)
-#define MODE0_GATE_DE                                 BIT(3)
-#define MODE0_GATE_DISPLAY                            BIT(2)
-#define MODE0_GATE_LOCALMEM                           BIT(1)
-#define MODE0_GATE_DMA                                BIT(0)
 
 #define MODE1_GATE                                    0x000048
-#define MODE1_GATE_MCLK_MASK                          (0x3 << 14)
-#define MODE1_GATE_MCLK_112MHZ                        (0x0 << 14)
-#define MODE1_GATE_MCLK_84MHZ                         (0x1 << 14)
-#define MODE1_GATE_MCLK_56MHZ                         (0x2 << 14)
-#define MODE1_GATE_MCLK_42MHZ                         (0x3 << 14)
-#define MODE1_GATE_M2XCLK_MASK                        (0x3 << 12)
-#define MODE1_GATE_M2XCLK_336MHZ                      (0x0 << 12)
-#define MODE1_GATE_M2XCLK_168MHZ                      (0x1 << 12)
-#define MODE1_GATE_M2XCLK_112MHZ                      (0x2 << 12)
-#define MODE1_GATE_M2XCLK_84MHZ                       (0x3 << 12)
-#define MODE1_GATE_VGA                                BIT(10)
-#define MODE1_GATE_PWM                                BIT(9)
-#define MODE1_GATE_I2C                                BIT(8)
-#define MODE1_GATE_SSP                                BIT(7)
-#define MODE1_GATE_GPIO                               BIT(6)
-#define MODE1_GATE_ZVPORT                             BIT(5)
-#define MODE1_GATE_CSC                                BIT(4)
-#define MODE1_GATE_DE                                 BIT(3)
-#define MODE1_GATE_DISPLAY                            BIT(2)
-#define MODE1_GATE_LOCALMEM                           BIT(1)
-#define MODE1_GATE_DMA                                BIT(0)
 
 #define POWER_MODE_CTRL                               0x00004C
 #ifdef VALIDATION_CHIP
     #define POWER_MODE_CTRL_336CLK                    BIT(4)
 #endif
 #define POWER_MODE_CTRL_OSC_INPUT                     BIT(3)
-#define POWER_MODE_CTRL_ACPI                          BIT(2)
 #define POWER_MODE_CTRL_MODE_MASK                     (0x3 << 0)
 #define POWER_MODE_CTRL_MODE_MODE0                    (0x0 << 0)
 #define POWER_MODE_CTRL_MODE_MODE1                    (0x1 << 0)
 #define POWER_MODE_CTRL_MODE_SLEEP                    (0x2 << 0)
 
-#define PCI_MASTER_BASE                               0x000050
-#define PCI_MASTER_BASE_ADDRESS_MASK                  0xff
-
-#define DEVICE_ID                                     0x000054
-#define DEVICE_ID_DEVICE_ID_MASK                      (0xffff << 16)
-#define DEVICE_ID_REVISION_ID_MASK                    0xff
-
-#define PLL_CLK_COUNT                                 0x000058
-#define PLL_CLK_COUNT_COUNTER_MASK                    0xffff
-
 #define PANEL_PLL_CTRL                                0x00005C
-#define PLL_CTRL_BYPASS                               BIT(18)
 #define PLL_CTRL_POWER                                BIT(17)
-#define PLL_CTRL_INPUT                                BIT(16)
 #ifdef VALIDATION_CHIP
     #define PLL_CTRL_OD_SHIFT                         14
     #define PLL_CTRL_OD_MASK                          (0x3 << 14)
@@ -416,172 +99,37 @@
 
 #define CRT_PLL_CTRL                                  0x000060
 
-#define VGA_PLL0_CTRL                                 0x000064
-
-#define VGA_PLL1_CTRL                                 0x000068
-
-#define SCRATCH_DATA                                  0x00006c
-
 #ifndef VALIDATION_CHIP
 
 #define MXCLK_PLL_CTRL                                0x000070
 
 #define VGA_CONFIGURATION                             0x000088
-#define VGA_CONFIGURATION_USER_DEFINE_MASK            (0x3 << 4)
 #define VGA_CONFIGURATION_PLL                         BIT(2)
 #define VGA_CONFIGURATION_MODE                        BIT(1)
 
 #endif
 
 #define GPIO_DATA                                       0x010000
-#define GPIO_DATA_31                                    BIT(31)
-#define GPIO_DATA_30                                    BIT(30)
-#define GPIO_DATA_29                                    BIT(29)
-#define GPIO_DATA_28                                    BIT(28)
-#define GPIO_DATA_27                                    BIT(27)
-#define GPIO_DATA_26                                    BIT(26)
-#define GPIO_DATA_25                                    BIT(25)
-#define GPIO_DATA_24                                    BIT(24)
-#define GPIO_DATA_23                                    BIT(23)
-#define GPIO_DATA_22                                    BIT(22)
-#define GPIO_DATA_21                                    BIT(21)
-#define GPIO_DATA_20                                    BIT(20)
-#define GPIO_DATA_19                                    BIT(19)
-#define GPIO_DATA_18                                    BIT(18)
-#define GPIO_DATA_17                                    BIT(17)
-#define GPIO_DATA_16                                    BIT(16)
-#define GPIO_DATA_15                                    BIT(15)
-#define GPIO_DATA_14                                    BIT(14)
-#define GPIO_DATA_13                                    BIT(13)
-#define GPIO_DATA_12                                    BIT(12)
-#define GPIO_DATA_11                                    BIT(11)
-#define GPIO_DATA_10                                    BIT(10)
-#define GPIO_DATA_9                                     BIT(9)
-#define GPIO_DATA_8                                     BIT(8)
-#define GPIO_DATA_7                                     BIT(7)
-#define GPIO_DATA_6                                     BIT(6)
-#define GPIO_DATA_5                                     BIT(5)
-#define GPIO_DATA_4                                     BIT(4)
-#define GPIO_DATA_3                                     BIT(3)
-#define GPIO_DATA_2                                     BIT(2)
-#define GPIO_DATA_1                                     BIT(1)
-#define GPIO_DATA_0                                     BIT(0)
 
 #define GPIO_DATA_DIRECTION                             0x010004
-#define GPIO_DATA_DIRECTION_31                          BIT(31)
-#define GPIO_DATA_DIRECTION_30                          BIT(30)
-#define GPIO_DATA_DIRECTION_29                          BIT(29)
-#define GPIO_DATA_DIRECTION_28                          BIT(28)
-#define GPIO_DATA_DIRECTION_27                          BIT(27)
-#define GPIO_DATA_DIRECTION_26                          BIT(26)
-#define GPIO_DATA_DIRECTION_25                          BIT(25)
-#define GPIO_DATA_DIRECTION_24                          BIT(24)
-#define GPIO_DATA_DIRECTION_23                          BIT(23)
-#define GPIO_DATA_DIRECTION_22                          BIT(22)
-#define GPIO_DATA_DIRECTION_21                          BIT(21)
-#define GPIO_DATA_DIRECTION_20                          BIT(20)
-#define GPIO_DATA_DIRECTION_19                          BIT(19)
-#define GPIO_DATA_DIRECTION_18                          BIT(18)
-#define GPIO_DATA_DIRECTION_17                          BIT(17)
-#define GPIO_DATA_DIRECTION_16                          BIT(16)
-#define GPIO_DATA_DIRECTION_15                          BIT(15)
-#define GPIO_DATA_DIRECTION_14                          BIT(14)
-#define GPIO_DATA_DIRECTION_13                          BIT(13)
-#define GPIO_DATA_DIRECTION_12                          BIT(12)
-#define GPIO_DATA_DIRECTION_11                          BIT(11)
-#define GPIO_DATA_DIRECTION_10                          BIT(10)
-#define GPIO_DATA_DIRECTION_9                           BIT(9)
-#define GPIO_DATA_DIRECTION_8                           BIT(8)
-#define GPIO_DATA_DIRECTION_7                           BIT(7)
-#define GPIO_DATA_DIRECTION_6                           BIT(6)
-#define GPIO_DATA_DIRECTION_5                           BIT(5)
-#define GPIO_DATA_DIRECTION_4                           BIT(4)
-#define GPIO_DATA_DIRECTION_3                           BIT(3)
-#define GPIO_DATA_DIRECTION_2                           BIT(2)
-#define GPIO_DATA_DIRECTION_1                           BIT(1)
-#define GPIO_DATA_DIRECTION_0                           BIT(0)
-
-#define GPIO_INTERRUPT_SETUP                            0x010008
-#define GPIO_INTERRUPT_SETUP_TRIGGER_31                 BIT(22)
-#define GPIO_INTERRUPT_SETUP_TRIGGER_30                 BIT(21)
-#define GPIO_INTERRUPT_SETUP_TRIGGER_29                 BIT(20)
-#define GPIO_INTERRUPT_SETUP_TRIGGER_28                 BIT(19)
-#define GPIO_INTERRUPT_SETUP_TRIGGER_27                 BIT(18)
-#define GPIO_INTERRUPT_SETUP_TRIGGER_26                 BIT(17)
-#define GPIO_INTERRUPT_SETUP_TRIGGER_25                 BIT(16)
-#define GPIO_INTERRUPT_SETUP_ACTIVE_31                  BIT(14)
-#define GPIO_INTERRUPT_SETUP_ACTIVE_30                  BIT(13)
-#define GPIO_INTERRUPT_SETUP_ACTIVE_29                  BIT(12)
-#define GPIO_INTERRUPT_SETUP_ACTIVE_28                  BIT(11)
-#define GPIO_INTERRUPT_SETUP_ACTIVE_27                  BIT(10)
-#define GPIO_INTERRUPT_SETUP_ACTIVE_26                  BIT(9)
-#define GPIO_INTERRUPT_SETUP_ACTIVE_25                  BIT(8)
-#define GPIO_INTERRUPT_SETUP_ENABLE_31                  BIT(6)
-#define GPIO_INTERRUPT_SETUP_ENABLE_30                  BIT(5)
-#define GPIO_INTERRUPT_SETUP_ENABLE_29                  BIT(4)
-#define GPIO_INTERRUPT_SETUP_ENABLE_28                  BIT(3)
-#define GPIO_INTERRUPT_SETUP_ENABLE_27                  BIT(2)
-#define GPIO_INTERRUPT_SETUP_ENABLE_26                  BIT(1)
-#define GPIO_INTERRUPT_SETUP_ENABLE_25                  BIT(0)
-
-#define GPIO_INTERRUPT_STATUS                           0x01000C
-#define GPIO_INTERRUPT_STATUS_31                        BIT(22)
-#define GPIO_INTERRUPT_STATUS_30                        BIT(21)
-#define GPIO_INTERRUPT_STATUS_29                        BIT(20)
-#define GPIO_INTERRUPT_STATUS_28                        BIT(19)
-#define GPIO_INTERRUPT_STATUS_27                        BIT(18)
-#define GPIO_INTERRUPT_STATUS_26                        BIT(17)
-#define GPIO_INTERRUPT_STATUS_25                        BIT(16)
 
 #define PANEL_DISPLAY_CTRL                            0x080000
 #define PANEL_DISPLAY_CTRL_RESERVED_MASK              0xc0f08000
 #define PANEL_DISPLAY_CTRL_SELECT_SHIFT               28
 #define PANEL_DISPLAY_CTRL_SELECT_MASK                (0x3 << 28)
-#define PANEL_DISPLAY_CTRL_SELECT_PANEL               (0x0 << 28)
-#define PANEL_DISPLAY_CTRL_SELECT_VGA                 (0x1 << 28)
-#define PANEL_DISPLAY_CTRL_SELECT_CRT                 (0x2 << 28)
 #define PANEL_DISPLAY_CTRL_FPEN                       BIT(27)
 #define PANEL_DISPLAY_CTRL_VBIASEN                    BIT(26)
 #define PANEL_DISPLAY_CTRL_DATA                       BIT(25)
-#define PANEL_DISPLAY_CTRL_FPVDDEN                    BIT(24)
 #define PANEL_DISPLAY_CTRL_DUAL_DISPLAY               BIT(19)
 #define PANEL_DISPLAY_CTRL_DOUBLE_PIXEL               BIT(18)
-#define PANEL_DISPLAY_CTRL_FIFO                       (0x3 << 16)
-#define PANEL_DISPLAY_CTRL_FIFO_1                     (0x0 << 16)
-#define PANEL_DISPLAY_CTRL_FIFO_3                     (0x1 << 16)
-#define PANEL_DISPLAY_CTRL_FIFO_7                     (0x2 << 16)
-#define PANEL_DISPLAY_CTRL_FIFO_11                    (0x3 << 16)
 #define DISPLAY_CTRL_CLOCK_PHASE                      BIT(14)
 #define DISPLAY_CTRL_VSYNC_PHASE                      BIT(13)
 #define DISPLAY_CTRL_HSYNC_PHASE                      BIT(12)
 #define PANEL_DISPLAY_CTRL_VSYNC                      BIT(11)
-#define PANEL_DISPLAY_CTRL_CAPTURE_TIMING             BIT(10)
-#define PANEL_DISPLAY_CTRL_COLOR_KEY                  BIT(9)
 #define DISPLAY_CTRL_TIMING                           BIT(8)
-#define PANEL_DISPLAY_CTRL_VERTICAL_PAN_DIR           BIT(7)
-#define PANEL_DISPLAY_CTRL_VERTICAL_PAN               BIT(6)
-#define PANEL_DISPLAY_CTRL_HORIZONTAL_PAN_DIR         BIT(5)
-#define PANEL_DISPLAY_CTRL_HORIZONTAL_PAN             BIT(4)
-#define DISPLAY_CTRL_GAMMA                            BIT(3)
 #define DISPLAY_CTRL_PLANE                            BIT(2)
-#define PANEL_DISPLAY_CTRL_FORMAT                     (0x3 << 0)
-#define PANEL_DISPLAY_CTRL_FORMAT_8                   (0x0 << 0)
-#define PANEL_DISPLAY_CTRL_FORMAT_16                  (0x1 << 0)
-#define PANEL_DISPLAY_CTRL_FORMAT_32                  (0x2 << 0)
-
-#define PANEL_PAN_CTRL                                0x080004
-#define PANEL_PAN_CTRL_VERTICAL_PAN_MASK              (0xff << 24)
-#define PANEL_PAN_CTRL_VERTICAL_VSYNC_MASK            (0x3f << 16)
-#define PANEL_PAN_CTRL_HORIZONTAL_PAN_MASK            (0xff << 8)
-#define PANEL_PAN_CTRL_HORIZONTAL_VSYNC_MASK          0x3f
-
-#define PANEL_COLOR_KEY                               0x080008
-#define PANEL_COLOR_KEY_MASK_MASK                     (0xffff << 16)
-#define PANEL_COLOR_KEY_VALUE_MASK                    0xffff
 
 #define PANEL_FB_ADDRESS                              0x08000C
-#define PANEL_FB_ADDRESS_STATUS                       BIT(31)
-#define PANEL_FB_ADDRESS_EXT                          BIT(27)
 #define PANEL_FB_ADDRESS_ADDRESS_MASK                 0x1ffffff
 
 #define PANEL_FB_WIDTH                                0x080010
@@ -600,9 +148,6 @@
 #define PANEL_WINDOW_HEIGHT_Y_MASK                    0xfff
 
 #define PANEL_PLANE_TL                                0x08001C
-#define PANEL_PLANE_TL_TOP_SHIFT                      16
-#define PANEL_PLANE_TL_TOP_MASK                       (0x7ff << 16)
-#define PANEL_PLANE_TL_LEFT_MASK                      0x7ff
 
 #define PANEL_PLANE_BR                                0x080020
 #define PANEL_PLANE_BR_BOTTOM_SHIFT                   16
@@ -629,369 +174,11 @@
 #define PANEL_VERTICAL_SYNC_HEIGHT_MASK               (0x3f << 16)
 #define PANEL_VERTICAL_SYNC_START_MASK                0x7ff
 
-#define PANEL_CURRENT_LINE                            0x080034
-#define PANEL_CURRENT_LINE_LINE_MASK                  0x7ff
-
-/* Video Control */
-
-#define VIDEO_DISPLAY_CTRL                              0x080040
-#define VIDEO_DISPLAY_CTRL_LINE_BUFFER                  BIT(18)
-#define VIDEO_DISPLAY_CTRL_FIFO_MASK                    (0x3 << 16)
-#define VIDEO_DISPLAY_CTRL_FIFO_1                       (0x0 << 16)
-#define VIDEO_DISPLAY_CTRL_FIFO_3                       (0x1 << 16)
-#define VIDEO_DISPLAY_CTRL_FIFO_7                       (0x2 << 16)
-#define VIDEO_DISPLAY_CTRL_FIFO_11                      (0x3 << 16)
-#define VIDEO_DISPLAY_CTRL_BUFFER                       BIT(15)
-#define VIDEO_DISPLAY_CTRL_CAPTURE                      BIT(14)
-#define VIDEO_DISPLAY_CTRL_DOUBLE_BUFFER                BIT(13)
-#define VIDEO_DISPLAY_CTRL_BYTE_SWAP                    BIT(12)
-#define VIDEO_DISPLAY_CTRL_VERTICAL_SCALE               BIT(11)
-#define VIDEO_DISPLAY_CTRL_HORIZONTAL_SCALE             BIT(10)
-#define VIDEO_DISPLAY_CTRL_VERTICAL_MODE                BIT(9)
-#define VIDEO_DISPLAY_CTRL_HORIZONTAL_MODE              BIT(8)
-#define VIDEO_DISPLAY_CTRL_PIXEL_MASK                   (0xf << 4)
-#define VIDEO_DISPLAY_CTRL_GAMMA                        BIT(3)
-#define VIDEO_DISPLAY_CTRL_FORMAT_MASK                  0x3
-#define VIDEO_DISPLAY_CTRL_FORMAT_8                     0x0
-#define VIDEO_DISPLAY_CTRL_FORMAT_16                    0x1
-#define VIDEO_DISPLAY_CTRL_FORMAT_32                    0x2
-#define VIDEO_DISPLAY_CTRL_FORMAT_YUV                   0x3
-
-#define VIDEO_FB_0_ADDRESS                            0x080044
-#define VIDEO_FB_0_ADDRESS_STATUS                     BIT(31)
-#define VIDEO_FB_0_ADDRESS_EXT                        BIT(27)
-#define VIDEO_FB_0_ADDRESS_ADDRESS_MASK               0x3ffffff
-
-#define VIDEO_FB_WIDTH                                0x080048
-#define VIDEO_FB_WIDTH_WIDTH_MASK                     (0x3fff << 16)
-#define VIDEO_FB_WIDTH_OFFSET_MASK                    0x3fff
-
-#define VIDEO_FB_0_LAST_ADDRESS                       0x08004C
-#define VIDEO_FB_0_LAST_ADDRESS_EXT                   BIT(27)
-#define VIDEO_FB_0_LAST_ADDRESS_ADDRESS_MASK          0x3ffffff
-
-#define VIDEO_PLANE_TL                                0x080050
-#define VIDEO_PLANE_TL_TOP_MASK                       (0x7ff << 16)
-#define VIDEO_PLANE_TL_LEFT_MASK                      0x7ff
-
-#define VIDEO_PLANE_BR                                0x080054
-#define VIDEO_PLANE_BR_BOTTOM_MASK                    (0x7ff << 16)
-#define VIDEO_PLANE_BR_RIGHT_MASK                     0x7ff
-
-#define VIDEO_SCALE                                   0x080058
-#define VIDEO_SCALE_VERTICAL_MODE                     BIT(31)
-#define VIDEO_SCALE_VERTICAL_SCALE_MASK               (0xfff << 16)
-#define VIDEO_SCALE_HORIZONTAL_MODE                   BIT(15)
-#define VIDEO_SCALE_HORIZONTAL_SCALE_MASK             0xfff
-
-#define VIDEO_INITIAL_SCALE                           0x08005C
-#define VIDEO_INITIAL_SCALE_FB_1_MASK                 (0xfff << 16)
-#define VIDEO_INITIAL_SCALE_FB_0_MASK                 0xfff
-
-#define VIDEO_YUV_CONSTANTS                           0x080060
-#define VIDEO_YUV_CONSTANTS_Y_MASK                    (0xff << 24)
-#define VIDEO_YUV_CONSTANTS_R_MASK                    (0xff << 16)
-#define VIDEO_YUV_CONSTANTS_G_MASK                    (0xff << 8)
-#define VIDEO_YUV_CONSTANTS_B_MASK                    0xff
-
-#define VIDEO_FB_1_ADDRESS                            0x080064
-#define VIDEO_FB_1_ADDRESS_STATUS                     BIT(31)
-#define VIDEO_FB_1_ADDRESS_EXT                        BIT(27)
-#define VIDEO_FB_1_ADDRESS_ADDRESS_MASK               0x3ffffff
-
-#define VIDEO_FB_1_LAST_ADDRESS                       0x080068
-#define VIDEO_FB_1_LAST_ADDRESS_EXT                   BIT(27)
-#define VIDEO_FB_1_LAST_ADDRESS_ADDRESS_MASK          0x3ffffff
-
-/* Video Alpha Control */
-
-#define VIDEO_ALPHA_DISPLAY_CTRL                        0x080080
-#define VIDEO_ALPHA_DISPLAY_CTRL_SELECT                 BIT(28)
-#define VIDEO_ALPHA_DISPLAY_CTRL_ALPHA_MASK             (0xf << 24)
-#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_MASK              (0x3 << 16)
-#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_1                 (0x0 << 16)
-#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_3                 (0x1 << 16)
-#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_7                 (0x2 << 16)
-#define VIDEO_ALPHA_DISPLAY_CTRL_FIFO_11                (0x3 << 16)
-#define VIDEO_ALPHA_DISPLAY_CTRL_VERT_SCALE             BIT(11)
-#define VIDEO_ALPHA_DISPLAY_CTRL_HORZ_SCALE             BIT(10)
-#define VIDEO_ALPHA_DISPLAY_CTRL_VERT_MODE              BIT(9)
-#define VIDEO_ALPHA_DISPLAY_CTRL_HORZ_MODE              BIT(8)
-#define VIDEO_ALPHA_DISPLAY_CTRL_PIXEL_MASK             (0xf << 4)
-#define VIDEO_ALPHA_DISPLAY_CTRL_CHROMA_KEY             BIT(3)
-#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_MASK            0x3
-#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_8               0x0
-#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_16              0x1
-#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4       0x2
-#define VIDEO_ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4_4_4   0x3
-
-#define VIDEO_ALPHA_FB_ADDRESS                        0x080084
-#define VIDEO_ALPHA_FB_ADDRESS_STATUS                 BIT(31)
-#define VIDEO_ALPHA_FB_ADDRESS_EXT                    BIT(27)
-#define VIDEO_ALPHA_FB_ADDRESS_ADDRESS_MASK           0x3ffffff
-
-#define VIDEO_ALPHA_FB_WIDTH                          0x080088
-#define VIDEO_ALPHA_FB_WIDTH_WIDTH_MASK               (0x3fff << 16)
-#define VIDEO_ALPHA_FB_WIDTH_OFFSET_MASK              0x3fff
-
-#define VIDEO_ALPHA_FB_LAST_ADDRESS                   0x08008C
-#define VIDEO_ALPHA_FB_LAST_ADDRESS_EXT               BIT(27)
-#define VIDEO_ALPHA_FB_LAST_ADDRESS_ADDRESS_MASK      0x3ffffff
-
-#define VIDEO_ALPHA_PLANE_TL                          0x080090
-#define VIDEO_ALPHA_PLANE_TL_TOP_MASK                 (0x7ff << 16)
-#define VIDEO_ALPHA_PLANE_TL_LEFT_MASK                0x7ff
-
-#define VIDEO_ALPHA_PLANE_BR                          0x080094
-#define VIDEO_ALPHA_PLANE_BR_BOTTOM_MASK              (0x7ff << 16)
-#define VIDEO_ALPHA_PLANE_BR_RIGHT_MASK               0x7ff
-
-#define VIDEO_ALPHA_SCALE                             0x080098
-#define VIDEO_ALPHA_SCALE_VERTICAL_MODE               BIT(31)
-#define VIDEO_ALPHA_SCALE_VERTICAL_SCALE_MASK         (0xfff << 16)
-#define VIDEO_ALPHA_SCALE_HORIZONTAL_MODE             BIT(15)
-#define VIDEO_ALPHA_SCALE_HORIZONTAL_SCALE_MASK       0xfff
-
-#define VIDEO_ALPHA_INITIAL_SCALE                     0x08009C
-#define VIDEO_ALPHA_INITIAL_SCALE_VERTICAL_MASK       (0xfff << 16)
-#define VIDEO_ALPHA_INITIAL_SCALE_HORIZONTAL_MASK     0xfff
-
-#define VIDEO_ALPHA_CHROMA_KEY                        0x0800A0
-#define VIDEO_ALPHA_CHROMA_KEY_MASK_MASK              (0xffff << 16)
-#define VIDEO_ALPHA_CHROMA_KEY_VALUE_MASK             0xffff
-
-#define VIDEO_ALPHA_COLOR_LOOKUP_01                   0x0800A4
-#define VIDEO_ALPHA_COLOR_LOOKUP_01_1_MASK            (0xffff << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_01_1_RED_MASK        (0x1f << 27)
-#define VIDEO_ALPHA_COLOR_LOOKUP_01_1_GREEN_MASK      (0x3f << 21)
-#define VIDEO_ALPHA_COLOR_LOOKUP_01_1_BLUE_MASK       (0x1f << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_01_0_MASK            0xffff
-#define VIDEO_ALPHA_COLOR_LOOKUP_01_0_RED_MASK        (0x1f << 11)
-#define VIDEO_ALPHA_COLOR_LOOKUP_01_0_GREEN_MASK      (0x3f << 5)
-#define VIDEO_ALPHA_COLOR_LOOKUP_01_0_BLUE_MASK       0x1f
-
-#define VIDEO_ALPHA_COLOR_LOOKUP_23                   0x0800A8
-#define VIDEO_ALPHA_COLOR_LOOKUP_23_3_MASK            (0xffff << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_23_3_RED_MASK        (0x1f << 27)
-#define VIDEO_ALPHA_COLOR_LOOKUP_23_3_GREEN_MASK      (0x3f << 21)
-#define VIDEO_ALPHA_COLOR_LOOKUP_23_3_BLUE_MASK       (0x1f << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_23_2_MASK            0xffff
-#define VIDEO_ALPHA_COLOR_LOOKUP_23_2_RED_MASK        (0x1f << 11)
-#define VIDEO_ALPHA_COLOR_LOOKUP_23_2_GREEN_MASK      (0x3f << 5)
-#define VIDEO_ALPHA_COLOR_LOOKUP_23_2_BLUE_MASK       0x1f
-
-#define VIDEO_ALPHA_COLOR_LOOKUP_45                   0x0800AC
-#define VIDEO_ALPHA_COLOR_LOOKUP_45_5_MASK            (0xffff << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_45_5_RED_MASK        (0x1f << 27)
-#define VIDEO_ALPHA_COLOR_LOOKUP_45_5_GREEN_MASK      (0x3f << 21)
-#define VIDEO_ALPHA_COLOR_LOOKUP_45_5_BLUE_MASK       (0x1f << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_45_4_MASK            0xffff
-#define VIDEO_ALPHA_COLOR_LOOKUP_45_4_RED_MASK        (0x1f << 11)
-#define VIDEO_ALPHA_COLOR_LOOKUP_45_4_GREEN_MASK      (0x3f << 5)
-#define VIDEO_ALPHA_COLOR_LOOKUP_45_4_BLUE_MASK       0x1f
-
-#define VIDEO_ALPHA_COLOR_LOOKUP_67                   0x0800B0
-#define VIDEO_ALPHA_COLOR_LOOKUP_67_7_MASK            (0xffff << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_67_7_RED_MASK        (0x1f << 27)
-#define VIDEO_ALPHA_COLOR_LOOKUP_67_7_GREEN_MASK      (0x3f << 21)
-#define VIDEO_ALPHA_COLOR_LOOKUP_67_7_BLUE_MASK       (0x1f << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_67_6_MASK            0xffff
-#define VIDEO_ALPHA_COLOR_LOOKUP_67_6_RED_MASK        (0x1f << 11)
-#define VIDEO_ALPHA_COLOR_LOOKUP_67_6_GREEN_MASK      (0x3f << 5)
-#define VIDEO_ALPHA_COLOR_LOOKUP_67_6_BLUE_MASK       0x1f
-
-#define VIDEO_ALPHA_COLOR_LOOKUP_89                   0x0800B4
-#define VIDEO_ALPHA_COLOR_LOOKUP_89_9_MASK            (0xffff << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_89_9_RED_MASK        (0x1f << 27)
-#define VIDEO_ALPHA_COLOR_LOOKUP_89_9_GREEN_MASK      (0x3f << 21)
-#define VIDEO_ALPHA_COLOR_LOOKUP_89_9_BLUE_MASK       (0x1f << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_89_8_MASK            0xffff
-#define VIDEO_ALPHA_COLOR_LOOKUP_89_8_RED_MASK        (0x1f << 11)
-#define VIDEO_ALPHA_COLOR_LOOKUP_89_8_GREEN_MASK      (0x3f << 5)
-#define VIDEO_ALPHA_COLOR_LOOKUP_89_8_BLUE_MASK       0x1f
-
-#define VIDEO_ALPHA_COLOR_LOOKUP_AB                   0x0800B8
-#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B_MASK            (0xffff << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B_RED_MASK        (0x1f << 27)
-#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B_GREEN_MASK      (0x3f << 21)
-#define VIDEO_ALPHA_COLOR_LOOKUP_AB_B_BLUE_MASK       (0x1f << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A_MASK            0xffff
-#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A_RED_MASK        (0x1f << 11)
-#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A_GREEN_MASK      (0x3f << 5)
-#define VIDEO_ALPHA_COLOR_LOOKUP_AB_A_BLUE_MASK       0x1f
-
-#define VIDEO_ALPHA_COLOR_LOOKUP_CD                   0x0800BC
-#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D_MASK            (0xffff << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D_RED_MASK        (0x1f << 27)
-#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D_GREEN_MASK      (0x3f << 21)
-#define VIDEO_ALPHA_COLOR_LOOKUP_CD_D_BLUE_MASK       (0x1f << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C_MASK            0xffff
-#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C_RED_MASK        (0x1f << 11)
-#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C_GREEN_MASK      (0x3f << 5)
-#define VIDEO_ALPHA_COLOR_LOOKUP_CD_C_BLUE_MASK       0x1f
-
-#define VIDEO_ALPHA_COLOR_LOOKUP_EF                   0x0800C0
-#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F_MASK            (0xffff << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F_RED_MASK        (0x1f << 27)
-#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F_GREEN_MASK      (0x3f << 21)
-#define VIDEO_ALPHA_COLOR_LOOKUP_EF_F_BLUE_MASK       (0x1f << 16)
-#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E_MASK            0xffff
-#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E_RED_MASK        (0x1f << 11)
-#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E_GREEN_MASK      (0x3f << 5)
-#define VIDEO_ALPHA_COLOR_LOOKUP_EF_E_BLUE_MASK       0x1f
-
-/* Panel Cursor Control */
-
-#define PANEL_HWC_ADDRESS                             0x0800F0
-#define PANEL_HWC_ADDRESS_ENABLE                      BIT(31)
-#define PANEL_HWC_ADDRESS_EXT                         BIT(27)
-#define PANEL_HWC_ADDRESS_ADDRESS_MASK                0x3ffffff
-
-#define PANEL_HWC_LOCATION                            0x0800F4
-#define PANEL_HWC_LOCATION_TOP                        BIT(27)
-#define PANEL_HWC_LOCATION_Y_MASK                     (0x7ff << 16)
-#define PANEL_HWC_LOCATION_LEFT                       BIT(11)
-#define PANEL_HWC_LOCATION_X_MASK                     0x7ff
-
-#define PANEL_HWC_COLOR_12                            0x0800F8
-#define PANEL_HWC_COLOR_12_2_RGB565_MASK              (0xffff << 16)
-#define PANEL_HWC_COLOR_12_1_RGB565_MASK              0xffff
-
-#define PANEL_HWC_COLOR_3                             0x0800FC
-#define PANEL_HWC_COLOR_3_RGB565_MASK                 0xffff
-
-/* Old Definitions +++ */
-#define PANEL_HWC_COLOR_01                            0x0800F8
-#define PANEL_HWC_COLOR_01_1_RED_MASK                 (0x1f << 27)
-#define PANEL_HWC_COLOR_01_1_GREEN_MASK               (0x3f << 21)
-#define PANEL_HWC_COLOR_01_1_BLUE_MASK                (0x1f << 16)
-#define PANEL_HWC_COLOR_01_0_RED_MASK                 (0x1f << 11)
-#define PANEL_HWC_COLOR_01_0_GREEN_MASK               (0x3f << 5)
-#define PANEL_HWC_COLOR_01_0_BLUE_MASK                0x1f
-
-#define PANEL_HWC_COLOR_2                             0x0800FC
-#define PANEL_HWC_COLOR_2_RED_MASK                    (0x1f << 11)
-#define PANEL_HWC_COLOR_2_GREEN_MASK                  (0x3f << 5)
-#define PANEL_HWC_COLOR_2_BLUE_MASK                   0x1f
-/* Old Definitions --- */
-
-/* Alpha Control */
-
-#define ALPHA_DISPLAY_CTRL                            0x080100
-#define ALPHA_DISPLAY_CTRL_SELECT                     BIT(28)
-#define ALPHA_DISPLAY_CTRL_ALPHA_MASK                 (0xf << 24)
-#define ALPHA_DISPLAY_CTRL_FIFO_MASK                  (0x3 << 16)
-#define ALPHA_DISPLAY_CTRL_FIFO_1                     (0x0 << 16)
-#define ALPHA_DISPLAY_CTRL_FIFO_3                     (0x1 << 16)
-#define ALPHA_DISPLAY_CTRL_FIFO_7                     (0x2 << 16)
-#define ALPHA_DISPLAY_CTRL_FIFO_11                    (0x3 << 16)
-#define ALPHA_DISPLAY_CTRL_PIXEL_MASK                 (0xf << 4)
-#define ALPHA_DISPLAY_CTRL_CHROMA_KEY                 BIT(3)
-#define ALPHA_DISPLAY_CTRL_FORMAT_MASK                0x3
-#define ALPHA_DISPLAY_CTRL_FORMAT_16                  0x1
-#define ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4           0x2
-#define ALPHA_DISPLAY_CTRL_FORMAT_ALPHA_4_4_4_4       0x3
-
-#define ALPHA_FB_ADDRESS                              0x080104
-#define ALPHA_FB_ADDRESS_STATUS                       BIT(31)
-#define ALPHA_FB_ADDRESS_EXT                          BIT(27)
-#define ALPHA_FB_ADDRESS_ADDRESS_MASK                 0x3ffffff
-
-#define ALPHA_FB_WIDTH                                0x080108
-#define ALPHA_FB_WIDTH_WIDTH_MASK                     (0x3fff << 16)
-#define ALPHA_FB_WIDTH_OFFSET_MASK                    0x3fff
 
-#define ALPHA_PLANE_TL                                0x08010C
-#define ALPHA_PLANE_TL_TOP_MASK                       (0x7ff << 16)
-#define ALPHA_PLANE_TL_LEFT_MASK                      0x7ff
 
-#define ALPHA_PLANE_BR                                0x080110
-#define ALPHA_PLANE_BR_BOTTOM_MASK                    (0x7ff << 16)
-#define ALPHA_PLANE_BR_RIGHT_MASK                     0x7ff
 
-#define ALPHA_CHROMA_KEY                              0x080114
-#define ALPHA_CHROMA_KEY_MASK_MASK                    (0xffff << 16)
-#define ALPHA_CHROMA_KEY_VALUE_MASK                   0xffff
 
-#define ALPHA_COLOR_LOOKUP_01                         0x080118
-#define ALPHA_COLOR_LOOKUP_01_1_MASK                  (0xffff << 16)
-#define ALPHA_COLOR_LOOKUP_01_1_RED_MASK              (0x1f << 27)
-#define ALPHA_COLOR_LOOKUP_01_1_GREEN_MASK            (0x3f << 21)
-#define ALPHA_COLOR_LOOKUP_01_1_BLUE_MASK             (0x1f << 16)
-#define ALPHA_COLOR_LOOKUP_01_0_MASK                  0xffff
-#define ALPHA_COLOR_LOOKUP_01_0_RED_MASK              (0x1f << 11)
-#define ALPHA_COLOR_LOOKUP_01_0_GREEN_MASK            (0x3f << 5)
-#define ALPHA_COLOR_LOOKUP_01_0_BLUE_MASK             0x1f
 
-#define ALPHA_COLOR_LOOKUP_23                         0x08011C
-#define ALPHA_COLOR_LOOKUP_23_3_MASK                  (0xffff << 16)
-#define ALPHA_COLOR_LOOKUP_23_3_RED_MASK              (0x1f << 27)
-#define ALPHA_COLOR_LOOKUP_23_3_GREEN_MASK            (0x3f << 21)
-#define ALPHA_COLOR_LOOKUP_23_3_BLUE_MASK             (0x1f << 16)
-#define ALPHA_COLOR_LOOKUP_23_2_MASK                  0xffff
-#define ALPHA_COLOR_LOOKUP_23_2_RED_MASK              (0x1f << 11)
-#define ALPHA_COLOR_LOOKUP_23_2_GREEN_MASK            (0x3f << 5)
-#define ALPHA_COLOR_LOOKUP_23_2_BLUE_MASK             0x1f
-
-#define ALPHA_COLOR_LOOKUP_45                         0x080120
-#define ALPHA_COLOR_LOOKUP_45_5_MASK                  (0xffff << 16)
-#define ALPHA_COLOR_LOOKUP_45_5_RED_MASK              (0x1f << 27)
-#define ALPHA_COLOR_LOOKUP_45_5_GREEN_MASK            (0x3f << 21)
-#define ALPHA_COLOR_LOOKUP_45_5_BLUE_MASK             (0x1f << 16)
-#define ALPHA_COLOR_LOOKUP_45_4_MASK                  0xffff
-#define ALPHA_COLOR_LOOKUP_45_4_RED_MASK              (0x1f << 11)
-#define ALPHA_COLOR_LOOKUP_45_4_GREEN_MASK            (0x3f << 5)
-#define ALPHA_COLOR_LOOKUP_45_4_BLUE_MASK             0x1f
-
-#define ALPHA_COLOR_LOOKUP_67                         0x080124
-#define ALPHA_COLOR_LOOKUP_67_7_MASK                  (0xffff << 16)
-#define ALPHA_COLOR_LOOKUP_67_7_RED_MASK              (0x1f << 27)
-#define ALPHA_COLOR_LOOKUP_67_7_GREEN_MASK            (0x3f << 21)
-#define ALPHA_COLOR_LOOKUP_67_7_BLUE_MASK             (0x1f << 16)
-#define ALPHA_COLOR_LOOKUP_67_6_MASK                  0xffff
-#define ALPHA_COLOR_LOOKUP_67_6_RED_MASK              (0x1f << 11)
-#define ALPHA_COLOR_LOOKUP_67_6_GREEN_MASK            (0x3f << 5)
-#define ALPHA_COLOR_LOOKUP_67_6_BLUE_MASK             0x1f
-
-#define ALPHA_COLOR_LOOKUP_89                         0x080128
-#define ALPHA_COLOR_LOOKUP_89_9_MASK                  (0xffff << 16)
-#define ALPHA_COLOR_LOOKUP_89_9_RED_MASK              (0x1f << 27)
-#define ALPHA_COLOR_LOOKUP_89_9_GREEN_MASK            (0x3f << 21)
-#define ALPHA_COLOR_LOOKUP_89_9_BLUE_MASK             (0x1f << 16)
-#define ALPHA_COLOR_LOOKUP_89_8_MASK                  0xffff
-#define ALPHA_COLOR_LOOKUP_89_8_RED_MASK              (0x1f << 11)
-#define ALPHA_COLOR_LOOKUP_89_8_GREEN_MASK            (0x3f << 5)
-#define ALPHA_COLOR_LOOKUP_89_8_BLUE_MASK             0x1f
-
-#define ALPHA_COLOR_LOOKUP_AB                         0x08012C
-#define ALPHA_COLOR_LOOKUP_AB_B_MASK                  (0xffff << 16)
-#define ALPHA_COLOR_LOOKUP_AB_B_RED_MASK              (0x1f << 27)
-#define ALPHA_COLOR_LOOKUP_AB_B_GREEN_MASK            (0x3f << 21)
-#define ALPHA_COLOR_LOOKUP_AB_B_BLUE_MASK             (0x1f << 16)
-#define ALPHA_COLOR_LOOKUP_AB_A_MASK                  0xffff
-#define ALPHA_COLOR_LOOKUP_AB_A_RED_MASK              (0x1f << 11)
-#define ALPHA_COLOR_LOOKUP_AB_A_GREEN_MASK            (0x3f << 5)
-#define ALPHA_COLOR_LOOKUP_AB_A_BLUE_MASK             0x1f
-
-#define ALPHA_COLOR_LOOKUP_CD                         0x080130
-#define ALPHA_COLOR_LOOKUP_CD_D_MASK                  (0xffff << 16)
-#define ALPHA_COLOR_LOOKUP_CD_D_RED_MASK              (0x1f << 27)
-#define ALPHA_COLOR_LOOKUP_CD_D_GREEN_MASK            (0x3f << 21)
-#define ALPHA_COLOR_LOOKUP_CD_D_BLUE_MASK             (0x1f << 16)
-#define ALPHA_COLOR_LOOKUP_CD_C_MASK                  0xffff
-#define ALPHA_COLOR_LOOKUP_CD_C_RED_MASK              (0x1f << 11)
-#define ALPHA_COLOR_LOOKUP_CD_C_GREEN_MASK            (0x3f << 5)
-#define ALPHA_COLOR_LOOKUP_CD_C_BLUE_MASK             0x1f
-
-#define ALPHA_COLOR_LOOKUP_EF                         0x080134
-#define ALPHA_COLOR_LOOKUP_EF_F_MASK                  (0xffff << 16)
-#define ALPHA_COLOR_LOOKUP_EF_F_RED_MASK              (0x1f << 27)
-#define ALPHA_COLOR_LOOKUP_EF_F_GREEN_MASK            (0x3f << 21)
-#define ALPHA_COLOR_LOOKUP_EF_F_BLUE_MASK             (0x1f << 16)
-#define ALPHA_COLOR_LOOKUP_EF_E_MASK                  0xffff
-#define ALPHA_COLOR_LOOKUP_EF_E_RED_MASK              (0x1f << 11)
-#define ALPHA_COLOR_LOOKUP_EF_E_GREEN_MASK            (0x3f << 5)
-#define ALPHA_COLOR_LOOKUP_EF_E_BLUE_MASK             0x1f
 
 /* CRT Graphics Control */
 
@@ -1008,13 +195,10 @@
 #define CRT_DISPLAY_CTRL_CLK_MASK                     (0x7 << 27)
 #define CRT_DISPLAY_CTRL_CLK_PLL25                    (0x0 << 27)
 #define CRT_DISPLAY_CTRL_CLK_PLL41                    (0x1 << 27)
-#define CRT_DISPLAY_CTRL_CLK_PLL62                    (0x2 << 27)
 #define CRT_DISPLAY_CTRL_CLK_PLL65                    (0x3 << 27)
 #define CRT_DISPLAY_CTRL_CLK_PLL74                    (0x4 << 27)
 #define CRT_DISPLAY_CTRL_CLK_PLL80                    (0x5 << 27)
 #define CRT_DISPLAY_CTRL_CLK_PLL108                   (0x6 << 27)
-#define CRT_DISPLAY_CTRL_CLK_RESERVED                 (0x7 << 27)
-#define CRT_DISPLAY_CTRL_SHIFT_VGA_DAC                BIT(26)
 
 /* SM750LE definition */
 #define CRT_DISPLAY_CTRL_CRTSELECT                    BIT(25)
@@ -1023,30 +207,12 @@
 #ifndef VALIDATION_CHIP
     #define CRT_DISPLAY_CTRL_CENTERING                BIT(24)
 #endif
-#define CRT_DISPLAY_CTRL_LOCK_TIMING                  BIT(23)
-#define CRT_DISPLAY_CTRL_EXPANSION                    BIT(22)
-#define CRT_DISPLAY_CTRL_VERTICAL_MODE                BIT(21)
-#define CRT_DISPLAY_CTRL_HORIZONTAL_MODE              BIT(20)
 #define CRT_DISPLAY_CTRL_SELECT_SHIFT                 18
 #define CRT_DISPLAY_CTRL_SELECT_MASK                  (0x3 << 18)
-#define CRT_DISPLAY_CTRL_SELECT_PANEL                 (0x0 << 18)
-#define CRT_DISPLAY_CTRL_SELECT_VGA                   (0x1 << 18)
-#define CRT_DISPLAY_CTRL_SELECT_CRT                   (0x2 << 18)
-#define CRT_DISPLAY_CTRL_FIFO_MASK                    (0x3 << 16)
-#define CRT_DISPLAY_CTRL_FIFO_1                       (0x0 << 16)
-#define CRT_DISPLAY_CTRL_FIFO_3                       (0x1 << 16)
-#define CRT_DISPLAY_CTRL_FIFO_7                       (0x2 << 16)
-#define CRT_DISPLAY_CTRL_FIFO_11                      (0x3 << 16)
 #define CRT_DISPLAY_CTRL_BLANK                        BIT(10)
-#define CRT_DISPLAY_CTRL_PIXEL_MASK                   (0xf << 4)
 #define CRT_DISPLAY_CTRL_FORMAT_MASK                  (0x3 << 0)
-#define CRT_DISPLAY_CTRL_FORMAT_8                     (0x0 << 0)
-#define CRT_DISPLAY_CTRL_FORMAT_16                    (0x1 << 0)
-#define CRT_DISPLAY_CTRL_FORMAT_32                    (0x2 << 0)
 
 #define CRT_FB_ADDRESS                                0x080204
-#define CRT_FB_ADDRESS_STATUS                         BIT(31)
-#define CRT_FB_ADDRESS_EXT                            BIT(27)
 #define CRT_FB_ADDRESS_ADDRESS_MASK                   0x3ffffff
 
 #define CRT_FB_WIDTH                                  0x080208
@@ -1074,67 +240,16 @@
 #define CRT_VERTICAL_SYNC_HEIGHT_MASK                 (0x3f << 16)
 #define CRT_VERTICAL_SYNC_START_MASK                  0x7ff
 
-#define CRT_SIGNATURE_ANALYZER                        0x08021C
-#define CRT_SIGNATURE_ANALYZER_STATUS_MASK            (0xffff << 16)
-#define CRT_SIGNATURE_ANALYZER_ENABLE                 BIT(3)
-#define CRT_SIGNATURE_ANALYZER_RESET                  BIT(2)
-#define CRT_SIGNATURE_ANALYZER_SOURCE_MASK            0x3
-#define CRT_SIGNATURE_ANALYZER_SOURCE_RED             0
-#define CRT_SIGNATURE_ANALYZER_SOURCE_GREEN           1
-#define CRT_SIGNATURE_ANALYZER_SOURCE_BLUE            2
-
-#define CRT_CURRENT_LINE                              0x080220
-#define CRT_CURRENT_LINE_LINE_MASK                    0x7ff
-
-#define CRT_MONITOR_DETECT                            0x080224
-#define CRT_MONITOR_DETECT_VALUE                      BIT(25)
-#define CRT_MONITOR_DETECT_ENABLE                     BIT(24)
-#define CRT_MONITOR_DETECT_RED_MASK                   (0xff << 16)
-#define CRT_MONITOR_DETECT_GREEN_MASK                 (0xff << 8)
-#define CRT_MONITOR_DETECT_BLUE_MASK                  0xff
-
-#define CRT_SCALE                                     0x080228
-#define CRT_SCALE_VERTICAL_MODE                       BIT(31)
-#define CRT_SCALE_VERTICAL_SCALE_MASK                 (0xfff << 16)
-#define CRT_SCALE_HORIZONTAL_MODE                     BIT(15)
-#define CRT_SCALE_HORIZONTAL_SCALE_MASK               0xfff
-
-/* CRT Cursor Control */
-
-#define CRT_HWC_ADDRESS                               0x080230
-#define CRT_HWC_ADDRESS_ENABLE                        BIT(31)
-#define CRT_HWC_ADDRESS_EXT                           BIT(27)
-#define CRT_HWC_ADDRESS_ADDRESS_MASK                  0x3ffffff
-
-#define CRT_HWC_LOCATION                              0x080234
-#define CRT_HWC_LOCATION_TOP                          BIT(27)
-#define CRT_HWC_LOCATION_Y_MASK                       (0x7ff << 16)
-#define CRT_HWC_LOCATION_LEFT                         BIT(11)
-#define CRT_HWC_LOCATION_X_MASK                       0x7ff
-
-#define CRT_HWC_COLOR_12                              0x080238
-#define CRT_HWC_COLOR_12_2_RGB565_MASK                (0xffff << 16)
-#define CRT_HWC_COLOR_12_1_RGB565_MASK                0xffff
-
-#define CRT_HWC_COLOR_3                               0x08023C
-#define CRT_HWC_COLOR_3_RGB565_MASK                   0xffff
 
 /* This vertical expansion below start at 0x080240 ~ 0x080264 */
-#define CRT_VERTICAL_EXPANSION                        0x080240
 #ifndef VALIDATION_CHIP
     #define CRT_VERTICAL_CENTERING_VALUE_MASK         (0xff << 24)
 #endif
-#define CRT_VERTICAL_EXPANSION_COMPARE_VALUE_MASK     (0xff << 16)
-#define CRT_VERTICAL_EXPANSION_LINE_BUFFER_MASK       (0xf << 12)
-#define CRT_VERTICAL_EXPANSION_SCALE_FACTOR_MASK      0xfff
 
 /* This horizontal expansion below start at 0x080268 ~ 0x08027C */
-#define CRT_HORIZONTAL_EXPANSION                      0x080268
 #ifndef VALIDATION_CHIP
     #define CRT_HORIZONTAL_CENTERING_VALUE_MASK       (0xff << 24)
 #endif
-#define CRT_HORIZONTAL_EXPANSION_COMPARE_VALUE_MASK   (0xff << 16)
-#define CRT_HORIZONTAL_EXPANSION_SCALE_FACTOR_MASK    0xfff
 
 #ifndef VALIDATION_CHIP
     /* Auto Centering */
@@ -1150,7 +265,6 @@
 
 /* sm750le new register to control panel output */
 #define DISPLAY_CONTROL_750LE			      0x80288
-/* Palette RAM */
 
 /* Panel Palette register starts at 0x080400 ~ 0x0807FC */
 #define PANEL_PALETTE_RAM                             0x080400
@@ -1160,296 +274,17 @@
 
 /* Color Space Conversion registers. */
 
-#define CSC_Y_SOURCE_BASE                               0x1000C8
-#define CSC_Y_SOURCE_BASE_EXT                           BIT(27)
-#define CSC_Y_SOURCE_BASE_CS                            BIT(26)
-#define CSC_Y_SOURCE_BASE_ADDRESS_MASK                  0x3ffffff
-
-#define CSC_CONSTANTS                                   0x1000CC
-#define CSC_CONSTANTS_Y_MASK                            (0xff << 24)
-#define CSC_CONSTANTS_R_MASK                            (0xff << 16)
-#define CSC_CONSTANTS_G_MASK                            (0xff << 8)
-#define CSC_CONSTANTS_B_MASK                            0xff
-
-#define CSC_Y_SOURCE_X                                  0x1000D0
-#define CSC_Y_SOURCE_X_INTEGER_MASK                     (0x7ff << 16)
-#define CSC_Y_SOURCE_X_FRACTION_MASK                    (0x1fff << 3)
-
-#define CSC_Y_SOURCE_Y                                  0x1000D4
-#define CSC_Y_SOURCE_Y_INTEGER_MASK                     (0xfff << 16)
-#define CSC_Y_SOURCE_Y_FRACTION_MASK                    (0x1fff << 3)
-
-#define CSC_U_SOURCE_BASE                               0x1000D8
-#define CSC_U_SOURCE_BASE_EXT                           BIT(27)
-#define CSC_U_SOURCE_BASE_CS                            BIT(26)
-#define CSC_U_SOURCE_BASE_ADDRESS_MASK                  0x3ffffff
-
-#define CSC_V_SOURCE_BASE                               0x1000DC
-#define CSC_V_SOURCE_BASE_EXT                           BIT(27)
-#define CSC_V_SOURCE_BASE_CS                            BIT(26)
-#define CSC_V_SOURCE_BASE_ADDRESS_MASK                  0x3ffffff
-
-#define CSC_SOURCE_DIMENSION                            0x1000E0
-#define CSC_SOURCE_DIMENSION_X_MASK                     (0xffff << 16)
-#define CSC_SOURCE_DIMENSION_Y_MASK                     0xffff
-
-#define CSC_SOURCE_PITCH                                0x1000E4
-#define CSC_SOURCE_PITCH_Y_MASK                         (0xffff << 16)
-#define CSC_SOURCE_PITCH_UV_MASK                        0xffff
-
-#define CSC_DESTINATION                                 0x1000E8
-#define CSC_DESTINATION_WRAP                            BIT(31)
-#define CSC_DESTINATION_X_MASK                          (0xfff << 16)
-#define CSC_DESTINATION_Y_MASK                          0xfff
-
-#define CSC_DESTINATION_DIMENSION                       0x1000EC
-#define CSC_DESTINATION_DIMENSION_X_MASK                (0xffff << 16)
-#define CSC_DESTINATION_DIMENSION_Y_MASK                0xffff
-
-#define CSC_DESTINATION_PITCH                           0x1000F0
-#define CSC_DESTINATION_PITCH_X_MASK                    (0xffff << 16)
-#define CSC_DESTINATION_PITCH_Y_MASK                    0xffff
-
-#define CSC_SCALE_FACTOR                                0x1000F4
-#define CSC_SCALE_FACTOR_HORIZONTAL_MASK                (0xffff << 16)
-#define CSC_SCALE_FACTOR_VERTICAL_MASK                  0xffff
-
-#define CSC_DESTINATION_BASE                            0x1000F8
-#define CSC_DESTINATION_BASE_EXT                        BIT(27)
-#define CSC_DESTINATION_BASE_CS                         BIT(26)
-#define CSC_DESTINATION_BASE_ADDRESS_MASK               0x3ffffff
-
-#define CSC_CONTROL                                     0x1000FC
-#define CSC_CONTROL_STATUS                              BIT(31)
-#define CSC_CONTROL_SOURCE_FORMAT_MASK                  (0x7 << 28)
-#define CSC_CONTROL_SOURCE_FORMAT_YUV422                (0x0 << 28)
-#define CSC_CONTROL_SOURCE_FORMAT_YUV420I               (0x1 << 28)
-#define CSC_CONTROL_SOURCE_FORMAT_YUV420                (0x2 << 28)
-#define CSC_CONTROL_SOURCE_FORMAT_YVU9                  (0x3 << 28)
-#define CSC_CONTROL_SOURCE_FORMAT_IYU1                  (0x4 << 28)
-#define CSC_CONTROL_SOURCE_FORMAT_IYU2                  (0x5 << 28)
-#define CSC_CONTROL_SOURCE_FORMAT_RGB565                (0x6 << 28)
-#define CSC_CONTROL_SOURCE_FORMAT_RGB8888               (0x7 << 28)
-#define CSC_CONTROL_DESTINATION_FORMAT_MASK             (0x3 << 26)
-#define CSC_CONTROL_DESTINATION_FORMAT_RGB565           (0x0 << 26)
-#define CSC_CONTROL_DESTINATION_FORMAT_RGB8888          (0x1 << 26)
-#define CSC_CONTROL_HORIZONTAL_FILTER                   BIT(25)
-#define CSC_CONTROL_VERTICAL_FILTER                     BIT(24)
-#define CSC_CONTROL_BYTE_ORDER                          BIT(23)
-
-#define DE_DATA_PORT                                    0x110000
-
-#define I2C_BYTE_COUNT                                  0x010040
-#define I2C_BYTE_COUNT_COUNT_MASK                       0xf
-
-#define I2C_CTRL                                        0x010041
-#define I2C_CTRL_INT                                    BIT(4)
-#define I2C_CTRL_DIR                                    BIT(3)
-#define I2C_CTRL_CTRL                                   BIT(2)
-#define I2C_CTRL_MODE                                   BIT(1)
-#define I2C_CTRL_EN                                     BIT(0)
-
-#define I2C_STATUS                                      0x010042
-#define I2C_STATUS_TX                                   BIT(3)
-#define I2C_STATUS_ERR                                  BIT(2)
-#define I2C_STATUS_ACK                                  BIT(1)
-#define I2C_STATUS_BSY                                  BIT(0)
-
-#define I2C_RESET                                       0x010042
-#define I2C_RESET_BUS_ERROR                             BIT(2)
-
-#define I2C_SLAVE_ADDRESS                               0x010043
-#define I2C_SLAVE_ADDRESS_ADDRESS_MASK                  (0x7f << 1)
-#define I2C_SLAVE_ADDRESS_RW                            BIT(0)
-
-#define I2C_DATA0                                       0x010044
-#define I2C_DATA1                                       0x010045
-#define I2C_DATA2                                       0x010046
-#define I2C_DATA3                                       0x010047
-#define I2C_DATA4                                       0x010048
-#define I2C_DATA5                                       0x010049
-#define I2C_DATA6                                       0x01004A
-#define I2C_DATA7                                       0x01004B
-#define I2C_DATA8                                       0x01004C
-#define I2C_DATA9                                       0x01004D
-#define I2C_DATA10                                      0x01004E
-#define I2C_DATA11                                      0x01004F
-#define I2C_DATA12                                      0x010050
-#define I2C_DATA13                                      0x010051
-#define I2C_DATA14                                      0x010052
-#define I2C_DATA15                                      0x010053
-
-#define ZV0_CAPTURE_CTRL                                0x090000
-#define ZV0_CAPTURE_CTRL_FIELD_INPUT                    BIT(27)
-#define ZV0_CAPTURE_CTRL_SCAN                           BIT(26)
-#define ZV0_CAPTURE_CTRL_CURRENT_BUFFER                 BIT(25)
-#define ZV0_CAPTURE_CTRL_VERTICAL_SYNC                  BIT(24)
-#define ZV0_CAPTURE_CTRL_ADJ                            BIT(19)
-#define ZV0_CAPTURE_CTRL_HA                             BIT(18)
-#define ZV0_CAPTURE_CTRL_VSK                            BIT(17)
-#define ZV0_CAPTURE_CTRL_HSK                            BIT(16)
-#define ZV0_CAPTURE_CTRL_FD                             BIT(15)
-#define ZV0_CAPTURE_CTRL_VP                             BIT(14)
-#define ZV0_CAPTURE_CTRL_HP                             BIT(13)
-#define ZV0_CAPTURE_CTRL_CP                             BIT(12)
-#define ZV0_CAPTURE_CTRL_UVS                            BIT(11)
-#define ZV0_CAPTURE_CTRL_BS                             BIT(10)
-#define ZV0_CAPTURE_CTRL_CS                             BIT(9)
-#define ZV0_CAPTURE_CTRL_CF                             BIT(8)
-#define ZV0_CAPTURE_CTRL_FS                             BIT(7)
-#define ZV0_CAPTURE_CTRL_WEAVE                          BIT(6)
-#define ZV0_CAPTURE_CTRL_BOB                            BIT(5)
-#define ZV0_CAPTURE_CTRL_DB                             BIT(4)
-#define ZV0_CAPTURE_CTRL_CC                             BIT(3)
-#define ZV0_CAPTURE_CTRL_RGB                            BIT(2)
-#define ZV0_CAPTURE_CTRL_656                            BIT(1)
-#define ZV0_CAPTURE_CTRL_CAP                            BIT(0)
-
-#define ZV0_CAPTURE_CLIP                                0x090004
-#define ZV0_CAPTURE_CLIP_EYCLIP_MASK                    (0x3ff << 16)
-#define ZV0_CAPTURE_CLIP_XCLIP_MASK                     0x3ff
-
-#define ZV0_CAPTURE_SIZE                                0x090008
-#define ZV0_CAPTURE_SIZE_HEIGHT_MASK                    (0x7ff << 16)
-#define ZV0_CAPTURE_SIZE_WIDTH_MASK                     0x7ff
-
-#define ZV0_CAPTURE_BUF0_ADDRESS                        0x09000C
-#define ZV0_CAPTURE_BUF0_ADDRESS_STATUS                 BIT(31)
-#define ZV0_CAPTURE_BUF0_ADDRESS_EXT                    BIT(27)
-#define ZV0_CAPTURE_BUF0_ADDRESS_CS                     BIT(26)
-#define ZV0_CAPTURE_BUF0_ADDRESS_ADDRESS_MASK           0x3ffffff
-
-#define ZV0_CAPTURE_BUF1_ADDRESS                        0x090010
-#define ZV0_CAPTURE_BUF1_ADDRESS_STATUS                 BIT(31)
-#define ZV0_CAPTURE_BUF1_ADDRESS_EXT                    BIT(27)
-#define ZV0_CAPTURE_BUF1_ADDRESS_CS                     BIT(26)
-#define ZV0_CAPTURE_BUF1_ADDRESS_ADDRESS_MASK           0x3ffffff
-
-#define ZV0_CAPTURE_BUF_OFFSET                          0x090014
 #ifndef VALIDATION_CHIP
     #define ZV0_CAPTURE_BUF_OFFSET_YCLIP_ODD_FIELD      (0x3ff << 16)
 #endif
-#define ZV0_CAPTURE_BUF_OFFSET_OFFSET_MASK              0xffff
-
-#define ZV0_CAPTURE_FIFO_CTRL                           0x090018
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_MASK                 0x7
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_0                    0
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_1                    1
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_2                    2
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_3                    3
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_4                    4
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_5                    5
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_6                    6
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_7                    7
-
-#define ZV0_CAPTURE_YRGB_CONST                          0x09001C
-#define ZV0_CAPTURE_YRGB_CONST_Y_MASK                   (0xff << 24)
-#define ZV0_CAPTURE_YRGB_CONST_R_MASK                   (0xff << 16)
-#define ZV0_CAPTURE_YRGB_CONST_G_MASK                   (0xff << 8)
-#define ZV0_CAPTURE_YRGB_CONST_B_MASK                   0xff
-
-#define ZV0_CAPTURE_LINE_COMP                           0x090020
-#define ZV0_CAPTURE_LINE_COMP_LC_MASK                   0x7ff
-
-/* ZV1 */
-
-#define ZV1_CAPTURE_CTRL                                0x098000
-#define ZV1_CAPTURE_CTRL_FIELD_INPUT                    BIT(27)
-#define ZV1_CAPTURE_CTRL_SCAN                           BIT(26)
-#define ZV1_CAPTURE_CTRL_CURRENT_BUFFER                 BIT(25)
-#define ZV1_CAPTURE_CTRL_VERTICAL_SYNC                  BIT(24)
-#define ZV1_CAPTURE_CTRL_PANEL                          BIT(20)
-#define ZV1_CAPTURE_CTRL_ADJ                            BIT(19)
-#define ZV1_CAPTURE_CTRL_HA                             BIT(18)
-#define ZV1_CAPTURE_CTRL_VSK                            BIT(17)
-#define ZV1_CAPTURE_CTRL_HSK                            BIT(16)
-#define ZV1_CAPTURE_CTRL_FD                             BIT(15)
-#define ZV1_CAPTURE_CTRL_VP                             BIT(14)
-#define ZV1_CAPTURE_CTRL_HP                             BIT(13)
-#define ZV1_CAPTURE_CTRL_CP                             BIT(12)
-#define ZV1_CAPTURE_CTRL_UVS                            BIT(11)
-#define ZV1_CAPTURE_CTRL_BS                             BIT(10)
-#define ZV1_CAPTURE_CTRL_CS                             BIT(9)
-#define ZV1_CAPTURE_CTRL_CF                             BIT(8)
-#define ZV1_CAPTURE_CTRL_FS                             BIT(7)
-#define ZV1_CAPTURE_CTRL_WEAVE                          BIT(6)
-#define ZV1_CAPTURE_CTRL_BOB                            BIT(5)
-#define ZV1_CAPTURE_CTRL_DB                             BIT(4)
-#define ZV1_CAPTURE_CTRL_CC                             BIT(3)
-#define ZV1_CAPTURE_CTRL_RGB                            BIT(2)
-#define ZV1_CAPTURE_CTRL_656                            BIT(1)
-#define ZV1_CAPTURE_CTRL_CAP                            BIT(0)
-
-#define ZV1_CAPTURE_CLIP                                0x098004
-#define ZV1_CAPTURE_CLIP_YCLIP_MASK                     (0x3ff << 16)
-#define ZV1_CAPTURE_CLIP_XCLIP_MASK                     0x3ff
-
-#define ZV1_CAPTURE_SIZE                                0x098008
-#define ZV1_CAPTURE_SIZE_HEIGHT_MASK                    (0x7ff << 16)
-#define ZV1_CAPTURE_SIZE_WIDTH_MASK                     0x7ff
-
-#define ZV1_CAPTURE_BUF0_ADDRESS                        0x09800C
-#define ZV1_CAPTURE_BUF0_ADDRESS_STATUS                 BIT(31)
-#define ZV1_CAPTURE_BUF0_ADDRESS_EXT                    BIT(27)
-#define ZV1_CAPTURE_BUF0_ADDRESS_CS                     BIT(26)
-#define ZV1_CAPTURE_BUF0_ADDRESS_ADDRESS_MASK           0x3ffffff
-
-#define ZV1_CAPTURE_BUF1_ADDRESS                        0x098010
-#define ZV1_CAPTURE_BUF1_ADDRESS_STATUS                 BIT(31)
-#define ZV1_CAPTURE_BUF1_ADDRESS_EXT                    BIT(27)
-#define ZV1_CAPTURE_BUF1_ADDRESS_CS                     BIT(26)
-#define ZV1_CAPTURE_BUF1_ADDRESS_ADDRESS_MASK           0x3ffffff
-
-#define ZV1_CAPTURE_BUF_OFFSET                          0x098014
-#define ZV1_CAPTURE_BUF_OFFSET_OFFSET_MASK              0xffff
-
-#define ZV1_CAPTURE_FIFO_CTRL                           0x098018
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_MASK                 0x7
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_0                    0
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_1                    1
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_2                    2
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_3                    3
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_4                    4
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_5                    5
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_6                    6
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_7                    7
-
-#define ZV1_CAPTURE_YRGB_CONST                          0x09801C
-#define ZV1_CAPTURE_YRGB_CONST_Y_MASK                   (0xff << 24)
-#define ZV1_CAPTURE_YRGB_CONST_R_MASK                   (0xff << 16)
-#define ZV1_CAPTURE_YRGB_CONST_G_MASK                   (0xff << 8)
-#define ZV1_CAPTURE_YRGB_CONST_B_MASK                   0xff
-
-#define DMA_1_SOURCE                                    0x0D0010
-#define DMA_1_SOURCE_ADDRESS_EXT                        BIT(27)
-#define DMA_1_SOURCE_ADDRESS_CS                         BIT(26)
-#define DMA_1_SOURCE_ADDRESS_MASK                       0x3ffffff
-
-#define DMA_1_DESTINATION                               0x0D0014
-#define DMA_1_DESTINATION_ADDRESS_EXT                   BIT(27)
-#define DMA_1_DESTINATION_ADDRESS_CS                    BIT(26)
-#define DMA_1_DESTINATION_ADDRESS_MASK                  0x3ffffff
-
-#define DMA_1_SIZE_CONTROL                              0x0D0018
-#define DMA_1_SIZE_CONTROL_STATUS                       BIT(31)
-#define DMA_1_SIZE_CONTROL_SIZE_MASK                    0xffffff
 
-#define DMA_ABORT_INTERRUPT                             0x0D0020
-#define DMA_ABORT_INTERRUPT_ABORT_1                     BIT(5)
-#define DMA_ABORT_INTERRUPT_ABORT_0                     BIT(4)
-#define DMA_ABORT_INTERRUPT_INT_1                       BIT(1)
-#define DMA_ABORT_INTERRUPT_INT_0                       BIT(0)
 
 /* Default i2c CLK and Data GPIO. These are the default i2c pins */
 #define DEFAULT_I2C_SCL                     30
 #define DEFAULT_I2C_SDA                     31
 
 #define GPIO_DATA_SM750LE                               0x020018
-#define GPIO_DATA_SM750LE_1                             BIT(1)
-#define GPIO_DATA_SM750LE_0                             BIT(0)
 
 #define GPIO_DATA_DIRECTION_SM750LE                     0x02001C
-#define GPIO_DATA_DIRECTION_SM750LE_1                   BIT(1)
-#define GPIO_DATA_DIRECTION_SM750LE_0                   BIT(0)
 
 #endif
-- 
2.47.3

