5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd always13.vcd -o always13.cdd -v always13.v
3 0 main main always13.v 1 17
2 1 5 200022 15 1 1c 0 0 clk
2 2 5 1f001f 15 1b 2002c 1 0 1 0 1102
2 3 5 18001b 1 0 20004 0 0 1 1 0
2 4 5 12001b 16 1a 200ec 2 3 1 0 1102
2 5 5 120014 2 1 c 0 0 rst
2 6 5 120022 16 19 201ec 4 5 1 0 1102
2 7 5 c000e 0 1 400 0 0 clk
2 8 5 c0022 16 37 602e 6 7
2 9 5 90009 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 10 5 90009 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 11 5 7000a 2d 2c 2100a 9 10 32 0 aa aa aa aa aa aa aa aa
1 rst 0 3 30004 1 0 1002
1 clk 0 3 30009 1 16 1102
4 8 11 11
4 11 8 0
