{
    "description": "Daily tests suite of benchmarks to run with Yosys.",
    "tool": "yosys",
    "yosys":
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
            "verific": true,
            "synth_rs" :
                {
                    "-tech": "genesis",
                    "-goal": "area",
                    "-de": true,
                    "-no_dsp": true,
                    "-no_bram": true,
                    "-verilog" : "synthesized.v"
                }
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "multiplier_8bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multiplier_8bit/rtl",
            "top_module": "multiplier_8bit"
        },
        {
            "name": "seq",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/seq/rtl",
            "top_module": "seq"
        },
        {
            "name": "systemcmd5",
            "rtl_path": "RTL_Benchmark/other/systemcmd5/trunk/rtl/verilog",
            "top_module": "md5"
        },
        {
            "name": "misex3",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/misex3/rtl",
            "top_module": "misex3"
        },
        {
            "name": "IR_Remote",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/IR_Remote/rtl",
            "top_module": "top"
        },
        {
            "name": "des_gate_level",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/des/rtl",
            "top_module": "des"
        },
        {
            "name": "tseng",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/tseng/rtl",
            "top_module": "tseng"
        },
        {
            "name": "usbuart",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/usbuart/rtl",
            "top_module": "usbuart"
        },
        {
            "name": "crcahb",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/crcahb/rtl/rtl",
            "top_module": "crc_ip"
        },
        {
            "name": "trial1",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/trial1/rtl",
            "top_module": "trial1_reg_top"
        },
        {
            "name": "adc_ctrl",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl",
            "top_module": "adc_ctrl"
        },
        {
            "name": "noekeoncore",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/noekeoncore/trunk/rtl",
            "top_module": "noekeon"
        },
        {
            "name": "bin2seven",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bin2seven/rtl",
            "top_module": "top"
        },
        {
            "name": "csrng",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl",
            "top_module": "csrng"
        },
        {
            "name": "uart",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/uart/rtl",
            "top_module": "uart"
        },
        {
            "name": "gost28147-89_mac",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_mac",
            "top_module": "gost89_mac"
        },
        {
            "name": "aes",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl",
            "top_module": "aes"
        },
        {
            "name": "b12",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b12/rtl",
            "top_module": "b12"
        },
        {
            "name": "wb_dma_wrapper",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/wb_dma/rtl/wrapper_rtl",
            "top_module": "dma_wrapper_top"
        },
        {
            "name": "ast",
            "rtl_path": "RTL_Benchmark/SVerilog/top_earlgrey/ast/rtl",
            "top_module": "ast"
        },
        {
            "name": "spi_host",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/spi_host/rtl",
            "top_module": "spi_host"
        },
        {
            "name": "bigkey",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/bigkey/rtl",
            "top_module": "bigkey"
        },
        {
            "name": "gost28147-89_cfb_encrypt",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_cfb_encrypt",
            "top_module": "gost89_cfb_encrypt"
        },
        {
            "name": "usb_fs_nb_pe",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/usb_fs_nb_pe/rtl",
            "top_module": "usb_fs_nb_pe"
        },
        {
            "name": "gost28147-89_cfb_decrypt",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_cfb_decrypt",
            "top_module": "gost89_cfb_decrypt"
        },
        {
            "name": "edn",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl",
            "top_module": "edn"
        },
        {
            "name": "des_ao",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/des/rtl/verilog/area_opt",
            "top_module": "des_top"
        },
        {
            "name": "xtea",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/xtea/trunk",
            "top_module": "xtea"
        },
        {
            "name": "gost28147-89_cfb",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/gost28147-89/rtl/gost89_cfb",
            "top_module": "gost89_cfb"
        },
        {
            "name": "dsip",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/dsip/rtl",
            "top_module": "dsip"
        },
        {
            "name": "pattgen",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl",
            "top_module": "pattgen"
        },
        {
            "name": "spi_master_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/spi_master_top/rtl",
            "top_module": "spi_master_top"
        },
        {
            "name": "8bit_vedic_multiplier",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/8bit_vedic_multiplier/rtl",
            "top_module": "vedic8x8"
        },
        {
            "name": "wrapper_io_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_max/wrapper_rtl",
            "top_module": "wrapper_io_max"
        },
        {
            "name": "XTEA_Core",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/xteacore/trunk/rtl",
            "top_module": "xtea"
        },
        {
            "name": "gpio",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl",
            "top_module": "gpio"
        },
        {
            "name": "i2c_master",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/i2c_master/rtl",
            "top_module": "i2c_master"
        },
        {
            "name": "bar",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/bar/rtl",
            "top_module": "top"
        },
        {
            "name": "i2c",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/i2c/rtl",
            "top_module": "i2c"
        },
        {
            "name": "wrapper_io_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_tc1/wrapper_rtl",
            "top_module": "wrapper_io_tc1"
        },
        {
            "name": "adder",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/adder/rtl",
            "top_module": "top"
        },
        {
            "name": "rv_timer",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/rv_timer/rtl",
            "top_module": "rv_timer"
        },
        {
            "name": "wrapper_io_reg_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_tc1/wrapper_rtl",
            "top_module": "wrapper_io_reg_tc1"
        },
        {
            "name": "b11",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b11/rtl",
            "top_module": "b11"
        },
        {
            "name": "sensor_ctrl",
            "rtl_path": "RTL_Benchmark/SVerilog/top_earlgrey/sensor_ctrl/rtl",
            "top_module": "sensor_ctrl"
        },
        {
            "name": "serv_core",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/SERV/rtl",
            "top_module": "serv_synth_wrapper"
        },
        {
            "name": "present",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/present/trunk/Pure/rtl/vhdl",
            "top_module": "PresentEnc"
        },
        {
            "name": "ata_ocidec-2",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-2",
            "top_module": "atahost_top"
        },
        {
            "name": "wrapper_io_reg_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_max/wrapper_rtl",
            "top_module": "wrapper_io_reg_max"
        },
        {
            "name": "tiny_encryption_algorithm_tea1",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/tiny_encryption_algorithm/trunk/tea1",
            "top_module": "tea1"
        },
        {
            "name": "b05",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b05/rtl",
            "top_module": "b05"
        },
        {
            "name": "present_encryptor",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/present_encryptor/trunk/rtl/verilog",
            "top_module": "present_encryptor_top"
        },
        {
            "name": "bram",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bram/rtl",
            "top_module": "BRAM"
        },
        {
            "name": "rstmgr",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/rstmgr/rtl",
            "top_module": "rstmgr"
        },
        {
            "name": "ex9",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/ex9/rtl",
            "top_module": "top"
        },
        {
            "name": "ata_ocidec-1",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-1/rtl",
            "top_module": "atahost_top"
        },
        {
            "name": "fast_log",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/fast_log/rtl",
            "top_module": "Log2highacc"
        },
        {
            "name": "cryptosorter_aes_core_rcon",
            "rtl_path": "RTL_Benchmark/other/cryptosorter/trunk/memocodeDesignContest2008/aesCore/verilog/rtl/verilog/aes_rcon",
            "top_module": "aes_rcon"
        },
        {
            "name": "spi_device",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/spi_device/rtl",
            "top_module": "spi_fwmode"
        },
        {
            "name": "threeasc_key_schedule",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/key_schedule/src",
            "top_module": "key_schedule"
        },
        {
            "name": "full_adder",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/full_adder/rtl",
            "top_module": "full_adder"
        },
        {
            "name": "clkmgr",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl",
            "top_module": "clkmgr"
        },
        {
            "name": "adder_64",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_64",
            "top_module": "adder_64"
        },
        {
            "name": "ex8",
            "rtl_path": "RTL_Benchmark/Verilog/Gate_Level_Netlist/ex8/rtl",
            "top_module": "top"
        },
        {
            "name": "b13",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b13/rtl",
            "top_module": "b13"
        },
        {
            "name": "wrapper_adder_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_max/wrapper_rtl",
            "top_module": "wrapper_adder_max"
        },
        {
            "name": "b04",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b04/rtl",
            "top_module": "b04",
            "yosys": {
                "synth_rs": {
                    "-carry": "no"
                }
            }
        },
        {
            "name": "adder_128",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_128",
            "top_module": "adder_128"
        },
        {
            "name": "b10",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b10/rtl",
            "top_module": "b10"
        },
        {
            "name": "wrapper_adder_columns",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_columns/wrapper_rtl",
            "top_module": "wrapper_adder_columns"
        },
        {
            "name": "threeasc_aes_c_1",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_1/src",
            "top_module": "aes_fsm_enc"
        },
        {
            "name": "b08",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b08/rtl",
            "top_module": "b08"
        },
        {
            "name": "prim_xilinx",
            "rtl_path": "RTL_Benchmark/SVerilog/opentitan/ip/prim_xilinx/rtl",
            "top_module": "prim_xilinx_pad_wrapper"
        },
        {
            "name": "mac_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/mac_16/rtl",
            "top_module": "mac_16"
        },
        {
            "name": "b03",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b03/rtl",
            "top_module": "b03"
        },
        {
            "name": "threeasc_aes_c_3",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_3/src",
            "top_module": "aes_fsm_enc"
        },
        {
            "name": "clock_tree_design",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/clock_tree_design/rtl",
            "top_module": "clock_tree_design"
        },
        {
            "name": "b09",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b09/rtl",
            "top_module": "b09"
        },
        {
            "name": "threeasc_aes_c_2",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_2/src",
            "top_module": "aes_fsm_enc"
        },
        {
            "name": "counter_4clk",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/counter_4clk/rtl",
            "top_module": "top"
        },
        {
            "name": "mod3_calc",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/mod3_calc/rtl/rtl",
            "top_module": "mod3"
        },
        {
            "name": "b02",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b02/rtl",
            "top_module": "b02"
        },
        {
            "name": "b01",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b01/rtl",
            "top_module": "b01"
        },
        {
            "name": "b06",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b06/rtl",
            "top_module": "b06"
        },
        {
            "name": "configurable_crc_core",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/configurable_crc_core/rtl",
            "top_module": "cfg_crc"
        },
        {
            "name": "lut4_8ffs",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/lut4_8ffs/rtl",
            "top_module": "lut4_8ffs"
        },
        {
            "name": "routing_test",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/routing_test/rtl",
            "top_module": "routing_test"
        },
        {
            "name": "io_reg",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg/rtl",
            "top_module": "io_reg"
        },
        {
            "name": "dqpskmap",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/Communication_Controller/dqpskmap/trunk/rtl",
            "top_module": "d_encoder_d_decoder"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/cf_fir_24_16_16",
            "top_module": "cf_fir_24_16_16"
        },
        {
            "name": "multa",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/biquad/web_uploads",
            "top_module": "multa"
        },
        {
            "name": "multb",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/biquad/web_uploads",
            "top_module": "multb"
        }
    ]
}
