<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="3.8.0" version="1.0">
  This file is intended to be loaded by Logisim-evolution v3.8.0(https://github.com/logisim-evolution/).

  <lib desc="#Wiring" name="0">
    <tool name="Pin">
      <a name="appearance" val="classic"/>
    </tool>
  </lib>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3">
    <tool name="Adder">
      <a name="width" val="1"/>
    </tool>
  </lib>
  <lib desc="#Memory" name="4"/>
  <lib desc="#I/O" name="5"/>
  <lib desc="#TTL" name="6"/>
  <lib desc="#TCL" name="7"/>
  <lib desc="#Base" name="8"/>
  <lib desc="#BFH-Praktika" name="9"/>
  <lib desc="#Input/Output-Extra" name="10"/>
  <lib desc="#Soc" name="11"/>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="8" map="Button2" name="Poke Tool"/>
    <tool lib="8" map="Button3" name="Menu Tool"/>
    <tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="8" name="Poke Tool"/>
    <tool lib="8" name="Edit Tool"/>
    <tool lib="8" name="Wiring Tool"/>
    <tool lib="8" name="Text Tool"/>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </tool>
    <sep/>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
    <tool lib="1" name="XOR Gate"/>
    <tool lib="1" name="NAND Gate"/>
    <tool lib="1" name="NOR Gate"/>
    <sep/>
    <tool lib="4" name="D Flip-Flop"/>
    <tool lib="4" name="Register"/>
  </toolbar>
  <circuit name="main">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="main"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp lib="0" loc="(190,150)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="width" val="8"/>
    </comp>
    <comp lib="0" loc="(190,230)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="width" val="8"/>
    </comp>
    <comp lib="0" loc="(200,200)" name="Clock"/>
    <comp lib="0" loc="(680,220)" name="Splitter">
      <a name="fanout" val="8"/>
      <a name="incoming" val="8"/>
    </comp>
    <comp lib="4" loc="(390,130)" name="RAM">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="5" loc="(270,160)" name="DipSwitch">
      <a name="facing" val="east"/>
      <a name="number" val="2"/>
    </comp>
    <comp lib="5" loc="(720,110)" name="LedBar"/>
    <wire from="(190,150)" to="(220,150)"/>
    <wire from="(190,230)" to="(240,230)"/>
    <wire from="(200,200)" to="(390,200)"/>
    <wire from="(220,140)" to="(220,150)"/>
    <wire from="(220,140)" to="(390,140)"/>
    <wire from="(240,220)" to="(240,230)"/>
    <wire from="(240,220)" to="(390,220)"/>
    <wire from="(270,170)" to="(350,170)"/>
    <wire from="(270,180)" to="(340,180)"/>
    <wire from="(340,180)" to="(340,190)"/>
    <wire from="(340,190)" to="(390,190)"/>
    <wire from="(350,170)" to="(350,180)"/>
    <wire from="(350,180)" to="(390,180)"/>
    <wire from="(630,220)" to="(680,220)"/>
    <wire from="(700,140)" to="(720,140)"/>
    <wire from="(700,150)" to="(730,150)"/>
    <wire from="(700,160)" to="(740,160)"/>
    <wire from="(700,170)" to="(750,170)"/>
    <wire from="(700,180)" to="(760,180)"/>
    <wire from="(700,190)" to="(770,190)"/>
    <wire from="(700,200)" to="(780,200)"/>
    <wire from="(700,210)" to="(790,210)"/>
    <wire from="(720,110)" to="(720,140)"/>
    <wire from="(730,110)" to="(730,150)"/>
    <wire from="(740,110)" to="(740,160)"/>
    <wire from="(750,110)" to="(750,170)"/>
    <wire from="(760,110)" to="(760,180)"/>
    <wire from="(770,110)" to="(770,190)"/>
    <wire from="(780,110)" to="(780,200)"/>
    <wire from="(790,110)" to="(790,210)"/>
  </circuit>
</project>
