{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 14:47:12 2010 " "Info: Processing started: Tue Nov 30 14:47:12 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off animation -c animation --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off animation -c animation --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "SDRAM Clock " "Warning: Clock Setting \"SDRAM Clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 25.0 MHz 100.0 MHz " "Warning: PLL \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" input frequency requirement of 25.0 MHz overrides default required fmax of 100.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|clock " "Info: Detected ripple clock \"keyboard:kbd\|clock\" as buffer" {  } { { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboard:kbd\|keyboard_clk_filtered\" as buffer" {  } { { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 19 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[4\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[4\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[5\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[5\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[3\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[3\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_plotting:FSM\|Equal4~0 " "Info: Detected gated clock \"test_plotting:FSM\|Equal4~0\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 485 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[6\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[6\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[2\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[2\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|CS.COLLISION " "Info: Detected ripple clock \"test_plotting:FSM\|CS.COLLISION\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|CS.COLLISION" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_plotting:FSM\|score_increase~0 " "Info: Detected gated clock \"test_plotting:FSM\|score_increase~0\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 306 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|score_increase~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_plotting:FSM\|tmp " "Info: Detected gated clock \"test_plotting:FSM\|tmp\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|tmp" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[5\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[5\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_plotting:FSM\|collision_reset~2 " "Info: Detected gated clock \"test_plotting:FSM\|collision_reset~2\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 303 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|collision_reset~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_y\|q\[0\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_y\|q\[0\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_y\|q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[4\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[4\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[3\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[3\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[2\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[2\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|CS.X " "Info: Detected ripple clock \"test_plotting:FSM\|CS.X\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|CS.X" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test_plotting:FSM\|score_increase " "Info: Detected gated clock \"test_plotting:FSM\|score_increase\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 306 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|score_increase" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[7\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[7\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test_plotting:FSM\|my_reg:current_x\|q\[6\] " "Info: Detected ripple clock \"test_plotting:FSM\|my_reg:current_x\|q\[6\]\" as buffer" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_plotting:FSM\|my_reg:current_x\|q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:VGA\|vga_controller:controller\|yCounter\[6\] memory vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a1~porta_address_reg11 33.064 ns " "Info: Slack time is 33.064 ns for clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[6\]\" and destination memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a1~porta_address_reg11\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "144.18 MHz 6.936 ns " "Info: Fmax is 144.18 MHz (period= 6.936 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.760 ns + Largest register memory " "Info: + Largest register to memory requirement is 39.760 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.045 ns + Largest " "Info: + Largest clock skew is 0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.710 ns + Shortest memory " "Info: + Shortest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination memory is 2.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.661 ns) 2.710 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a1~porta_address_reg11 3 MEM M4K_X13_Y22 1 " "Info: 3: + IC(0.958 ns) + CELL(0.661 ns) = 2.710 ns; Loc. = M4K_X13_Y22; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a1~porta_address_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.39 % ) " "Info: Total cell delay = 0.661 ns ( 24.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.049 ns ( 75.61 % ) " "Info: Total interconnect delay = 2.049 ns ( 75.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 {} } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.665 ns - Longest register " "Info: - Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.665 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[6\] 3 REG LCFF_X24_Y18_N23 8 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X24_Y18_N23; Fanout = 8; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[6] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.15 % ) " "Info: Total cell delay = 0.537 ns ( 20.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 79.85 % ) " "Info: Total interconnect delay = 2.128 ns ( 79.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[6] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 {} } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[6] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 89 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 {} } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[6] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.696 ns - Longest register memory " "Info: - Longest register to memory delay is 6.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[6\] 1 REG LCFF_X24_Y18_N23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y18_N23; Fanout = 8; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_controller:controller|yCounter[6] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.414 ns) 1.172 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~5 2 COMB LCCOMB_X23_Y18_N20 2 " "Info: 2: + IC(0.758 ns) + CELL(0.414 ns) = 1.172 ns; Loc. = LCCOMB_X23_Y18_N20; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[6] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~5 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.582 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~6 3 COMB LCCOMB_X23_Y18_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.582 ns; Loc. = LCCOMB_X23_Y18_N22; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~5 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~6 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.393 ns) 2.625 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~11 4 COMB LCCOMB_X22_Y18_N18 2 " "Info: 4: + IC(0.650 ns) + CELL(0.393 ns) = 2.625 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~6 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.696 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~13 5 COMB LCCOMB_X22_Y18_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.696 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.767 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~15 6 COMB LCCOMB_X22_Y18_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.767 ns; Loc. = LCCOMB_X22_Y18_N22; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~15 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.838 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[13\]~17 7 COMB LCCOMB_X22_Y18_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.838 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[13\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~15 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~17 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.248 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[14\]~18 8 COMB LCCOMB_X22_Y18_N26 6 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.248 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 6; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[14\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~17 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~18 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.376 ns) 3.902 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|decode_6oa:decode_a\|w_anode235w\[3\] 9 COMB LCCOMB_X22_Y18_N4 36 " "Info: 9: + IC(0.278 ns) + CELL(0.376 ns) = 3.902 ns; Loc. = LCCOMB_X22_Y18_N4; Fanout = 36; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|decode_6oa:decode_a\|w_anode235w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~18 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] } "NODE_NAME" } } { "db/decode_6oa.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/decode_6oa.tdf" 33 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.162 ns) + CELL(0.632 ns) 6.696 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a1~porta_address_reg11 10 MEM M4K_X13_Y22 1 " "Info: 10: + IC(2.162 ns) + CELL(0.632 ns) = 6.696 ns; Loc. = M4K_X13_Y22; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a1~porta_address_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.848 ns ( 42.53 % ) " "Info: Total cell delay = 2.848 ns ( 42.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.848 ns ( 57.47 % ) " "Info: Total interconnect delay = 3.848 ns ( 57.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.696 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[6] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~5 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~6 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~15 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~17 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~18 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.696 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[6] {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~5 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~6 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~15 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~17 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~18 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 {} } { 0.000ns 0.758ns 0.000ns 0.650ns 0.000ns 0.000ns 0.000ns 0.000ns 0.278ns 2.162ns } { 0.000ns 0.414ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.376ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 {} } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|yCounter[6] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.696 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[6] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~5 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~6 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~15 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~17 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~18 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.696 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[6] {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~5 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~6 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~11 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~13 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[12]~15 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[13]~17 {} vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[14]~18 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a|w_anode235w[3] {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~porta_address_reg11 {} } { 0.000ns 0.758ns 0.000ns 0.650ns 0.000ns 0.000ns 0.000ns 0.000ns 0.278ns 2.162ns } { 0.000ns 0.414ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.376ns 0.632ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register test_plotting:FSM\|img_to_show\[1\] register test_plotting:FSM\|CS.R 10.148 ns " "Info: Slack time is 10.148 ns for clock \"CLOCK_50\" between source register \"test_plotting:FSM\|img_to_show\[1\]\" and destination register \"test_plotting:FSM\|CS.R\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "101.5 MHz 9.852 ns " "Info: Fmax is 101.5 MHz (period= 9.852 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "14.162 ns + Largest register register " "Info: + Largest register to register requirement is 14.162 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.624 ns + Largest " "Info: + Largest clock skew is -5.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.691 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 549 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 549; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns test_plotting:FSM\|CS.R 3 REG LCFF_X31_Y22_N25 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X31_Y22_N25; Fanout = 2; REG Node = 'test_plotting:FSM\|CS.R'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl test_plotting:FSM|CS.R } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|CS.R } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|CS.R {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.315 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 8.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.787 ns) 3.360 ns test_plotting:FSM\|my_reg:current_y\|q\[5\] 2 REG LCFF_X28_Y22_N27 39 " "Info: 2: + IC(1.574 ns) + CELL(0.787 ns) = 3.360 ns; Loc. = LCFF_X28_Y22_N27; Fanout = 39; REG Node = 'test_plotting:FSM\|my_reg:current_y\|q\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[5] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.438 ns) 4.346 ns test_plotting:FSM\|Equal4~0 3 COMB LCCOMB_X27_Y22_N6 3 " "Info: 3: + IC(0.548 ns) + CELL(0.438 ns) = 4.346 ns; Loc. = LCCOMB_X27_Y22_N6; Fanout = 3; COMB Node = 'test_plotting:FSM\|Equal4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { test_plotting:FSM|my_reg:current_y|q[5] test_plotting:FSM|Equal4~0 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 485 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.242 ns) 5.029 ns test_plotting:FSM\|tmp 4 COMB LCCOMB_X28_Y22_N4 1 " "Info: 4: + IC(0.441 ns) + CELL(0.242 ns) = 5.029 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 1; COMB Node = 'test_plotting:FSM\|tmp'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { test_plotting:FSM|Equal4~0 test_plotting:FSM|tmp } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.000 ns) 6.783 ns test_plotting:FSM\|tmp~clkctrl 5 COMB CLKCTRL_G8 2 " "Info: 5: + IC(1.754 ns) + CELL(0.000 ns) = 6.783 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'test_plotting:FSM\|tmp~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 8.315 ns test_plotting:FSM\|img_to_show\[1\] 6 REG LCFF_X32_Y27_N19 3 " "Info: 6: + IC(0.995 ns) + CELL(0.537 ns) = 8.315 ns; Loc. = LCFF_X32_Y27_N19; Fanout = 3; REG Node = 'test_plotting:FSM\|img_to_show\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.003 ns ( 36.12 % ) " "Info: Total cell delay = 3.003 ns ( 36.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.312 ns ( 63.88 % ) " "Info: Total interconnect delay = 5.312 ns ( 63.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[5] test_plotting:FSM|Equal4~0 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[5] {} test_plotting:FSM|Equal4~0 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.548ns 0.441ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.242ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|CS.R } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|CS.R {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[5] test_plotting:FSM|Equal4~0 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[5] {} test_plotting:FSM|Equal4~0 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.548ns 0.441ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.242ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|CS.R } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|CS.R {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[5] test_plotting:FSM|Equal4~0 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[5] {} test_plotting:FSM|Equal4~0 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.548ns 0.441ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.242ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.014 ns - Longest register register " "Info: - Longest register to register delay is 4.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_plotting:FSM\|img_to_show\[1\] 1 REG LCFF_X32_Y27_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y27_N19; Fanout = 3; REG Node = 'test_plotting:FSM\|img_to_show\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.436 ns) 1.604 ns test_plotting:FSM\|NS.COLLISION~0 2 COMB LCCOMB_X32_Y22_N4 4 " "Info: 2: + IC(1.168 ns) + CELL(0.436 ns) = 1.604 ns; Loc. = LCCOMB_X32_Y22_N4; Fanout = 4; COMB Node = 'test_plotting:FSM\|NS.COLLISION~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { test_plotting:FSM|img_to_show[1] test_plotting:FSM|NS.COLLISION~0 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.275 ns) 2.154 ns test_plotting:FSM\|NS~0 3 COMB LCCOMB_X32_Y22_N30 4 " "Info: 3: + IC(0.275 ns) + CELL(0.275 ns) = 2.154 ns; Loc. = LCCOMB_X32_Y22_N30; Fanout = 4; COMB Node = 'test_plotting:FSM\|NS~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { test_plotting:FSM|NS.COLLISION~0 test_plotting:FSM|NS~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.565 ns test_plotting:FSM\|NS.R~0 4 COMB LCCOMB_X32_Y22_N26 1 " "Info: 4: + IC(0.261 ns) + CELL(0.150 ns) = 2.565 ns; Loc. = LCCOMB_X32_Y22_N26; Fanout = 1; COMB Node = 'test_plotting:FSM\|NS.R~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { test_plotting:FSM|NS~0 test_plotting:FSM|NS.R~0 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.245 ns) 3.269 ns test_plotting:FSM\|NS.R~1 5 COMB LCCOMB_X31_Y22_N16 1 " "Info: 5: + IC(0.459 ns) + CELL(0.245 ns) = 3.269 ns; Loc. = LCCOMB_X31_Y22_N16; Fanout = 1; COMB Node = 'test_plotting:FSM\|NS.R~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { test_plotting:FSM|NS.R~0 test_plotting:FSM|NS.R~1 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.398 ns) 3.930 ns test_plotting:FSM\|NS.R~2 6 COMB LCCOMB_X31_Y22_N24 1 " "Info: 6: + IC(0.263 ns) + CELL(0.398 ns) = 3.930 ns; Loc. = LCCOMB_X31_Y22_N24; Fanout = 1; COMB Node = 'test_plotting:FSM\|NS.R~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { test_plotting:FSM|NS.R~1 test_plotting:FSM|NS.R~2 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.014 ns test_plotting:FSM\|CS.R 7 REG LCFF_X31_Y22_N25 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.014 ns; Loc. = LCFF_X31_Y22_N25; Fanout = 2; REG Node = 'test_plotting:FSM\|CS.R'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { test_plotting:FSM|NS.R~2 test_plotting:FSM|CS.R } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.588 ns ( 39.56 % ) " "Info: Total cell delay = 1.588 ns ( 39.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.426 ns ( 60.44 % ) " "Info: Total interconnect delay = 2.426 ns ( 60.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.014 ns" { test_plotting:FSM|img_to_show[1] test_plotting:FSM|NS.COLLISION~0 test_plotting:FSM|NS~0 test_plotting:FSM|NS.R~0 test_plotting:FSM|NS.R~1 test_plotting:FSM|NS.R~2 test_plotting:FSM|CS.R } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.014 ns" { test_plotting:FSM|img_to_show[1] {} test_plotting:FSM|NS.COLLISION~0 {} test_plotting:FSM|NS~0 {} test_plotting:FSM|NS.R~0 {} test_plotting:FSM|NS.R~1 {} test_plotting:FSM|NS.R~2 {} test_plotting:FSM|CS.R {} } { 0.000ns 1.168ns 0.275ns 0.261ns 0.459ns 0.263ns 0.000ns } { 0.000ns 0.436ns 0.275ns 0.150ns 0.245ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl test_plotting:FSM|CS.R } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} test_plotting:FSM|CS.R {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[5] test_plotting:FSM|Equal4~0 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[5] {} test_plotting:FSM|Equal4~0 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.548ns 0.441ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.242ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.014 ns" { test_plotting:FSM|img_to_show[1] test_plotting:FSM|NS.COLLISION~0 test_plotting:FSM|NS~0 test_plotting:FSM|NS.R~0 test_plotting:FSM|NS.R~1 test_plotting:FSM|NS.R~2 test_plotting:FSM|CS.R } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.014 ns" { test_plotting:FSM|img_to_show[1] {} test_plotting:FSM|NS.COLLISION~0 {} test_plotting:FSM|NS~0 {} test_plotting:FSM|NS.R~0 {} test_plotting:FSM|NS.R~1 {} test_plotting:FSM|NS.R~2 {} test_plotting:FSM|CS.R {} } { 0.000ns 1.168ns 0.275ns 0.261ns 0.459ns 0.263ns 0.000ns } { 0.000ns 0.436ns 0.275ns 0.150ns 0.245ns 0.398ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_CLK " "Info: No valid register-to-register data paths exist for clock \"VGA_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\] memory vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a7~porta_address_reg0 688 ps " "Info: Minimum slack time is 688 ps for clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\]\" and destination memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a7~porta_address_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.733 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\] 1 REG LCFF_X25_Y18_N17 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N17; Fanout = 19; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_controller:controller|xCounter[2] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.142 ns) 0.733 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a7~porta_address_reg0 2 MEM M4K_X26_Y18 1 " "Info: 2: + IC(0.591 ns) + CELL(0.142 ns) = 0.733 ns; Loc. = M4K_X26_Y18; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a7~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[2] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 293 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 19.37 % ) " "Info: Total cell delay = 0.142 ns ( 19.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.591 ns ( 80.63 % ) " "Info: Total interconnect delay = 0.591 ns ( 80.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[2] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.733 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[2] {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 {} } { 0.000ns 0.591ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.045 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.045 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.061 ns + Smallest " "Info: + Smallest clock skew is 0.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.727 ns + Longest memory " "Info: + Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.661 ns) 2.727 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a7~porta_address_reg0 3 MEM M4K_X26_Y18 1 " "Info: 3: + IC(0.975 ns) + CELL(0.661 ns) = 2.727 ns; Loc. = M4K_X26_Y18; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a7~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 293 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.24 % ) " "Info: Total cell delay = 0.661 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.066 ns ( 75.76 % ) " "Info: Total interconnect delay = 2.066 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 {} } { 0.000ns 1.091ns 0.975ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.666 ns vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\] 3 REG LCFF_X25_Y18_N17 19 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X25_Y18_N17; Fanout = 19; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[2] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.14 % ) " "Info: Total cell delay = 0.537 ns ( 20.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.129 ns ( 79.86 % ) " "Info: Total interconnect delay = 2.129 ns ( 79.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|xCounter[2] {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 {} } { 0.000ns 1.091ns 0.975ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|xCounter[2] {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 293 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 {} } { 0.000ns 1.091ns 0.975ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|xCounter[2] {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[2] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.733 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[2] {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 {} } { 0.000ns 0.591ns } { 0.000ns 0.142ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0 {} } { 0.000ns 1.091ns 0.975ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|vga_controller:controller|xCounter[2] {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register test_plotting:FSM\|img_to_show\[1\] register test_plotting:FSM\|img_to_show\[1\] -513 ps " "Info: Minimum slack time is -513 ps for clock \"CLOCK_50\" between source register \"test_plotting:FSM\|img_to_show\[1\]\" and destination register \"test_plotting:FSM\|img_to_show\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_plotting:FSM\|img_to_show\[1\] 1 REG LCFF_X32_Y27_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y27_N19; Fanout = 3; REG Node = 'test_plotting:FSM\|img_to_show\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns test_plotting:FSM\|img_to_show\[1\]~0 2 COMB LCCOMB_X32_Y27_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X32_Y27_N18; Fanout = 1; COMB Node = 'test_plotting:FSM\|img_to_show\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { test_plotting:FSM|img_to_show[1] test_plotting:FSM|img_to_show[1]~0 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns test_plotting:FSM\|img_to_show\[1\] 3 REG LCFF_X32_Y27_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X32_Y27_N19; Fanout = 3; REG Node = 'test_plotting:FSM\|img_to_show\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { test_plotting:FSM|img_to_show[1]~0 test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { test_plotting:FSM|img_to_show[1] test_plotting:FSM|img_to_show[1]~0 test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { test_plotting:FSM|img_to_show[1] {} test_plotting:FSM|img_to_show[1]~0 {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.920 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.920 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.904 ns + Smallest " "Info: + Smallest clock skew is 0.904 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.315 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.787 ns) 3.360 ns test_plotting:FSM\|my_reg:current_y\|q\[5\] 2 REG LCFF_X28_Y22_N27 39 " "Info: 2: + IC(1.574 ns) + CELL(0.787 ns) = 3.360 ns; Loc. = LCFF_X28_Y22_N27; Fanout = 39; REG Node = 'test_plotting:FSM\|my_reg:current_y\|q\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[5] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.438 ns) 4.346 ns test_plotting:FSM\|Equal4~0 3 COMB LCCOMB_X27_Y22_N6 3 " "Info: 3: + IC(0.548 ns) + CELL(0.438 ns) = 4.346 ns; Loc. = LCCOMB_X27_Y22_N6; Fanout = 3; COMB Node = 'test_plotting:FSM\|Equal4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { test_plotting:FSM|my_reg:current_y|q[5] test_plotting:FSM|Equal4~0 } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 485 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.242 ns) 5.029 ns test_plotting:FSM\|tmp 4 COMB LCCOMB_X28_Y22_N4 1 " "Info: 4: + IC(0.441 ns) + CELL(0.242 ns) = 5.029 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 1; COMB Node = 'test_plotting:FSM\|tmp'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { test_plotting:FSM|Equal4~0 test_plotting:FSM|tmp } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.000 ns) 6.783 ns test_plotting:FSM\|tmp~clkctrl 5 COMB CLKCTRL_G8 2 " "Info: 5: + IC(1.754 ns) + CELL(0.000 ns) = 6.783 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'test_plotting:FSM\|tmp~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 8.315 ns test_plotting:FSM\|img_to_show\[1\] 6 REG LCFF_X32_Y27_N19 3 " "Info: 6: + IC(0.995 ns) + CELL(0.537 ns) = 8.315 ns; Loc. = LCFF_X32_Y27_N19; Fanout = 3; REG Node = 'test_plotting:FSM\|img_to_show\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.003 ns ( 36.12 % ) " "Info: Total cell delay = 3.003 ns ( 36.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.312 ns ( 63.88 % ) " "Info: Total interconnect delay = 5.312 ns ( 63.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[5] test_plotting:FSM|Equal4~0 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[5] {} test_plotting:FSM|Equal4~0 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.548ns 0.441ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.242ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.411 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 7.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.787 ns) 3.360 ns test_plotting:FSM\|my_reg:current_y\|q\[6\] 2 REG LCFF_X28_Y22_N29 36 " "Info: 2: + IC(1.574 ns) + CELL(0.787 ns) = 3.360 ns; Loc. = LCFF_X28_Y22_N29; Fanout = 36; REG Node = 'test_plotting:FSM\|my_reg:current_y\|q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[6] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 1000 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.420 ns) 4.125 ns test_plotting:FSM\|tmp 3 COMB LCCOMB_X28_Y22_N4 1 " "Info: 3: + IC(0.345 ns) + CELL(0.420 ns) = 4.125 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 1; COMB Node = 'test_plotting:FSM\|tmp'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { test_plotting:FSM|my_reg:current_y|q[6] test_plotting:FSM|tmp } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.000 ns) 5.879 ns test_plotting:FSM\|tmp~clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.754 ns) + CELL(0.000 ns) = 5.879 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'test_plotting:FSM\|tmp~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 7.411 ns test_plotting:FSM\|img_to_show\[1\] 5 REG LCFF_X32_Y27_N19 3 " "Info: 5: + IC(0.995 ns) + CELL(0.537 ns) = 7.411 ns; Loc. = LCFF_X32_Y27_N19; Fanout = 3; REG Node = 'test_plotting:FSM\|img_to_show\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.743 ns ( 37.01 % ) " "Info: Total cell delay = 2.743 ns ( 37.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.668 ns ( 62.99 % ) " "Info: Total interconnect delay = 4.668 ns ( 62.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.411 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[6] test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.411 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[6] {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.345ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[5] test_plotting:FSM|Equal4~0 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[5] {} test_plotting:FSM|Equal4~0 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.548ns 0.441ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.242ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.411 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[6] test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.411 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[6] {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.345ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "test_plotting.v" "" { Text "W:/Final Project/Lab7_solution/part3/test_plotting.v" 436 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[5] test_plotting:FSM|Equal4~0 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[5] {} test_plotting:FSM|Equal4~0 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.548ns 0.441ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.242ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.411 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[6] test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.411 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[6] {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.345ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { test_plotting:FSM|img_to_show[1] test_plotting:FSM|img_to_show[1]~0 test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { test_plotting:FSM|img_to_show[1] {} test_plotting:FSM|img_to_show[1]~0 {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[5] test_plotting:FSM|Equal4~0 test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[5] {} test_plotting:FSM|Equal4~0 {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.548ns 0.441ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.242ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.411 ns" { CLOCK_50 test_plotting:FSM|my_reg:current_y|q[6] test_plotting:FSM|tmp test_plotting:FSM|tmp~clkctrl test_plotting:FSM|img_to_show[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.411 ns" { CLOCK_50 {} CLOCK_50~combout {} test_plotting:FSM|my_reg:current_y|q[6] {} test_plotting:FSM|tmp {} test_plotting:FSM|tmp~clkctrl {} test_plotting:FSM|img_to_show[1] {} } { 0.000ns 0.000ns 1.574ns 0.345ns 1.754ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 15 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 15 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keyboard:kbd\|filter\[7\] PS2_CLK CLOCK_50 2.093 ns register " "Info: tsu for register \"keyboard:kbd\|filter\[7\]\" (data pin = \"PS2_CLK\", clock pin = \"CLOCK_50\") is 2.093 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.137 ns + Longest pin register " "Info: + Longest pin to register delay is 8.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PS2_CLK 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'PS2_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.899 ns) + CELL(0.366 ns) 8.137 ns keyboard:kbd\|filter\[7\] 2 REG LCFF_X34_Y1_N11 2 " "Info: 2: + IC(6.899 ns) + CELL(0.366 ns) = 8.137 ns; Loc. = LCFF_X34_Y1_N11; Fanout = 2; REG Node = 'keyboard:kbd\|filter\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.265 ns" { PS2_CLK keyboard:kbd|filter[7] } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 15.21 % ) " "Info: Total cell delay = 1.238 ns ( 15.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.899 ns ( 84.79 % ) " "Info: Total interconnect delay = 6.899 ns ( 84.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { PS2_CLK keyboard:kbd|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { PS2_CLK {} PS2_CLK~combout {} keyboard:kbd|filter[7] {} } { 0.000ns 0.000ns 6.899ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.008 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.787 ns) 3.689 ns keyboard:kbd\|clock 2 REG LCFF_X33_Y1_N15 3 " "Info: 2: + IC(1.903 ns) + CELL(0.787 ns) = 3.689 ns; Loc. = LCFF_X33_Y1_N15; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.000 ns) 4.459 ns keyboard:kbd\|clock~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(0.770 ns) + CELL(0.000 ns) = 4.459 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'keyboard:kbd\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { keyboard:kbd|clock keyboard:kbd|clock~clkctrl } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.008 ns keyboard:kbd\|filter\[7\] 4 REG LCFF_X34_Y1_N11 2 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.008 ns; Loc. = LCFF_X34_Y1_N11; Fanout = 2; REG Node = 'keyboard:kbd\|filter\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { keyboard:kbd|clock~clkctrl keyboard:kbd|filter[7] } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.67 % ) " "Info: Total cell delay = 2.323 ns ( 38.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.685 ns ( 61.33 % ) " "Info: Total interconnect delay = 3.685 ns ( 61.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.008 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|clock~clkctrl keyboard:kbd|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.008 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|clock~clkctrl {} keyboard:kbd|filter[7] {} } { 0.000ns 0.000ns 1.903ns 0.770ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { PS2_CLK keyboard:kbd|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { PS2_CLK {} PS2_CLK~combout {} keyboard:kbd|filter[7] {} } { 0.000ns 0.000ns 6.899ns } { 0.000ns 0.872ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.008 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|clock~clkctrl keyboard:kbd|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.008 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|clock~clkctrl {} keyboard:kbd|filter[7] {} } { 0.000ns 0.000ns 1.903ns 0.770ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_R\[0\] vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a5 9.113 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_R\[0\]\" through memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a5\" is 9.113 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.691 ns + Longest memory " "Info: + Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source memory is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 228 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 228; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.635 ns) 2.691 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a5 3 MEM M4K_X13_Y19 1 " "Info: 3: + IC(0.965 ns) + CELL(0.635 ns) = 2.691 ns; Loc. = M4K_X13_Y19; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5 } "NODE_NAME" } } { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 225 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.60 % ) " "Info: Total cell delay = 0.635 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 76.40 % ) " "Info: Total interconnect delay = 2.056 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5 {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 225 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.571 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a5 1 MEM M4K_X13_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X13_Y19; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|ram_block2a5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5 } "NODE_NAME" } } { "db/altsyncram_sbr1.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf" 225 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.436 ns) 2.016 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|w_mux_outputs441w\[0\]~0 2 COMB LCCOMB_X22_Y22_N4 1 " "Info: 2: + IC(1.492 ns) + CELL(0.436 ns) = 2.016 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 1; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|w_mux_outputs441w\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/mux_hib.tdf" 52 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.150 ns) 2.604 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|w_mux_outputs441w\[0\]~1 3 COMB LCCOMB_X22_Y22_N22 1 " "Info: 3: + IC(0.438 ns) + CELL(0.150 ns) = 2.604 ns; Loc. = LCCOMB_X22_Y22_N22; Fanout = 1; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|w_mux_outputs441w\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/mux_hib.tdf" 52 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.150 ns) 3.398 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|muxlut_result2w~0 4 COMB LCCOMB_X22_Y22_N26 10 " "Info: 4: + IC(0.644 ns) + CELL(0.150 ns) = 3.398 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 10; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_shg1:auto_generated\|altsyncram_sbr1:altsyncram1\|mux_hib:mux5\|muxlut_result2w~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "W:/Final Project/Lab7_solution/part3/db/mux_hib.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(2.798 ns) 8.571 ns VGA_R\[0\] 5 PIN PIN_C8 0 " "Info: 5: + IC(2.375 ns) + CELL(2.798 ns) = 8.571 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'VGA_R\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.173 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 VGA_R[0] } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.622 ns ( 42.26 % ) " "Info: Total cell delay = 3.622 ns ( 42.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.949 ns ( 57.74 % ) " "Info: Total interconnect delay = 4.949 ns ( 57.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.571 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 VGA_R[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.571 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 {} VGA_R[0] {} } { 0.000ns 1.492ns 0.438ns 0.644ns 2.375ns } { 0.088ns 0.436ns 0.150ns 0.150ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 {} vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5 {} } { 0.000ns 1.091ns 0.965ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.571 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 VGA_R[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.571 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~0 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|w_mux_outputs441w[0]~1 {} vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5|muxlut_result2w~0 {} VGA_R[0] {} } { 0.000ns 1.492ns 0.438ns 0.644ns 2.375ns } { 0.088ns 0.436ns 0.150ns 0.150ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyboard:kbd\|shiftin\[8\] PS2_DAT CLOCK_50 0.255 ns register " "Info: th for register \"keyboard:kbd\|shiftin\[8\]\" (data pin = \"PS2_DAT\", clock pin = \"CLOCK_50\") is 0.255 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.216 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.787 ns) 3.689 ns keyboard:kbd\|clock 2 REG LCFF_X33_Y1_N15 3 " "Info: 2: + IC(1.903 ns) + CELL(0.787 ns) = 3.689 ns; Loc. = LCFF_X33_Y1_N15; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.787 ns) 4.934 ns keyboard:kbd\|keyboard_clk_filtered 3 REG LCFF_X34_Y1_N19 4 " "Info: 3: + IC(0.458 ns) + CELL(0.787 ns) = 4.934 ns; Loc. = LCFF_X34_Y1_N19; Fanout = 4; REG Node = 'keyboard:kbd\|keyboard_clk_filtered'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.000 ns) 5.679 ns keyboard:kbd\|keyboard_clk_filtered~clkctrl 4 COMB CLKCTRL_G13 22 " "Info: 4: + IC(0.745 ns) + CELL(0.000 ns) = 5.679 ns; Loc. = CLKCTRL_G13; Fanout = 22; COMB Node = 'keyboard:kbd\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 7.216 ns keyboard:kbd\|shiftin\[8\] 5 REG LCFF_X34_Y12_N3 1 " "Info: 5: + IC(1.000 ns) + CELL(0.537 ns) = 7.216 ns; Loc. = LCFF_X34_Y12_N3; Fanout = 1; REG Node = 'keyboard:kbd\|shiftin\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 43.10 % ) " "Info: Total cell delay = 3.110 ns ( 43.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.106 ns ( 56.90 % ) " "Info: Total interconnect delay = 4.106 ns ( 56.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.216 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.216 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|keyboard_clk_filtered~clkctrl {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 1.903ns 0.458ns 0.745ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.227 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns PS2_DAT 1 PIN PIN_C24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 2; PIN Node = 'PS2_DAT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "animation.v" "" { Text "W:/Final Project/Lab7_solution/part3/animation.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.112 ns) + CELL(0.149 ns) 7.143 ns keyboard:kbd\|shiftin\[8\]~feeder 2 COMB LCCOMB_X34_Y12_N2 1 " "Info: 2: + IC(6.112 ns) + CELL(0.149 ns) = 7.143 ns; Loc. = LCCOMB_X34_Y12_N2; Fanout = 1; COMB Node = 'keyboard:kbd\|shiftin\[8\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.227 ns keyboard:kbd\|shiftin\[8\] 3 REG LCFF_X34_Y12_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.227 ns; Loc. = LCFF_X34_Y12_N3; Fanout = 1; REG Node = 'keyboard:kbd\|shiftin\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "../../ps2lab1/keyboard.v" "" { Text "W:/Final Project/ps2lab1/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 15.43 % ) " "Info: Total cell delay = 1.115 ns ( 15.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.112 ns ( 84.57 % ) " "Info: Total interconnect delay = 6.112 ns ( 84.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.227 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.227 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard:kbd|shiftin[8]~feeder {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 6.112ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.216 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.216 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|keyboard_clk_filtered~clkctrl {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 1.903ns 0.458ns 0.745ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.227 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.227 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard:kbd|shiftin[8]~feeder {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 6.112ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 14:47:14 2010 " "Info: Processing ended: Tue Nov 30 14:47:14 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
