
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grunt/Vitis_HLS/aes_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/grunt/Vivado/aes_vivado/aes_vivado.gen/sources_1/bd/design_1/ip/design_1_aes_encrypt_0_0/design_1_aes_encrypt_0_0.dcp' for cell 'design_1_i/aes_encrypt_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2381.953 ; gain = 0.000 ; free physical = 1226 ; free virtual = 5987
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/grunt/Vivado/aes_vivado/aes_vivado.srcs/constrs_1/new/aes.xdc]
Finished Parsing XDC File [/home/grunt/Vivado/aes_vivado/aes_vivado.srcs/constrs_1/new/aes.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.871 ; gain = 0.000 ; free physical = 1125 ; free virtual = 5886
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2405.871 ; gain = 24.012 ; free physical = 1125 ; free virtual = 5886
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2437.887 ; gain = 32.016 ; free physical = 1115 ; free virtual = 5876

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e9e33a22

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2742.824 ; gain = 304.938 ; free physical = 727 ; free virtual = 5503

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19da0b814

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2913.793 ; gain = 0.000 ; free physical = 559 ; free virtual = 5335
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f54476d6

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2913.793 ; gain = 0.000 ; free physical = 559 ; free virtual = 5335
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17f0e5c95

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2913.793 ; gain = 0.000 ; free physical = 558 ; free virtual = 5334
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17f0e5c95

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2913.793 ; gain = 0.000 ; free physical = 558 ; free virtual = 5334
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17f0e5c95

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2913.793 ; gain = 0.000 ; free physical = 558 ; free virtual = 5334
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17f0e5c95

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2913.793 ; gain = 0.000 ; free physical = 558 ; free virtual = 5334
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2913.793 ; gain = 0.000 ; free physical = 558 ; free virtual = 5334
Ending Logic Optimization Task | Checksum: 1c4d20c32

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2913.793 ; gain = 0.000 ; free physical = 558 ; free virtual = 5334

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 1c4d20c32

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 538 ; free virtual = 5318
Ending Power Optimization Task | Checksum: 1c4d20c32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3114.684 ; gain = 200.891 ; free physical = 543 ; free virtual = 5324

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c4d20c32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 543 ; free virtual = 5324

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 543 ; free virtual = 5324
Ending Netlist Obfuscation Task | Checksum: 1c4d20c32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 543 ; free virtual = 5324
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3114.684 ; gain = 708.812 ; free physical = 544 ; free virtual = 5324
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/grunt/Vivado/aes_vivado/aes_vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk_0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/grunt/Vivado/aes_vivado/aes_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 495 ; free virtual = 5278
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e47c0de5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 495 ; free virtual = 5278
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 495 ; free virtual = 5278

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8d16e1b8

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 525 ; free virtual = 5309

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14d7c6f6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 530 ; free virtual = 5316

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14d7c6f6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 530 ; free virtual = 5316
Phase 1 Placer Initialization | Checksum: 14d7c6f6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 530 ; free virtual = 5316

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d3ee9284

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 527 ; free virtual = 5313

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16fd487f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 527 ; free virtual = 5313

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 89 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 35 nets or cells. Created 0 new cell, deleted 35 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 492 ; free virtual = 5280

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             35  |                    35  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             35  |                    35  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: eb3fab90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 491 ; free virtual = 5280
Phase 2.3 Global Placement Core | Checksum: 226749144

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 491 ; free virtual = 5280
Phase 2 Global Placement | Checksum: 226749144

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 491 ; free virtual = 5280

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2346a9245

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 491 ; free virtual = 5280

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d78d053e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 490 ; free virtual = 5279

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1090348b4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 490 ; free virtual = 5279

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11c28c715

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 490 ; free virtual = 5279

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23a45aa04

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 489 ; free virtual = 5278

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20f921eeb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 489 ; free virtual = 5278

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b8739dd8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 489 ; free virtual = 5278
Phase 3 Detail Placement | Checksum: 1b8739dd8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 489 ; free virtual = 5278

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bff3ccea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.828 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dc42a2fc

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5305
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 241124128

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5305
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bff3ccea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5305
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.828. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5305
Phase 4.1 Post Commit Optimization | Checksum: 19d55eae4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5305

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19d55eae4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5306

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19d55eae4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5306
Phase 4.3 Placer Reporting | Checksum: 19d55eae4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5306

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5306

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5306
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14fb5df5e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5306
Ending Placer Task | Checksum: 1131c3755

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 516 ; free virtual = 5306
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 532 ; free virtual = 5322
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 519 ; free virtual = 5314
INFO: [Common 17-1381] The checkpoint '/home/grunt/Vivado/aes_vivado/aes_vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 514 ; free virtual = 5306
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 523 ; free virtual = 5315
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3114.684 ; gain = 0.000 ; free physical = 483 ; free virtual = 5280
INFO: [Common 17-1381] The checkpoint '/home/grunt/Vivado/aes_vivado/aes_vivado.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk_0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c407283b ConstDB: 0 ShapeSum: 4f150f1a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk_0" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "type_r_0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_0" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_0". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "type_r_0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "type_r_0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_0_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_0_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[194]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[194]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[226]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[226]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[218]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[218]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[231]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[231]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[193]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[193]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[225]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[225]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[217]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[217]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[249]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[249]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[255]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[255]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[207]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[207]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key256_0[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key256_0[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: ef580c0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3117.352 ; gain = 2.668 ; free physical = 362 ; free virtual = 5156
Post Restoration Checksum: NetGraph: 375e28aa NumContArr: b7f9e363 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ef580c0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3133.160 ; gain = 18.477 ; free physical = 363 ; free virtual = 5157

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ef580c0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3133.160 ; gain = 18.477 ; free physical = 346 ; free virtual = 5141

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ef580c0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3133.160 ; gain = 18.477 ; free physical = 346 ; free virtual = 5141
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2415fdc3b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3136.285 ; gain = 21.602 ; free physical = 341 ; free virtual = 5136
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.055  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 21f820c6c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3136.285 ; gain = 21.602 ; free physical = 340 ; free virtual = 5135

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2910
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2910
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21f820c6c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 337 ; free virtual = 5132
Phase 3 Initial Routing | Checksum: 12923fba9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 334 ; free virtual = 5130

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 675
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.817  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16237ead2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 333 ; free virtual = 5128
Phase 4 Rip-up And Reroute | Checksum: 16237ead2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 333 ; free virtual = 5128

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16237ead2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 333 ; free virtual = 5128

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16237ead2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 333 ; free virtual = 5128
Phase 5 Delay and Skew Optimization | Checksum: 16237ead2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 333 ; free virtual = 5128

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19c2eef93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 333 ; free virtual = 5128
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.817  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19c2eef93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 333 ; free virtual = 5128
Phase 6 Post Hold Fix | Checksum: 19c2eef93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 333 ; free virtual = 5128

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.54111 %
  Global Horizontal Routing Utilization  = 0.689233 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14f3149d1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 333 ; free virtual = 5128

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14f3149d1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 331 ; free virtual = 5127

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8ad4a288

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 331 ; free virtual = 5126

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.817  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 8ad4a288

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 331 ; free virtual = 5126
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 349 ; free virtual = 5144

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3138.285 ; gain = 23.602 ; free physical = 349 ; free virtual = 5144
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3155.195 ; gain = 8.906 ; free physical = 336 ; free virtual = 5137
INFO: [Common 17-1381] The checkpoint '/home/grunt/Vivado/aes_vivado/aes_vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk_0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/grunt/Vivado/aes_vivado/aes_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/grunt/Vivado/aes_vivado/aes_vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 15:54:18 2022...
