Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 12:43:28 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.368       -5.201                     32                 1100        0.097        0.000                      0                 1100        4.500        0.000                       0                   438  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.368       -5.201                     32                 1100        0.097        0.000                      0                 1100        4.500        0.000                       0                   438  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           32  Failing Endpoints,  Worst Slack       -0.368ns,  Total Violation       -5.201ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 2.710ns (27.720%)  route 7.066ns (72.280%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.024     6.690    sm/D_states_q_reg[4]_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.150     6.840 f  sm/ram_reg_i_108/O
                         net (fo=15, routed)          0.865     7.706    sm/ram_reg_i_108_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.355     8.061 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.544     8.605    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.520     9.250    sm/out_sig0_carry_i_21_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.374 r  sm/out_sig0_carry_i_10/O
                         net (fo=47, routed)          1.107    10.480    L_reg/M_sm_ra1[2]
    SLICE_X44Y42         LUT3 (Prop_lut3_I1_O)        0.124    10.604 r  L_reg/out_sig0_carry__0_i_4/O
                         net (fo=3, routed)           0.911    11.515    alum/M_alum_a[4]
    SLICE_X45Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.041 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.041    alum/out_sig0_carry__0_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.280 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.960    13.240    alum/data0[10]
    SLICE_X46Y44         LUT4 (Prop_lut4_I1_O)        0.302    13.542 r  alum/ram_reg_i_64/O
                         net (fo=1, routed)           0.282    13.824    sm/ram_reg_12
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.948 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.324    14.272    sm/D_registers_q_reg[5][10]
    SLICE_X47Y43         LUT5 (Prop_lut5_I4_O)        0.124    14.396 r  sm/ram_reg_i_3/O
                         net (fo=1, routed)           0.528    14.925    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.925    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 2.710ns (27.731%)  route 7.063ns (72.269%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.024     6.690    sm/D_states_q_reg[4]_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.150     6.840 f  sm/ram_reg_i_108/O
                         net (fo=15, routed)          0.865     7.706    sm/ram_reg_i_108_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.355     8.061 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.544     8.605    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.520     9.250    sm/out_sig0_carry_i_21_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.374 r  sm/out_sig0_carry_i_10/O
                         net (fo=47, routed)          1.107    10.480    L_reg/M_sm_ra1[2]
    SLICE_X44Y42         LUT3 (Prop_lut3_I1_O)        0.124    10.604 r  L_reg/out_sig0_carry__0_i_4/O
                         net (fo=3, routed)           0.911    11.515    alum/M_alum_a[4]
    SLICE_X45Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.041 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.041    alum/out_sig0_carry__0_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.280 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.960    13.240    alum/data0[10]
    SLICE_X46Y44         LUT4 (Prop_lut4_I1_O)        0.302    13.542 r  alum/ram_reg_i_64/O
                         net (fo=1, routed)           0.282    13.824    sm/ram_reg_12
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.948 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.308    14.256    display/ram_reg_10
    SLICE_X47Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.380 r  display/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.541    14.921    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.220ns  (logic 2.450ns (23.973%)  route 7.770ns (76.027%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.205     6.872    sm/D_states_q_reg[4]_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.996 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=10, routed)          0.767     7.762    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.886 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           1.035     8.921    sm/ram_reg_i_141_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.045 r  sm/ram_reg_i_91/O
                         net (fo=33, routed)          0.799     9.844    L_reg/M_sm_ra1[1]
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.968 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.475    10.443    L_reg/D_registers_q_reg[3][4]_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.567 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.926    11.493    alum/ram_reg_i_82_1[0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.043 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.043    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.262 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.799    13.060    alum/data1[8]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.295    13.355 r  alum/ram_reg_i_69/O
                         net (fo=1, routed)           0.302    13.657    sm/ram_reg_10
    SLICE_X48Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.781 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.703    14.484    sm/D_registers_q_reg[5][8]
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.124    14.608 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.760    15.368    L_reg/D[8]
    SLICE_X46Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.448    14.853    L_reg/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X46Y43         FDRE (Setup_fdre_C_D)       -0.028    15.049    L_reg/D_registers_q_reg[3][8]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -15.368    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.276ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.684ns  (logic 2.557ns (26.404%)  route 7.127ns (73.596%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X42Y39         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDSE (Prop_fdse_C_Q)         0.518     5.666 r  sm/D_states_q_reg[2]/Q
                         net (fo=140, routed)         1.200     6.867    sm/D_states_q_reg_n_0_[2]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.991 r  sm/D_accel_timer_q[3]_i_5/O
                         net (fo=33, routed)          0.919     7.910    sm/D_accel_timer_q[3]_i_5_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.034 r  sm/out_sig0_carry_i_30/O
                         net (fo=2, routed)           0.739     8.773    sm/out_sig0_carry_i_30_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.897 r  sm/ram_reg_i_138/O
                         net (fo=28, routed)          0.519     9.415    sm/ram_reg_i_138_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.539 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.943    10.483    sm/ram_reg_i_92_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.607 r  sm/ram_reg_i_36/O
                         net (fo=22, routed)          0.514    11.121    sm/ram_reg_i_36_0[1]
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  sm/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000    11.245    alum/ram_reg_i_98_1[1]
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.778 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.778    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.997 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.852    12.849    sm/ram_reg_i_24_0[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I1_O)        0.295    13.144 f  sm/ram_reg_i_82/O
                         net (fo=1, routed)           0.159    13.303    sm/ram_reg_i_82_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.427 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.334    13.761    display/ram_reg_3
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    13.885 r  display/ram_reg_i_9/O
                         net (fo=1, routed)           0.948    14.833    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.833    
  -------------------------------------------------------------------
                         slack                                 -0.276    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.128ns  (logic 2.450ns (24.190%)  route 7.678ns (75.810%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.205     6.872    sm/D_states_q_reg[4]_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.996 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=10, routed)          0.767     7.762    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.886 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           1.035     8.921    sm/ram_reg_i_141_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.045 r  sm/ram_reg_i_91/O
                         net (fo=33, routed)          0.799     9.844    L_reg/M_sm_ra1[1]
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.968 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.475    10.443    L_reg/D_registers_q_reg[3][4]_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.567 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.926    11.493    alum/ram_reg_i_82_1[0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.043 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.043    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.262 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.799    13.060    alum/data1[8]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.295    13.355 r  alum/ram_reg_i_69/O
                         net (fo=1, routed)           0.302    13.657    sm/ram_reg_10
    SLICE_X48Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.781 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.703    14.484    sm/D_registers_q_reg[5][8]
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.124    14.608 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.668    15.276    L_reg/D[8]
    SLICE_X47Y44         FDRE                                         r  L_reg/D_registers_q_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.448    14.853    L_reg/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  L_reg/D_registers_q_reg[5][8]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)       -0.067    15.010    L_reg/D_registers_q_reg[5][8]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 2.450ns (25.325%)  route 7.224ns (74.675%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.205     6.872    sm/D_states_q_reg[4]_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.996 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=10, routed)          0.767     7.762    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.886 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           1.035     8.921    sm/ram_reg_i_141_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.045 r  sm/ram_reg_i_91/O
                         net (fo=33, routed)          0.799     9.844    L_reg/M_sm_ra1[1]
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.968 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.475    10.443    L_reg/D_registers_q_reg[3][4]_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.567 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.926    11.493    alum/ram_reg_i_82_1[0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.043 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.043    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.262 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.799    13.060    alum/data1[8]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.295    13.355 r  alum/ram_reg_i_69/O
                         net (fo=1, routed)           0.302    13.657    sm/ram_reg_10
    SLICE_X48Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.781 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.185    13.967    sm/D_registers_q_reg[5][8]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.091 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.732    14.823    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.249ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.123ns  (logic 2.710ns (26.770%)  route 7.413ns (73.230%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.024     6.690    sm/D_states_q_reg[4]_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.150     6.840 f  sm/ram_reg_i_108/O
                         net (fo=15, routed)          0.865     7.706    sm/ram_reg_i_108_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.355     8.061 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.544     8.605    sm/out_sig0_carry_i_32_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.520     9.250    sm/out_sig0_carry_i_21_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.374 r  sm/out_sig0_carry_i_10/O
                         net (fo=47, routed)          1.107    10.480    L_reg/M_sm_ra1[2]
    SLICE_X44Y42         LUT3 (Prop_lut3_I1_O)        0.124    10.604 r  L_reg/out_sig0_carry__0_i_4/O
                         net (fo=3, routed)           0.911    11.515    alum/M_alum_a[4]
    SLICE_X45Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.041 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.041    alum/out_sig0_carry__0_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.280 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.960    13.240    alum/data0[10]
    SLICE_X46Y44         LUT4 (Prop_lut4_I1_O)        0.302    13.542 r  alum/ram_reg_i_64/O
                         net (fo=1, routed)           0.282    13.824    sm/ram_reg_12
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.948 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.517    14.465    sm/D_registers_q_reg[5][10]
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.124    14.589 r  sm/D_registers_q[7][10]_i_1/O
                         net (fo=8, routed)           0.683    15.272    L_reg/D[10]
    SLICE_X43Y43         FDRE                                         r  L_reg/D_registers_q_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.447    14.852    L_reg/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  L_reg/D_registers_q_reg[4][10]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)       -0.067    15.023    L_reg/D_registers_q_reg[4][10]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -15.272    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 2.558ns (26.545%)  route 7.078ns (73.455%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.205     6.872    sm/D_states_q_reg[4]_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.996 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=10, routed)          0.767     7.762    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.886 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           1.035     8.921    sm/ram_reg_i_141_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.045 r  sm/ram_reg_i_91/O
                         net (fo=33, routed)          0.799     9.844    L_reg/M_sm_ra1[1]
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.968 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.475    10.443    L_reg/D_registers_q_reg[3][4]_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.567 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.926    11.493    alum/ram_reg_i_82_1[0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.043 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.043    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.358 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.598    12.956    alum/data1[11]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.307    13.263 r  alum/ram_reg_i_61/O
                         net (fo=1, routed)           0.289    13.552    sm/ram_reg_14
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.676 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.318    13.994    display/ram_reg_8
    SLICE_X47Y43         LUT5 (Prop_lut5_I3_O)        0.124    14.118 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.667    14.785    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.785    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.115ns  (logic 2.450ns (24.221%)  route 7.665ns (75.779%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.205     6.872    sm/D_states_q_reg[4]_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.996 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=10, routed)          0.767     7.762    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.886 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           1.035     8.921    sm/ram_reg_i_141_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.045 r  sm/ram_reg_i_91/O
                         net (fo=33, routed)          0.799     9.844    L_reg/M_sm_ra1[1]
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.968 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.475    10.443    L_reg/D_registers_q_reg[3][4]_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.567 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.926    11.493    alum/ram_reg_i_82_1[0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.043 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.043    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.262 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.799    13.060    alum/data1[8]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.295    13.355 r  alum/ram_reg_i_69/O
                         net (fo=1, routed)           0.302    13.657    sm/ram_reg_10
    SLICE_X48Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.781 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.703    14.484    sm/D_registers_q_reg[5][8]
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.124    14.608 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.655    15.263    L_reg/D[8]
    SLICE_X46Y44         FDRE                                         r  L_reg/D_registers_q_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.448    14.853    L_reg/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  L_reg/D_registers_q_reg[7][8]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X46Y44         FDRE (Setup_fdre_C_D)       -0.028    15.049    L_reg/D_registers_q_reg[7][8]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -15.263    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 2.567ns (26.729%)  route 7.037ns (73.271%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.205     6.872    sm/D_states_q_reg[4]_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.996 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=10, routed)          0.767     7.762    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.886 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           1.035     8.921    sm/ram_reg_i_141_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.045 r  sm/ram_reg_i_91/O
                         net (fo=33, routed)          0.799     9.844    L_reg/M_sm_ra1[1]
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.968 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.475    10.443    L_reg/D_registers_q_reg[3][4]_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.567 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.926    11.493    alum/ram_reg_i_82_1[0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.043 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.043    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.160 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.160    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.379 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.542    12.921    sm/ram_reg_i_18_0[0]
    SLICE_X45Y44         LUT4 (Prop_lut4_I3_O)        0.295    13.216 r  sm/ram_reg_i_54/O
                         net (fo=1, routed)           0.302    13.518    sm/ram_reg_i_54_n_0
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.642 r  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.318    13.960    sm/D_ddr_q_reg_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.668    14.752    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.752    
  -------------------------------------------------------------------
                         slack                                 -0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.830    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.987    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.040 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.040    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.596     1.540    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.013    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.596     1.540    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.024    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.830    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.987    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.053 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.053    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    cond_butt_next_play/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.594     1.538    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.735    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X65Y52         FDRE (Hold_fdre_C_D)         0.075     1.613    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.594     1.538    forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.736    forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X58Y44         FDRE (Hold_fdre_C_D)         0.071     1.609    forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.594     1.538    forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.744    forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X58Y44         FDRE (Hold_fdre_C_D)         0.075     1.613    forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.830    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.987    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.076 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.076    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_6
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    cond_butt_next_play/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.596     1.540    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.049    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.596     1.540    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.959    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.049    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__0_n_6
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y17   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y32   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y34   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y32   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y32   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y32   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y32   D_gamecounter_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.148ns  (logic 10.421ns (29.648%)  route 24.727ns (70.352%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT4=6 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=16, routed)          1.671     7.279    L_reg/M_reg_timer[7]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.403 f  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.821     8.224    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.348 r  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           1.058     9.406    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.530 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.274    10.804    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.956 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.841    11.797    L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I2_O)        0.348    12.145 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.145    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.725 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.823    13.548    L_reg/L_6ca2d9c7_remainder0_3[2]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    13.850 r  L_reg/i__carry_i_13__4/O
                         net (fo=13, routed)          1.041    14.891    L_reg/i__carry_i_13__4_n_0
    SLICE_X49Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.015 f  L_reg/i__carry__0_i_27/O
                         net (fo=1, routed)           1.147    16.161    L_reg/i__carry__0_i_27_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.285 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.414    16.699    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.118    16.817 r  L_reg/i__carry_i_19__5/O
                         net (fo=4, routed)           1.239    18.056    L_reg/i__carry_i_19__5_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.326    18.382 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.808    19.191    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.152    19.343 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           0.667    20.010    timerseg_driver/decimal_renderer/i__carry__0_i_13__4[2]
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.616 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.929 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.832    21.761    L_reg/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y53         LUT5 (Prop_lut5_I2_O)        0.306    22.067 f  L_reg/i__carry_i_27__3/O
                         net (fo=11, routed)          1.062    23.129    timerseg_driver/decimal_renderer/i__carry_i_14__4
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124    23.253 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__3/O
                         net (fo=2, routed)           0.682    23.935    L_reg/i__carry_i_9__4_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.059 r  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           1.244    25.302    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    25.426 r  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.045    26.471    L_reg/i__carry_i_9__4_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.595 r  L_reg/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.595    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.996 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.996    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.110    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.224    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.446 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.280    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y53         LUT6 (Prop_lut6_I4_O)        0.299    28.579 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.670    29.249    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.124    29.373 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=4, routed)           1.241    30.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I2_O)        0.152    30.766 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.990    31.757    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.326    32.083 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.990    33.073    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.146    33.219 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.333    36.552    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.748    40.299 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.299    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.785ns  (logic 10.198ns (29.317%)  route 24.588ns (70.683%))
  Logic Levels:           29  (CARRY4=7 LUT3=3 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=16, routed)          1.671     7.279    L_reg/M_reg_timer[7]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.403 f  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.821     8.224    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.348 r  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           1.058     9.406    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.530 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.274    10.804    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.956 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.841    11.797    L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I2_O)        0.348    12.145 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.145    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.725 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.823    13.548    L_reg/L_6ca2d9c7_remainder0_3[2]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    13.850 r  L_reg/i__carry_i_13__4/O
                         net (fo=13, routed)          1.041    14.891    L_reg/i__carry_i_13__4_n_0
    SLICE_X49Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.015 f  L_reg/i__carry__0_i_27/O
                         net (fo=1, routed)           1.147    16.161    L_reg/i__carry__0_i_27_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.285 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.414    16.699    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.118    16.817 r  L_reg/i__carry_i_19__5/O
                         net (fo=4, routed)           1.239    18.056    L_reg/i__carry_i_19__5_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.326    18.382 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.808    19.191    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.152    19.343 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           0.667    20.010    timerseg_driver/decimal_renderer/i__carry__0_i_13__4[2]
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.616 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.929 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.832    21.761    L_reg/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y53         LUT5 (Prop_lut5_I2_O)        0.306    22.067 f  L_reg/i__carry_i_27__3/O
                         net (fo=11, routed)          1.062    23.129    timerseg_driver/decimal_renderer/i__carry_i_14__4
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124    23.253 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__3/O
                         net (fo=2, routed)           0.682    23.935    L_reg/i__carry_i_9__4_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.059 r  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           1.244    25.302    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    25.426 r  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.045    26.471    L_reg/i__carry_i_9__4_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.595 r  L_reg/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.595    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.996 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.996    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.110    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.224    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.446 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.280    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y53         LUT6 (Prop_lut6_I4_O)        0.299    28.579 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.670    29.249    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.124    29.373 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=4, routed)           1.241    30.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I2_O)        0.152    30.766 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.990    31.757    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.326    32.083 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.871    32.954    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.124    33.078 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.312    36.390    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.937 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.937    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.578ns  (logic 10.177ns (29.432%)  route 24.401ns (70.568%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT4=6 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=16, routed)          1.671     7.279    L_reg/M_reg_timer[7]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.403 f  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.821     8.224    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.348 r  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           1.058     9.406    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.530 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.274    10.804    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.956 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.841    11.797    L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I2_O)        0.348    12.145 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.145    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.725 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.823    13.548    L_reg/L_6ca2d9c7_remainder0_3[2]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    13.850 r  L_reg/i__carry_i_13__4/O
                         net (fo=13, routed)          1.041    14.891    L_reg/i__carry_i_13__4_n_0
    SLICE_X49Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.015 f  L_reg/i__carry__0_i_27/O
                         net (fo=1, routed)           1.147    16.161    L_reg/i__carry__0_i_27_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.285 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.414    16.699    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.118    16.817 r  L_reg/i__carry_i_19__5/O
                         net (fo=4, routed)           1.239    18.056    L_reg/i__carry_i_19__5_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.326    18.382 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.808    19.191    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.152    19.343 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           0.667    20.010    timerseg_driver/decimal_renderer/i__carry__0_i_13__4[2]
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.616 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.929 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.832    21.761    L_reg/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y53         LUT5 (Prop_lut5_I2_O)        0.306    22.067 f  L_reg/i__carry_i_27__3/O
                         net (fo=11, routed)          1.062    23.129    timerseg_driver/decimal_renderer/i__carry_i_14__4
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124    23.253 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__3/O
                         net (fo=2, routed)           0.682    23.935    L_reg/i__carry_i_9__4_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.059 r  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           1.244    25.302    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    25.426 r  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.045    26.471    L_reg/i__carry_i_9__4_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.595 r  L_reg/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.595    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.996 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.996    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.110    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.224    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.446 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.280    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y53         LUT6 (Prop_lut6_I4_O)        0.299    28.579 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.670    29.249    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.124    29.373 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=4, routed)           1.241    30.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I2_O)        0.152    30.766 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.990    31.757    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.326    32.083 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.982    33.065    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124    33.189 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.014    36.203    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.729 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.729    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.421ns  (logic 10.225ns (29.705%)  route 24.197ns (70.295%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT4=6 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=16, routed)          1.671     7.279    L_reg/M_reg_timer[7]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.403 f  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.821     8.224    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.348 r  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           1.058     9.406    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.530 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.274    10.804    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.956 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.841    11.797    L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I2_O)        0.348    12.145 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.145    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.725 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.823    13.548    L_reg/L_6ca2d9c7_remainder0_3[2]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    13.850 r  L_reg/i__carry_i_13__4/O
                         net (fo=13, routed)          1.041    14.891    L_reg/i__carry_i_13__4_n_0
    SLICE_X49Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.015 f  L_reg/i__carry__0_i_27/O
                         net (fo=1, routed)           1.147    16.161    L_reg/i__carry__0_i_27_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.285 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.414    16.699    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.118    16.817 r  L_reg/i__carry_i_19__5/O
                         net (fo=4, routed)           1.239    18.056    L_reg/i__carry_i_19__5_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.326    18.382 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.808    19.191    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.152    19.343 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           0.667    20.010    timerseg_driver/decimal_renderer/i__carry__0_i_13__4[2]
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.616 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.929 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.832    21.761    L_reg/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y53         LUT5 (Prop_lut5_I2_O)        0.306    22.067 f  L_reg/i__carry_i_27__3/O
                         net (fo=11, routed)          1.062    23.129    timerseg_driver/decimal_renderer/i__carry_i_14__4
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124    23.253 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__3/O
                         net (fo=2, routed)           0.682    23.935    L_reg/i__carry_i_9__4_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.059 r  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           1.244    25.302    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    25.426 r  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.045    26.471    L_reg/i__carry_i_9__4_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.595 r  L_reg/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.595    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.996 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.996    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.110    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.224    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.446 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.280    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y53         LUT6 (Prop_lut6_I4_O)        0.299    28.579 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.670    29.249    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.124    29.373 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=4, routed)           1.241    30.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I2_O)        0.152    30.766 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.990    31.757    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.326    32.083 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.990    33.073    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I2_O)        0.124    33.197 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.802    35.999    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.573 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.573    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.317ns  (logic 10.420ns (30.363%)  route 23.897ns (69.637%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT4=6 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=16, routed)          1.671     7.279    L_reg/M_reg_timer[7]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.403 f  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.821     8.224    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.348 r  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           1.058     9.406    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.530 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.274    10.804    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.956 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.841    11.797    L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I2_O)        0.348    12.145 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.145    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.725 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.823    13.548    L_reg/L_6ca2d9c7_remainder0_3[2]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    13.850 r  L_reg/i__carry_i_13__4/O
                         net (fo=13, routed)          1.041    14.891    L_reg/i__carry_i_13__4_n_0
    SLICE_X49Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.015 f  L_reg/i__carry__0_i_27/O
                         net (fo=1, routed)           1.147    16.161    L_reg/i__carry__0_i_27_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.285 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.414    16.699    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.118    16.817 r  L_reg/i__carry_i_19__5/O
                         net (fo=4, routed)           1.239    18.056    L_reg/i__carry_i_19__5_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.326    18.382 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.808    19.191    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.152    19.343 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           0.667    20.010    timerseg_driver/decimal_renderer/i__carry__0_i_13__4[2]
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.616 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.929 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.832    21.761    L_reg/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y53         LUT5 (Prop_lut5_I2_O)        0.306    22.067 f  L_reg/i__carry_i_27__3/O
                         net (fo=11, routed)          1.062    23.129    timerseg_driver/decimal_renderer/i__carry_i_14__4
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124    23.253 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__3/O
                         net (fo=2, routed)           0.682    23.935    L_reg/i__carry_i_9__4_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.059 r  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           1.244    25.302    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    25.426 r  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.045    26.471    L_reg/i__carry_i_9__4_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.595 r  L_reg/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.595    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.996 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.996    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.110    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.224    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.446 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.280    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y53         LUT6 (Prop_lut6_I4_O)        0.299    28.579 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.670    29.249    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.124    29.373 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=4, routed)           1.241    30.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I2_O)        0.152    30.766 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.990    31.757    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.326    32.083 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.982    33.065    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.152    33.217 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.511    35.728    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    39.468 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.468    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.197ns  (logic 10.410ns (30.440%)  route 23.788ns (69.560%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT4=6 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=16, routed)          1.671     7.279    L_reg/M_reg_timer[7]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.403 f  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.821     8.224    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.348 r  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           1.058     9.406    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.530 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.274    10.804    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.956 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.841    11.797    L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I2_O)        0.348    12.145 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.145    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.725 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.823    13.548    L_reg/L_6ca2d9c7_remainder0_3[2]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    13.850 r  L_reg/i__carry_i_13__4/O
                         net (fo=13, routed)          1.041    14.891    L_reg/i__carry_i_13__4_n_0
    SLICE_X49Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.015 f  L_reg/i__carry__0_i_27/O
                         net (fo=1, routed)           1.147    16.161    L_reg/i__carry__0_i_27_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.285 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.414    16.699    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.118    16.817 r  L_reg/i__carry_i_19__5/O
                         net (fo=4, routed)           1.239    18.056    L_reg/i__carry_i_19__5_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.326    18.382 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.808    19.191    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.152    19.343 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           0.667    20.010    timerseg_driver/decimal_renderer/i__carry__0_i_13__4[2]
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.616 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.929 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.832    21.761    L_reg/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y53         LUT5 (Prop_lut5_I2_O)        0.306    22.067 f  L_reg/i__carry_i_27__3/O
                         net (fo=11, routed)          1.062    23.129    timerseg_driver/decimal_renderer/i__carry_i_14__4
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124    23.253 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__3/O
                         net (fo=2, routed)           0.682    23.935    L_reg/i__carry_i_9__4_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.059 r  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           1.244    25.302    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    25.426 r  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.045    26.471    L_reg/i__carry_i_9__4_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.595 r  L_reg/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.595    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.996 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.996    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.110    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.224    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.446 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.280    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y53         LUT6 (Prop_lut6_I4_O)        0.299    28.579 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.670    29.249    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.124    29.373 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=4, routed)           1.241    30.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I2_O)        0.152    30.766 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.990    31.757    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.326    32.083 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.862    32.945    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I3_O)        0.153    33.098 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.521    35.619    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    39.349 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.349    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.120ns  (logic 10.230ns (29.983%)  route 23.890ns (70.017%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT4=6 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=16, routed)          1.671     7.279    L_reg/M_reg_timer[7]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.403 f  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.821     8.224    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.348 r  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           1.058     9.406    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.530 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=3, routed)           1.274    10.804    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I2_O)        0.152    10.956 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.841    11.797    L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I2_O)        0.348    12.145 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.145    timerseg_driver/decimal_renderer/i__carry__0_i_19__2_0[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.725 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.823    13.548    L_reg/L_6ca2d9c7_remainder0_3[2]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.302    13.850 r  L_reg/i__carry_i_13__4/O
                         net (fo=13, routed)          1.041    14.891    L_reg/i__carry_i_13__4_n_0
    SLICE_X49Y49         LUT4 (Prop_lut4_I3_O)        0.124    15.015 f  L_reg/i__carry__0_i_27/O
                         net (fo=1, routed)           1.147    16.161    L_reg/i__carry__0_i_27_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    16.285 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.414    16.699    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.118    16.817 r  L_reg/i__carry_i_19__5/O
                         net (fo=4, routed)           1.239    18.056    L_reg/i__carry_i_19__5_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.326    18.382 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.808    19.191    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.152    19.343 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           0.667    20.010    timerseg_driver/decimal_renderer/i__carry__0_i_13__4[2]
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.616 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.929 f  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.832    21.761    L_reg/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y53         LUT5 (Prop_lut5_I2_O)        0.306    22.067 f  L_reg/i__carry_i_27__3/O
                         net (fo=11, routed)          1.062    23.129    timerseg_driver/decimal_renderer/i__carry_i_14__4
    SLICE_X50Y52         LUT5 (Prop_lut5_I0_O)        0.124    23.253 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__3/O
                         net (fo=2, routed)           0.682    23.935    L_reg/i__carry_i_9__4_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.059 r  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           1.244    25.302    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    25.426 r  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.045    26.471    L_reg/i__carry_i_9__4_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.595 r  L_reg/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000    26.595    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.996 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.996    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.110    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.224    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.446 r  timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.280    timerseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y53         LUT6 (Prop_lut6_I4_O)        0.299    28.579 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.670    29.249    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.124    29.373 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=4, routed)           1.241    30.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I2_O)        0.152    30.766 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.990    31.757    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.326    32.083 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.862    32.945    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I2_O)        0.124    33.069 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.624    35.692    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    39.271 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.271    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.139ns  (logic 10.629ns (32.074%)  route 22.510ns (67.926%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=2 LUT4=8 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=18, routed)          1.905     7.574    L_reg/M_reg_pbc[7]
    SLICE_X44Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.698 f  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.669     8.367    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.491 r  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.727     9.218    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.342 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.631     9.973    L_reg/L_6ca2d9c7_remainder0__0_carry_i_17__0_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.097 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.730    10.826    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y30         LUT4 (Prop_lut4_I2_O)        0.150    10.976 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.995    11.971    L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I2_O)        0.326    12.297 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.297    bseg_driver/decimal_renderer/i__carry_i_23__2_0[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.847 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.847    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.961    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry__0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.200 f  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.828    14.028    L_reg/L_6ca2d9c7_remainder0_1[10]
    SLICE_X42Y28         LUT5 (Prop_lut5_I4_O)        0.302    14.330 f  L_reg/i__carry_i_26__2/O
                         net (fo=13, routed)          1.230    15.560    L_reg/i__carry_i_26__2_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.124    15.684 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=7, routed)           1.053    16.737    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.861 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.121    17.983    L_reg/i__carry_i_20__2_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.152    18.135 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.816    18.951    L_reg/i__carry_i_10__4_n_0
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.277 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.667    19.943    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.124    20.067 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.067    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.465 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.465    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.687 f  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.808    21.496    L_reg/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.327    21.823 f  L_reg/i__carry__0_i_13__1/O
                         net (fo=17, routed)          0.787    22.609    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.332    22.941 r  L_reg/i__carry_i_22__1/O
                         net (fo=9, routed)           1.220    24.161    L_reg/i__carry_i_22__1_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.285 r  L_reg/i__carry_i_30__0/O
                         net (fo=1, routed)           1.011    25.296    L_reg/i__carry_i_30__0_n_0
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.124    25.420 r  L_reg/i__carry_i_18__2/O
                         net (fo=3, routed)           1.005    26.424    L_reg/i__carry_i_18__2_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.548 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    26.548    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_2[0]
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.080 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.080    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.194    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.416 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.546    27.962    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y28         LUT6 (Prop_lut6_I4_O)        0.299    28.261 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.445    28.706    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.124    28.830 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.490    29.320    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I5_O)        0.124    29.444 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           1.035    30.479    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.124    30.603 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.244    31.847    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I0_O)        0.153    32.000 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.549    34.549    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    38.290 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.290    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.947ns  (logic 10.397ns (31.558%)  route 22.549ns (68.442%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=2 LUT4=8 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=18, routed)          1.905     7.574    L_reg/M_reg_pbc[7]
    SLICE_X44Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.698 f  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.669     8.367    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.491 r  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.727     9.218    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.342 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.631     9.973    L_reg/L_6ca2d9c7_remainder0__0_carry_i_17__0_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.097 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.730    10.826    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y30         LUT4 (Prop_lut4_I2_O)        0.150    10.976 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.995    11.971    L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I2_O)        0.326    12.297 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.297    bseg_driver/decimal_renderer/i__carry_i_23__2_0[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.847 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.847    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.961    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry__0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.200 f  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.828    14.028    L_reg/L_6ca2d9c7_remainder0_1[10]
    SLICE_X42Y28         LUT5 (Prop_lut5_I4_O)        0.302    14.330 f  L_reg/i__carry_i_26__2/O
                         net (fo=13, routed)          1.230    15.560    L_reg/i__carry_i_26__2_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.124    15.684 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=7, routed)           1.053    16.737    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.861 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.121    17.983    L_reg/i__carry_i_20__2_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.152    18.135 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.816    18.951    L_reg/i__carry_i_10__4_n_0
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.277 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.667    19.943    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.124    20.067 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.067    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.465 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.465    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.687 f  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.808    21.496    L_reg/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.327    21.823 f  L_reg/i__carry__0_i_13__1/O
                         net (fo=17, routed)          0.787    22.609    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.332    22.941 r  L_reg/i__carry_i_22__1/O
                         net (fo=9, routed)           1.220    24.161    L_reg/i__carry_i_22__1_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.285 r  L_reg/i__carry_i_30__0/O
                         net (fo=1, routed)           1.011    25.296    L_reg/i__carry_i_30__0_n_0
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.124    25.420 r  L_reg/i__carry_i_18__2/O
                         net (fo=3, routed)           1.005    26.424    L_reg/i__carry_i_18__2_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.548 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    26.548    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_2[0]
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.080 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.080    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.194    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.416 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.546    27.962    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y28         LUT6 (Prop_lut6_I4_O)        0.299    28.261 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.445    28.706    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.124    28.830 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.490    29.320    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I5_O)        0.124    29.444 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           1.035    30.479    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.124    30.603 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.244    31.847    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I0_O)        0.124    31.971 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.589    34.560    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    38.098 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.098    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.872ns  (logic 10.645ns (32.384%)  route 22.227ns (67.616%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=2 LUT4=8 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=18, routed)          1.905     7.574    L_reg/M_reg_pbc[7]
    SLICE_X44Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.698 f  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_10__0/O
                         net (fo=1, routed)           0.669     8.367    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.491 r  L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.727     9.218    L_reg/L_6ca2d9c7_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.342 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.631     9.973    L_reg/L_6ca2d9c7_remainder0__0_carry_i_17__0_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.097 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.730    10.826    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y30         LUT4 (Prop_lut4_I2_O)        0.150    10.976 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.995    11.971    L_reg/L_6ca2d9c7_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y28         LUT4 (Prop_lut4_I2_O)        0.326    12.297 r  L_reg/L_6ca2d9c7_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.297    bseg_driver/decimal_renderer/i__carry_i_23__2_0[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.847 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.847    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.961    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry__0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.200 f  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.828    14.028    L_reg/L_6ca2d9c7_remainder0_1[10]
    SLICE_X42Y28         LUT5 (Prop_lut5_I4_O)        0.302    14.330 f  L_reg/i__carry_i_26__2/O
                         net (fo=13, routed)          1.230    15.560    L_reg/i__carry_i_26__2_n_0
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.124    15.684 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=7, routed)           1.053    16.737    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.861 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.121    17.983    L_reg/i__carry_i_20__2_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.152    18.135 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.816    18.951    L_reg/i__carry_i_10__4_n_0
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.326    19.277 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.667    19.943    L_reg/D_registers_q_reg[3][4]_1[1]
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.124    20.067 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.067    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.465 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.465    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.687 f  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.808    21.496    L_reg/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.327    21.823 f  L_reg/i__carry__0_i_13__1/O
                         net (fo=17, routed)          0.787    22.609    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I5_O)        0.332    22.941 r  L_reg/i__carry_i_22__1/O
                         net (fo=9, routed)           1.220    24.161    L_reg/i__carry_i_22__1_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124    24.285 r  L_reg/i__carry_i_30__0/O
                         net (fo=1, routed)           1.011    25.296    L_reg/i__carry_i_30__0_n_0
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.124    25.420 r  L_reg/i__carry_i_18__2/O
                         net (fo=3, routed)           1.005    26.424    L_reg/i__carry_i_18__2_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.124    26.548 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    26.548    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_2[0]
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.080 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.080    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.194    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.416 r  bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.546    27.962    bseg_driver/decimal_renderer/L_6ca2d9c7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y28         LUT6 (Prop_lut6_I4_O)        0.299    28.261 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.445    28.706    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.124    28.830 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.490    29.320    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I5_O)        0.124    29.444 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           1.035    30.479    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.124    30.603 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.849    31.451    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I0_O)        0.150    31.601 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.662    34.263    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    38.024 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.024    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.373ns (77.273%)  route 0.404ns (22.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.404     2.082    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.314 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.314    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1567133029[0].cond_butt_sel_desel/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.421ns (69.476%)  route 0.624ns (30.524%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.592     1.536    forLoop_idx_0_1567133029[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_1567133029[0].cond_butt_sel_desel/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1567133029[0].cond_butt_sel_desel/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.207     1.884    forLoop_idx_0_1567133029[0].cond_butt_sel_desel/D_ctr_q_reg[12]
    SLICE_X60Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.929 r  forLoop_idx_0_1567133029[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.417     2.346    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.580 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.580    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.460ns (68.952%)  route 0.658ns (31.048%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.596     1.540    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.071     1.751    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/D_ctr_q_reg[5]
    SLICE_X62Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.796 f  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.154     1.950    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.995 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.433     2.428    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.658 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.658    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.439ns (66.951%)  route 0.710ns (33.049%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cond_butt_next_play/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.156     1.858    cond_butt_next_play/D_ctr_q_reg[12]
    SLICE_X65Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.903 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.554     2.457    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.687 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.687    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.383ns (60.571%)  route 0.900ns (39.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.900     2.548    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.790 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.790    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.369ns (58.126%)  route 0.986ns (41.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.986     2.634    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.861 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.861    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.628ns (34.869%)  route 3.040ns (65.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.045     3.548    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.672 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.996     4.668    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.628ns (34.869%)  route 3.040ns (65.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.045     3.548    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.672 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.996     4.668    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.628ns (34.869%)  route 3.040ns (65.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.045     3.548    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.672 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.996     4.668    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.628ns (34.869%)  route 3.040ns (65.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.045     3.548    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.672 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.996     4.668    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.628ns (34.902%)  route 3.036ns (65.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.045     3.548    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.672 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.991     4.664    reset_cond/M_reset_cond_in
    SLICE_X63Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1333501965[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.541ns  (logic 1.615ns (35.566%)  route 2.926ns (64.434%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.926     4.417    forLoop_idx_0_1333501965[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.541 r  forLoop_idx_0_1333501965[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.541    forLoop_idx_0_1333501965[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y48         FDRE                                         r  forLoop_idx_0_1333501965[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.453     4.858    forLoop_idx_0_1333501965[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y48         FDRE                                         r  forLoop_idx_0_1333501965[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.492ns  (logic 1.617ns (36.008%)  route 2.874ns (63.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.874     4.368    forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.492 r  forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.492    forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.518     4.923    forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.141ns  (logic 1.619ns (39.094%)  route 2.522ns (60.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.522     4.017    forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.141 r  forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.141    forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.518     4.923    forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.649ns  (logic 1.625ns (44.526%)  route 2.024ns (55.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.024     3.525    forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.649 r  forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.649    forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.506     4.910    forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.448ns  (logic 1.622ns (47.053%)  route 1.826ns (52.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.826     3.324    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.448 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.448    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         1.510     4.914    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1567133029[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.300ns (32.253%)  route 0.629ns (67.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.629     0.884    forLoop_idx_0_1567133029[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.929 r  forLoop_idx_0_1567133029[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.929    forLoop_idx_0_1567133029[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_1567133029[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.860     2.050    forLoop_idx_0_1567133029[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_1567133029[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1567133029[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.307ns (32.616%)  route 0.634ns (67.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.634     0.896    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.941 r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.941    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.863     2.053    forLoop_idx_0_1567133029[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_1567133029[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.311ns (30.780%)  route 0.700ns (69.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.700     0.966    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.011 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.011    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.313ns (27.523%)  route 0.825ns (72.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.825     1.094    forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.139 r  forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.139    forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.860     2.050    forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_1333501965[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.307ns (24.429%)  route 0.951ns (75.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.951     1.213    forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.258 r  forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.258    forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.306ns (20.929%)  route 1.156ns (79.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.156     1.417    forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.462 r  forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.462    forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.864     2.054    forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1333501965[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.316ns (21.057%)  route 1.186ns (78.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.821     1.092    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.137 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.365     1.502    reset_cond/M_reset_cond_in
    SLICE_X63Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.316ns (20.997%)  route 1.190ns (79.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.821     1.092    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.137 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.370     1.507    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.316ns (20.997%)  route 1.190ns (79.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.821     1.092    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.137 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.370     1.507    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.316ns (20.997%)  route 1.190ns (79.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.821     1.092    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.137 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.370     1.507    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=437, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





