# Post-Silicon Validation Plan

- functional parity against simulation smoke
- frame capture robustness across PVT
- interrupt latency and firmware response timing
