[options]
isa rv32i

[depth]
pc_fwd     5    20
insn            20
reg        5    20
pc_bwd     5    20
causal     5    20
liveness   5 10 30
unique     5 10 30
cover      5    20
ill             20
csrw            20
csr_ill         20

csrc_zero  1    5
csrc_any   1    5
csrc_inc   1    5
csrc_const 1    5
csrc_upcnt 1    20
csrc_hpm   1    20

[csrs]
mcycle          upcnt
minstret        upcnt
mcause 
mepc
mtvec


[defines]
`define YOSYS // Hotfix for older Tabby CAD Releases

[verilog-files]
@basedir@/cores/@core@/wrapper.sv
@basedir@/cores/@core@/rtl/params_pkg.sv
@basedir@/cores/@core@/rtl/@core@.sv
@basedir@/cores/@core@/rtl/@core@_regfile.sv
@basedir@/cores/@core@/rtl/load_unit.sv
@basedir@/cores/@core@/rtl/store_unit.sv
@basedir@/cores/@core@/rtl/csr_regfile.sv
@basedir@/cores/@core@/rtl/alu.sv
@basedir@/cores/@core@/rtl/extend.sv
@basedir@/cores/@core@/rtl/@core@_hazard_unit.sv


[cover]
always @* if (!reset) cover (channel[0].cnt_insns == 2);