
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>mon_2chiq Source File &#8212; Bedrock  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/alabaster.css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="mon-2chiq-source-file">
<span id="mon-2chiq-source"></span><h1>mon_2chiq Source File<a class="headerlink" href="#mon-2chiq-source-file" title="Permalink to this heading">Â¶</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"></span>
<span class="linenos"> 2</span>
<span class="linenos"> 3</span><span class="k">module</span><span class="w"> </span><span class="n">mon_2chiq</span><span class="w"> </span><span class="p">#(</span><span class="w"></span>
<span class="linenos"> 4</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">dwi</span><span class="o">=</span><span class="mh">16</span><span class="p">,</span><span class="w">  </span><span class="c1">// data width</span>
<span class="linenos"> 5</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">rwi</span><span class="o">=</span><span class="mh">28</span><span class="p">,</span><span class="w">  </span><span class="c1">// result width</span>
<span class="linenos"> 6</span><span class="w">     </span><span class="c1">// Difference between above two widths should be N*log2 of the maximum number</span>
<span class="linenos"> 7</span><span class="w">     </span><span class="c1">// of samples per CIC sample, where N=2 is the order of the CIC filter.</span>
<span class="linenos"> 8</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">davr</span><span class="o">=</span><span class="mh">3</span><span class="p">,</span><span class="w">  </span><span class="c1">// how many guard bits to keep in output of multiplier</span>
<span class="linenos"> 9</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">dwlo</span><span class="o">=</span><span class="mh">18</span><span class="w">  </span><span class="c1">// Local Oscillator data width</span>
<span class="linenos">10</span><span class="p">)</span><span class="w"> </span><span class="p">(</span><span class="w"></span>
<span class="linenos">11</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w">  </span><span class="c1">// timespec 8.4 ns</span>
<span class="linenos">12</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">dwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">iqd</span><span class="p">,</span><span class="w">  </span><span class="c1">// two-way interleaved data</span>
<span class="linenos">13</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">scale</span><span class="p">,</span><span class="w">  </span><span class="c1">// e.g., 18&#39;d61624 = floor((32/33)^2*2^16)</span>
<span class="linenos">14</span><span class="w">     </span><span class="c1">// Note that scale is typically positive; full-scale negative is not allowed</span>
<span class="linenos">15</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">iqs</span><span class="p">,</span><span class="w">  </span><span class="c1">// sync high when iq_data holds I, low when iq_data holds Q</span>
<span class="linenos">16</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">samp</span><span class="p">,</span><span class="w"></span>
<span class="linenos">17</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">rwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">s_in</span><span class="p">,</span><span class="w"></span>
<span class="linenos">18</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">rwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">s_out</span><span class="p">,</span><span class="w"></span>
<span class="linenos">19</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">g_in</span><span class="p">,</span><span class="w"></span>
<span class="linenos">20</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">g_out</span><span class="p">,</span><span class="w"></span>
<span class="linenos">21</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">reset</span><span class="w"></span>
<span class="linenos">22</span><span class="p">);</span><span class="w"></span>
<span class="linenos">23</span>
<span class="linenos">24</span>
<span class="linenos">25</span><span class="c1">// Maybe wasteful, but use a multiplier so we can get full-scale to match between</span>
<span class="linenos">26</span><span class="c1">// input and output when using a non-binary CIC interval</span>
<span class="linenos">27</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">18</span><span class="o">+</span><span class="n">dwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">product_iq</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">product_iq2</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">28</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">29</span><span class="w">     </span><span class="n">product_iq</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">iqd</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">scale</span><span class="p">;</span><span class="w"></span>
<span class="linenos">30</span><span class="w">     </span><span class="n">product_iq2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">product_iq</span><span class="p">;</span><span class="w"></span>
<span class="linenos">31</span><span class="k">end</span><span class="w"></span>
<span class="linenos">32</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">dwi</span><span class="o">+</span><span class="n">davr</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">scaled_iq</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">product_iq2</span><span class="p">[</span><span class="mh">18</span><span class="o">+</span><span class="n">dwi</span><span class="o">-</span><span class="mh">2</span><span class="o">:</span><span class="mh">18</span><span class="o">-</span><span class="n">davr</span><span class="o">-</span><span class="mh">1</span><span class="p">];</span><span class="w"></span>
<span class="linenos">33</span>
<span class="linenos">34</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">iq_sync_sr</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">35</span><span class="kt">wire</span><span class="w"> </span><span class="n">iq_syncx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iq_sync_sr</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span><span class="w"></span>
<span class="linenos">36</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">dwi</span><span class="o">+</span><span class="n">davr</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">i_data0</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">i_data</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">q_data</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">37</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">38</span><span class="w">     </span><span class="n">iq_sync_sr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">iq_sync_sr</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">iqs</span><span class="p">};</span><span class="w"></span>
<span class="linenos">39</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="n">iq_syncx</span><span class="p">)</span><span class="w"> </span><span class="n">i_data0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">scaled_iq</span><span class="p">;</span><span class="w"></span>
<span class="linenos">40</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">~</span><span class="n">iq_syncx</span><span class="p">)</span><span class="w"> </span><span class="n">q_data</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">scaled_iq</span><span class="p">;</span><span class="w"></span>
<span class="linenos">41</span><span class="w">     </span><span class="n">i_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">i_data0</span><span class="p">;</span><span class="w">  </span><span class="c1">// Time-align the common case where I and Q are paired</span>
<span class="linenos">42</span><span class="k">end</span><span class="w"></span>
<span class="linenos">43</span>
<span class="linenos">44</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reset_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">45</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="n">reset_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">reset_r</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="n">reset</span><span class="p">};</span><span class="w"></span>
<span class="linenos">46</span>
<span class="linenos">47</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">rwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">s_reg1</span><span class="p">,</span><span class="w"> </span><span class="n">s_reg2</span><span class="p">;</span><span class="w"></span>
<span class="linenos">48</span><span class="kt">wire</span><span class="w"> </span><span class="n">g_reg1</span><span class="p">,</span><span class="w"> </span><span class="n">g_reg2</span><span class="p">;</span><span class="w"></span>
<span class="linenos">49</span>
<span class="linenos">50</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">rwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">i1out</span><span class="p">;</span><span class="w"></span>
<span class="linenos">51</span><span class="n">double_inte</span><span class="w"> </span><span class="p">#(.</span><span class="n">dwi</span><span class="p">(</span><span class="n">dwi</span><span class="o">+</span><span class="n">davr</span><span class="p">),.</span><span class="n">dwo</span><span class="p">(</span><span class="n">rwi</span><span class="p">))</span><span class="w">          </span><span class="n">i1</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">in</span><span class="p">(</span><span class="n">i_data</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">i1out</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">reset</span><span class="p">(</span><span class="n">reset_r</span><span class="p">[</span><span class="mh">1</span><span class="p">]));</span><span class="w"></span>
<span class="linenos">52</span><span class="n">serialize</span><span class="w">   </span><span class="p">#(.</span><span class="n">dwi</span><span class="p">(</span><span class="n">rwi</span><span class="p">))</span><span class="w">                         </span><span class="n">s1</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">samp</span><span class="p">(</span><span class="n">samp</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">data_in</span><span class="p">(</span><span class="n">i1out</span><span class="p">),</span><span class="w"></span>
<span class="linenos">53</span><span class="w">     </span><span class="p">.</span><span class="n">stream_in</span><span class="p">(</span><span class="n">s_reg2</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">stream_out</span><span class="p">(</span><span class="n">s_reg1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">gate_in</span><span class="p">(</span><span class="n">g_reg2</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">gate_out</span><span class="p">(</span><span class="n">g_reg1</span><span class="p">));</span><span class="w"></span>
<span class="linenos">54</span>
<span class="linenos">55</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">rwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">i2out</span><span class="p">;</span><span class="w"></span>
<span class="linenos">56</span><span class="n">double_inte</span><span class="w"> </span><span class="p">#(.</span><span class="n">dwi</span><span class="p">(</span><span class="n">dwi</span><span class="o">+</span><span class="n">davr</span><span class="p">),.</span><span class="n">dwo</span><span class="p">(</span><span class="n">rwi</span><span class="p">))</span><span class="w">          </span><span class="n">i2</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">in</span><span class="p">(</span><span class="n">q_data</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">i2out</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">reset</span><span class="p">(</span><span class="n">reset_r</span><span class="p">[</span><span class="mh">1</span><span class="p">]));</span><span class="w"></span>
<span class="linenos">57</span><span class="n">serialize</span><span class="w">   </span><span class="p">#(.</span><span class="n">dwi</span><span class="p">(</span><span class="n">rwi</span><span class="p">))</span><span class="w">                         </span><span class="n">s2</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">samp</span><span class="p">(</span><span class="n">samp</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">data_in</span><span class="p">(</span><span class="n">i2out</span><span class="p">),</span><span class="w"></span>
<span class="linenos">58</span><span class="w">     </span><span class="p">.</span><span class="n">stream_in</span><span class="p">(</span><span class="n">s_in</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">stream_out</span><span class="p">(</span><span class="n">s_reg2</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">gate_in</span><span class="p">(</span><span class="n">g_in</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">gate_out</span><span class="p">(</span><span class="n">g_reg2</span><span class="p">));</span><span class="w"></span>
<span class="linenos">59</span>
<span class="linenos">60</span><span class="k">assign</span><span class="w"> </span><span class="n">s_out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">s_reg1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">61</span><span class="k">assign</span><span class="w"> </span><span class="n">g_out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">g_reg1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">62</span>
<span class="linenos">63</span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">Bedrock</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../general-docs.html">General Docs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2022, LBNL ATG.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 5.1.1</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/_gen_src_rst/mon_2chiq_source.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>