$date
  Tue Jul  7 10:26:39 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module neg_edge_detector_tb $end
$var reg 1 ! clk $end
$var reg 1 " i_pulse $end
$var reg 1 # o_pulse $end
$var reg 1 $ reset $end
$scope module dut $end
$var reg 1 % i_clk $end
$var reg 1 & i_rstb $end
$var reg 1 ' i_input $end
$var reg 1 ( o_pulse $end
$var reg 1 ) r0_input $end
$var reg 1 * r1_input $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
0%
1&
0'
0(
0)
0*
#31250000
1!
1%
#62500000
0!
0%
#93750000
1!
1%
#125000000
0!
0$
0%
0&
#156250000
1!
1%
#187500000
0!
0%
#218750000
1!
1%
#250000000
0!
0%
#281250000
1!
1"
1%
1'
#312500000
0!
0"
0%
0'
1)
#343750000
1!
1#
1%
1(
0)
1*
#375000000
0!
0#
0%
0(
0*
#406250000
1!
1%
#437500000
0!
0%
#468750000
1!
1%
#500000000
0!
0%
#531250000
1!
1%
#562500000
0!
0%
#593750000
1!
1%
#625000000
0!
0%
