
Stepper motors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ca0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08003dac  08003dac  00013dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f0c  08003f0c  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08003f0c  08003f0c  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003f0c  08003f0c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f0c  08003f0c  00013f0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f10  08003f10  00013f10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003f14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000068  08003f7c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08003f7c  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007ace  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a5a  00000000  00000000  00027ba2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000720  00000000  00000000  00029600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000055f  00000000  00000000  00029d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016741  00000000  00000000  0002a27f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009c8b  00000000  00000000  000409c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000804c5  00000000  00000000  0004a64b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002298  00000000  00000000  000cab10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000044  00000000  00000000  000ccda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003d94 	.word	0x08003d94

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003d94 	.word	0x08003d94

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_drsub>:
 800015c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__adddf3>
 8000162:	bf00      	nop

08000164 <__aeabi_dsub>:
 8000164:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000168 <__adddf3>:
 8000168:	b530      	push	{r4, r5, lr}
 800016a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800016e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000172:	ea94 0f05 	teq	r4, r5
 8000176:	bf08      	it	eq
 8000178:	ea90 0f02 	teqeq	r0, r2
 800017c:	bf1f      	itttt	ne
 800017e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000182:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000186:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800018e:	f000 80e2 	beq.w	8000356 <__adddf3+0x1ee>
 8000192:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000196:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019a:	bfb8      	it	lt
 800019c:	426d      	neglt	r5, r5
 800019e:	dd0c      	ble.n	80001ba <__adddf3+0x52>
 80001a0:	442c      	add	r4, r5
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	ea82 0000 	eor.w	r0, r2, r0
 80001ae:	ea83 0101 	eor.w	r1, r3, r1
 80001b2:	ea80 0202 	eor.w	r2, r0, r2
 80001b6:	ea81 0303 	eor.w	r3, r1, r3
 80001ba:	2d36      	cmp	r5, #54	; 0x36
 80001bc:	bf88      	it	hi
 80001be:	bd30      	pophi	{r4, r5, pc}
 80001c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d0:	d002      	beq.n	80001d8 <__adddf3+0x70>
 80001d2:	4240      	negs	r0, r0
 80001d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x84>
 80001e6:	4252      	negs	r2, r2
 80001e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ec:	ea94 0f05 	teq	r4, r5
 80001f0:	f000 80a7 	beq.w	8000342 <__adddf3+0x1da>
 80001f4:	f1a4 0401 	sub.w	r4, r4, #1
 80001f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001fc:	db0d      	blt.n	800021a <__adddf3+0xb2>
 80001fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000202:	fa22 f205 	lsr.w	r2, r2, r5
 8000206:	1880      	adds	r0, r0, r2
 8000208:	f141 0100 	adc.w	r1, r1, #0
 800020c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000210:	1880      	adds	r0, r0, r2
 8000212:	fa43 f305 	asr.w	r3, r3, r5
 8000216:	4159      	adcs	r1, r3
 8000218:	e00e      	b.n	8000238 <__adddf3+0xd0>
 800021a:	f1a5 0520 	sub.w	r5, r5, #32
 800021e:	f10e 0e20 	add.w	lr, lr, #32
 8000222:	2a01      	cmp	r2, #1
 8000224:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000228:	bf28      	it	cs
 800022a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	18c0      	adds	r0, r0, r3
 8000234:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000238:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800023c:	d507      	bpl.n	800024e <__adddf3+0xe6>
 800023e:	f04f 0e00 	mov.w	lr, #0
 8000242:	f1dc 0c00 	rsbs	ip, ip, #0
 8000246:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024a:	eb6e 0101 	sbc.w	r1, lr, r1
 800024e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000252:	d31b      	bcc.n	800028c <__adddf3+0x124>
 8000254:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000258:	d30c      	bcc.n	8000274 <__adddf3+0x10c>
 800025a:	0849      	lsrs	r1, r1, #1
 800025c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000260:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000264:	f104 0401 	add.w	r4, r4, #1
 8000268:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800026c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000270:	f080 809a 	bcs.w	80003a8 <__adddf3+0x240>
 8000274:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	ea41 0105 	orr.w	r1, r1, r5
 800028a:	bd30      	pop	{r4, r5, pc}
 800028c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000290:	4140      	adcs	r0, r0
 8000292:	eb41 0101 	adc.w	r1, r1, r1
 8000296:	3c01      	subs	r4, #1
 8000298:	bf28      	it	cs
 800029a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800029e:	d2e9      	bcs.n	8000274 <__adddf3+0x10c>
 80002a0:	f091 0f00 	teq	r1, #0
 80002a4:	bf04      	itt	eq
 80002a6:	4601      	moveq	r1, r0
 80002a8:	2000      	moveq	r0, #0
 80002aa:	fab1 f381 	clz	r3, r1
 80002ae:	bf08      	it	eq
 80002b0:	3320      	addeq	r3, #32
 80002b2:	f1a3 030b 	sub.w	r3, r3, #11
 80002b6:	f1b3 0220 	subs.w	r2, r3, #32
 80002ba:	da0c      	bge.n	80002d6 <__adddf3+0x16e>
 80002bc:	320c      	adds	r2, #12
 80002be:	dd08      	ble.n	80002d2 <__adddf3+0x16a>
 80002c0:	f102 0c14 	add.w	ip, r2, #20
 80002c4:	f1c2 020c 	rsb	r2, r2, #12
 80002c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002cc:	fa21 f102 	lsr.w	r1, r1, r2
 80002d0:	e00c      	b.n	80002ec <__adddf3+0x184>
 80002d2:	f102 0214 	add.w	r2, r2, #20
 80002d6:	bfd8      	it	le
 80002d8:	f1c2 0c20 	rsble	ip, r2, #32
 80002dc:	fa01 f102 	lsl.w	r1, r1, r2
 80002e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e4:	bfdc      	itt	le
 80002e6:	ea41 010c 	orrle.w	r1, r1, ip
 80002ea:	4090      	lslle	r0, r2
 80002ec:	1ae4      	subs	r4, r4, r3
 80002ee:	bfa2      	ittt	ge
 80002f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f4:	4329      	orrge	r1, r5
 80002f6:	bd30      	popge	{r4, r5, pc}
 80002f8:	ea6f 0404 	mvn.w	r4, r4
 80002fc:	3c1f      	subs	r4, #31
 80002fe:	da1c      	bge.n	800033a <__adddf3+0x1d2>
 8000300:	340c      	adds	r4, #12
 8000302:	dc0e      	bgt.n	8000322 <__adddf3+0x1ba>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0220 	rsb	r2, r4, #32
 800030c:	fa20 f004 	lsr.w	r0, r0, r4
 8000310:	fa01 f302 	lsl.w	r3, r1, r2
 8000314:	ea40 0003 	orr.w	r0, r0, r3
 8000318:	fa21 f304 	lsr.w	r3, r1, r4
 800031c:	ea45 0103 	orr.w	r1, r5, r3
 8000320:	bd30      	pop	{r4, r5, pc}
 8000322:	f1c4 040c 	rsb	r4, r4, #12
 8000326:	f1c4 0220 	rsb	r2, r4, #32
 800032a:	fa20 f002 	lsr.w	r0, r0, r2
 800032e:	fa01 f304 	lsl.w	r3, r1, r4
 8000332:	ea40 0003 	orr.w	r0, r0, r3
 8000336:	4629      	mov	r1, r5
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	fa21 f004 	lsr.w	r0, r1, r4
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f094 0f00 	teq	r4, #0
 8000346:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034a:	bf06      	itte	eq
 800034c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000350:	3401      	addeq	r4, #1
 8000352:	3d01      	subne	r5, #1
 8000354:	e74e      	b.n	80001f4 <__adddf3+0x8c>
 8000356:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035a:	bf18      	it	ne
 800035c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000360:	d029      	beq.n	80003b6 <__adddf3+0x24e>
 8000362:	ea94 0f05 	teq	r4, r5
 8000366:	bf08      	it	eq
 8000368:	ea90 0f02 	teqeq	r0, r2
 800036c:	d005      	beq.n	800037a <__adddf3+0x212>
 800036e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000372:	bf04      	itt	eq
 8000374:	4619      	moveq	r1, r3
 8000376:	4610      	moveq	r0, r2
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	ea91 0f03 	teq	r1, r3
 800037e:	bf1e      	ittt	ne
 8000380:	2100      	movne	r1, #0
 8000382:	2000      	movne	r0, #0
 8000384:	bd30      	popne	{r4, r5, pc}
 8000386:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038a:	d105      	bne.n	8000398 <__adddf3+0x230>
 800038c:	0040      	lsls	r0, r0, #1
 800038e:	4149      	adcs	r1, r1
 8000390:	bf28      	it	cs
 8000392:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000396:	bd30      	pop	{r4, r5, pc}
 8000398:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800039c:	bf3c      	itt	cc
 800039e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a2:	bd30      	popcc	{r4, r5, pc}
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b0:	f04f 0000 	mov.w	r0, #0
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ba:	bf1a      	itte	ne
 80003bc:	4619      	movne	r1, r3
 80003be:	4610      	movne	r0, r2
 80003c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c4:	bf1c      	itt	ne
 80003c6:	460b      	movne	r3, r1
 80003c8:	4602      	movne	r2, r0
 80003ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ce:	bf06      	itte	eq
 80003d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d4:	ea91 0f03 	teqeq	r1, r3
 80003d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	bf00      	nop

080003e0 <__aeabi_ui2d>:
 80003e0:	f090 0f00 	teq	r0, #0
 80003e4:	bf04      	itt	eq
 80003e6:	2100      	moveq	r1, #0
 80003e8:	4770      	bxeq	lr
 80003ea:	b530      	push	{r4, r5, lr}
 80003ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f4:	f04f 0500 	mov.w	r5, #0
 80003f8:	f04f 0100 	mov.w	r1, #0
 80003fc:	e750      	b.n	80002a0 <__adddf3+0x138>
 80003fe:	bf00      	nop

08000400 <__aeabi_i2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000414:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000418:	bf48      	it	mi
 800041a:	4240      	negmi	r0, r0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e73e      	b.n	80002a0 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_f2d>:
 8000424:	0042      	lsls	r2, r0, #1
 8000426:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042a:	ea4f 0131 	mov.w	r1, r1, rrx
 800042e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000432:	bf1f      	itttt	ne
 8000434:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000438:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800043c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000440:	4770      	bxne	lr
 8000442:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000446:	bf08      	it	eq
 8000448:	4770      	bxeq	lr
 800044a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800044e:	bf04      	itt	eq
 8000450:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 7460 	mov.w	r4, #896	; 0x380
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000460:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000464:	e71c      	b.n	80002a0 <__adddf3+0x138>
 8000466:	bf00      	nop

08000468 <__aeabi_ul2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f04f 0500 	mov.w	r5, #0
 8000476:	e00a      	b.n	800048e <__aeabi_l2d+0x16>

08000478 <__aeabi_l2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000486:	d502      	bpl.n	800048e <__aeabi_l2d+0x16>
 8000488:	4240      	negs	r0, r0
 800048a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000492:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000496:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049a:	f43f aed8 	beq.w	800024e <__adddf3+0xe6>
 800049e:	f04f 0203 	mov.w	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b6:	f1c2 0320 	rsb	r3, r2, #32
 80004ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c6:	ea40 000e 	orr.w	r0, r0, lr
 80004ca:	fa21 f102 	lsr.w	r1, r1, r2
 80004ce:	4414      	add	r4, r2
 80004d0:	e6bd      	b.n	800024e <__adddf3+0xe6>
 80004d2:	bf00      	nop

080004d4 <__aeabi_dmul>:
 80004d4:	b570      	push	{r4, r5, r6, lr}
 80004d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e2:	bf1d      	ittte	ne
 80004e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e8:	ea94 0f0c 	teqne	r4, ip
 80004ec:	ea95 0f0c 	teqne	r5, ip
 80004f0:	f000 f8de 	bleq	80006b0 <__aeabi_dmul+0x1dc>
 80004f4:	442c      	add	r4, r5
 80004f6:	ea81 0603 	eor.w	r6, r1, r3
 80004fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000502:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000506:	bf18      	it	ne
 8000508:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800050c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000510:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000514:	d038      	beq.n	8000588 <__aeabi_dmul+0xb4>
 8000516:	fba0 ce02 	umull	ip, lr, r0, r2
 800051a:	f04f 0500 	mov.w	r5, #0
 800051e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000522:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000526:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052a:	f04f 0600 	mov.w	r6, #0
 800052e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000532:	f09c 0f00 	teq	ip, #0
 8000536:	bf18      	it	ne
 8000538:	f04e 0e01 	orrne.w	lr, lr, #1
 800053c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000540:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000544:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000548:	d204      	bcs.n	8000554 <__aeabi_dmul+0x80>
 800054a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054e:	416d      	adcs	r5, r5
 8000550:	eb46 0606 	adc.w	r6, r6, r6
 8000554:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000558:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800055c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000560:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000564:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000568:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800056c:	bf88      	it	hi
 800056e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000572:	d81e      	bhi.n	80005b2 <__aeabi_dmul+0xde>
 8000574:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	bd70      	pop	{r4, r5, r6, pc}
 8000588:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800058c:	ea46 0101 	orr.w	r1, r6, r1
 8000590:	ea40 0002 	orr.w	r0, r0, r2
 8000594:	ea81 0103 	eor.w	r1, r1, r3
 8000598:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800059c:	bfc2      	ittt	gt
 800059e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a6:	bd70      	popgt	{r4, r5, r6, pc}
 80005a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ac:	f04f 0e00 	mov.w	lr, #0
 80005b0:	3c01      	subs	r4, #1
 80005b2:	f300 80ab 	bgt.w	800070c <__aeabi_dmul+0x238>
 80005b6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ba:	bfde      	ittt	le
 80005bc:	2000      	movle	r0, #0
 80005be:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c2:	bd70      	pople	{r4, r5, r6, pc}
 80005c4:	f1c4 0400 	rsb	r4, r4, #0
 80005c8:	3c20      	subs	r4, #32
 80005ca:	da35      	bge.n	8000638 <__aeabi_dmul+0x164>
 80005cc:	340c      	adds	r4, #12
 80005ce:	dc1b      	bgt.n	8000608 <__aeabi_dmul+0x134>
 80005d0:	f104 0414 	add.w	r4, r4, #20
 80005d4:	f1c4 0520 	rsb	r5, r4, #32
 80005d8:	fa00 f305 	lsl.w	r3, r0, r5
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f205 	lsl.w	r2, r1, r5
 80005e4:	ea40 0002 	orr.w	r0, r0, r2
 80005e8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f4:	fa21 f604 	lsr.w	r6, r1, r4
 80005f8:	eb42 0106 	adc.w	r1, r2, r6
 80005fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000600:	bf08      	it	eq
 8000602:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f1c4 040c 	rsb	r4, r4, #12
 800060c:	f1c4 0520 	rsb	r5, r4, #32
 8000610:	fa00 f304 	lsl.w	r3, r0, r4
 8000614:	fa20 f005 	lsr.w	r0, r0, r5
 8000618:	fa01 f204 	lsl.w	r2, r1, r4
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	f141 0100 	adc.w	r1, r1, #0
 800062c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000630:	bf08      	it	eq
 8000632:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000636:	bd70      	pop	{r4, r5, r6, pc}
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f205 	lsl.w	r2, r0, r5
 8000640:	ea4e 0e02 	orr.w	lr, lr, r2
 8000644:	fa20 f304 	lsr.w	r3, r0, r4
 8000648:	fa01 f205 	lsl.w	r2, r1, r5
 800064c:	ea43 0302 	orr.w	r3, r3, r2
 8000650:	fa21 f004 	lsr.w	r0, r1, r4
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	fa21 f204 	lsr.w	r2, r1, r4
 800065c:	ea20 0002 	bic.w	r0, r0, r2
 8000660:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f094 0f00 	teq	r4, #0
 8000674:	d10f      	bne.n	8000696 <__aeabi_dmul+0x1c2>
 8000676:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067a:	0040      	lsls	r0, r0, #1
 800067c:	eb41 0101 	adc.w	r1, r1, r1
 8000680:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000684:	bf08      	it	eq
 8000686:	3c01      	subeq	r4, #1
 8000688:	d0f7      	beq.n	800067a <__aeabi_dmul+0x1a6>
 800068a:	ea41 0106 	orr.w	r1, r1, r6
 800068e:	f095 0f00 	teq	r5, #0
 8000692:	bf18      	it	ne
 8000694:	4770      	bxne	lr
 8000696:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069a:	0052      	lsls	r2, r2, #1
 800069c:	eb43 0303 	adc.w	r3, r3, r3
 80006a0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a4:	bf08      	it	eq
 80006a6:	3d01      	subeq	r5, #1
 80006a8:	d0f7      	beq.n	800069a <__aeabi_dmul+0x1c6>
 80006aa:	ea43 0306 	orr.w	r3, r3, r6
 80006ae:	4770      	bx	lr
 80006b0:	ea94 0f0c 	teq	r4, ip
 80006b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b8:	bf18      	it	ne
 80006ba:	ea95 0f0c 	teqne	r5, ip
 80006be:	d00c      	beq.n	80006da <__aeabi_dmul+0x206>
 80006c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c4:	bf18      	it	ne
 80006c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ca:	d1d1      	bne.n	8000670 <__aeabi_dmul+0x19c>
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	f04f 0000 	mov.w	r0, #0
 80006d8:	bd70      	pop	{r4, r5, r6, pc}
 80006da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006de:	bf06      	itte	eq
 80006e0:	4610      	moveq	r0, r2
 80006e2:	4619      	moveq	r1, r3
 80006e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e8:	d019      	beq.n	800071e <__aeabi_dmul+0x24a>
 80006ea:	ea94 0f0c 	teq	r4, ip
 80006ee:	d102      	bne.n	80006f6 <__aeabi_dmul+0x222>
 80006f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f4:	d113      	bne.n	800071e <__aeabi_dmul+0x24a>
 80006f6:	ea95 0f0c 	teq	r5, ip
 80006fa:	d105      	bne.n	8000708 <__aeabi_dmul+0x234>
 80006fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000700:	bf1c      	itt	ne
 8000702:	4610      	movne	r0, r2
 8000704:	4619      	movne	r1, r3
 8000706:	d10a      	bne.n	800071e <__aeabi_dmul+0x24a>
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000710:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd70      	pop	{r4, r5, r6, pc}
 800071e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000722:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000726:	bd70      	pop	{r4, r5, r6, pc}

08000728 <__aeabi_ddiv>:
 8000728:	b570      	push	{r4, r5, r6, lr}
 800072a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000736:	bf1d      	ittte	ne
 8000738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800073c:	ea94 0f0c 	teqne	r4, ip
 8000740:	ea95 0f0c 	teqne	r5, ip
 8000744:	f000 f8a7 	bleq	8000896 <__aeabi_ddiv+0x16e>
 8000748:	eba4 0405 	sub.w	r4, r4, r5
 800074c:	ea81 0e03 	eor.w	lr, r1, r3
 8000750:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000754:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000758:	f000 8088 	beq.w	800086c <__aeabi_ddiv+0x144>
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000764:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000768:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800076c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000770:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000774:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000778:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800077c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000780:	429d      	cmp	r5, r3
 8000782:	bf08      	it	eq
 8000784:	4296      	cmpeq	r6, r2
 8000786:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078e:	d202      	bcs.n	8000796 <__aeabi_ddiv+0x6e>
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	1ab6      	subs	r6, r6, r2
 8000798:	eb65 0503 	sbc.w	r5, r5, r3
 800079c:	085b      	lsrs	r3, r3, #1
 800079e:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007aa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ae:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b2:	bf22      	ittt	cs
 80007b4:	1ab6      	subcs	r6, r6, r2
 80007b6:	4675      	movcs	r5, lr
 80007b8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000804:	ea55 0e06 	orrs.w	lr, r5, r6
 8000808:	d018      	beq.n	800083c <__aeabi_ddiv+0x114>
 800080a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000812:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000816:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000822:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000826:	d1c0      	bne.n	80007aa <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	d10b      	bne.n	8000846 <__aeabi_ddiv+0x11e>
 800082e:	ea41 0100 	orr.w	r1, r1, r0
 8000832:	f04f 0000 	mov.w	r0, #0
 8000836:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083a:	e7b6      	b.n	80007aa <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	bf04      	itt	eq
 8000842:	4301      	orreq	r1, r0
 8000844:	2000      	moveq	r0, #0
 8000846:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084a:	bf88      	it	hi
 800084c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000850:	f63f aeaf 	bhi.w	80005b2 <__aeabi_dmul+0xde>
 8000854:	ebb5 0c03 	subs.w	ip, r5, r3
 8000858:	bf04      	itt	eq
 800085a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000862:	f150 0000 	adcs.w	r0, r0, #0
 8000866:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000870:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000874:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000878:	bfc2      	ittt	gt
 800087a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000882:	bd70      	popgt	{r4, r5, r6, pc}
 8000884:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000888:	f04f 0e00 	mov.w	lr, #0
 800088c:	3c01      	subs	r4, #1
 800088e:	e690      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000890:	ea45 0e06 	orr.w	lr, r5, r6
 8000894:	e68d      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000896:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089a:	ea94 0f0c 	teq	r4, ip
 800089e:	bf08      	it	eq
 80008a0:	ea95 0f0c 	teqeq	r5, ip
 80008a4:	f43f af3b 	beq.w	800071e <__aeabi_dmul+0x24a>
 80008a8:	ea94 0f0c 	teq	r4, ip
 80008ac:	d10a      	bne.n	80008c4 <__aeabi_ddiv+0x19c>
 80008ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b2:	f47f af34 	bne.w	800071e <__aeabi_dmul+0x24a>
 80008b6:	ea95 0f0c 	teq	r5, ip
 80008ba:	f47f af25 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e72c      	b.n	800071e <__aeabi_dmul+0x24a>
 80008c4:	ea95 0f0c 	teq	r5, ip
 80008c8:	d106      	bne.n	80008d8 <__aeabi_ddiv+0x1b0>
 80008ca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ce:	f43f aefd 	beq.w	80006cc <__aeabi_dmul+0x1f8>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e722      	b.n	800071e <__aeabi_dmul+0x24a>
 80008d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008dc:	bf18      	it	ne
 80008de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e2:	f47f aec5 	bne.w	8000670 <__aeabi_dmul+0x19c>
 80008e6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ea:	f47f af0d 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008ee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f2:	f47f aeeb 	bne.w	80006cc <__aeabi_dmul+0x1f8>
 80008f6:	e712      	b.n	800071e <__aeabi_dmul+0x24a>

080008f8 <__aeabi_d2iz>:
 80008f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008fc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000900:	d215      	bcs.n	800092e <__aeabi_d2iz+0x36>
 8000902:	d511      	bpl.n	8000928 <__aeabi_d2iz+0x30>
 8000904:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000908:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800090c:	d912      	bls.n	8000934 <__aeabi_d2iz+0x3c>
 800090e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000912:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000916:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800091e:	fa23 f002 	lsr.w	r0, r3, r2
 8000922:	bf18      	it	ne
 8000924:	4240      	negne	r0, r0
 8000926:	4770      	bx	lr
 8000928:	f04f 0000 	mov.w	r0, #0
 800092c:	4770      	bx	lr
 800092e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000932:	d105      	bne.n	8000940 <__aeabi_d2iz+0x48>
 8000934:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000938:	bf08      	it	eq
 800093a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800093e:	4770      	bx	lr
 8000940:	f04f 0000 	mov.w	r0, #0
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop

08000948 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800094e:	4b10      	ldr	r3, [pc, #64]	; (8000990 <MX_DMA_Init+0x48>)
 8000950:	695b      	ldr	r3, [r3, #20]
 8000952:	4a0f      	ldr	r2, [pc, #60]	; (8000990 <MX_DMA_Init+0x48>)
 8000954:	f043 0301 	orr.w	r3, r3, #1
 8000958:	6153      	str	r3, [r2, #20]
 800095a:	4b0d      	ldr	r3, [pc, #52]	; (8000990 <MX_DMA_Init+0x48>)
 800095c:	695b      	ldr	r3, [r3, #20]
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000966:	2200      	movs	r2, #0
 8000968:	2100      	movs	r1, #0
 800096a:	200e      	movs	r0, #14
 800096c:	f000 fdd3 	bl	8001516 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000970:	200e      	movs	r0, #14
 8000972:	f000 fdec 	bl	800154e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000976:	2200      	movs	r2, #0
 8000978:	2100      	movs	r1, #0
 800097a:	200f      	movs	r0, #15
 800097c:	f000 fdcb 	bl	8001516 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000980:	200f      	movs	r0, #15
 8000982:	f000 fde4 	bl	800154e <HAL_NVIC_EnableIRQ>

}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40021000 	.word	0x40021000

08000994 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b088      	sub	sp, #32
 8000998:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099a:	f107 0310 	add.w	r3, r7, #16
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
 80009a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a8:	4b2e      	ldr	r3, [pc, #184]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	4a2d      	ldr	r2, [pc, #180]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009ae:	f043 0310 	orr.w	r3, r3, #16
 80009b2:	6193      	str	r3, [r2, #24]
 80009b4:	4b2b      	ldr	r3, [pc, #172]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	f003 0310 	and.w	r3, r3, #16
 80009bc:	60fb      	str	r3, [r7, #12]
 80009be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009c0:	4b28      	ldr	r3, [pc, #160]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	4a27      	ldr	r2, [pc, #156]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009c6:	f043 0320 	orr.w	r3, r3, #32
 80009ca:	6193      	str	r3, [r2, #24]
 80009cc:	4b25      	ldr	r3, [pc, #148]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009ce:	699b      	ldr	r3, [r3, #24]
 80009d0:	f003 0320 	and.w	r3, r3, #32
 80009d4:	60bb      	str	r3, [r7, #8]
 80009d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d8:	4b22      	ldr	r3, [pc, #136]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	4a21      	ldr	r2, [pc, #132]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009de:	f043 0304 	orr.w	r3, r3, #4
 80009e2:	6193      	str	r3, [r2, #24]
 80009e4:	4b1f      	ldr	r3, [pc, #124]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009e6:	699b      	ldr	r3, [r3, #24]
 80009e8:	f003 0304 	and.w	r3, r3, #4
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f0:	4b1c      	ldr	r3, [pc, #112]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009f2:	699b      	ldr	r3, [r3, #24]
 80009f4:	4a1b      	ldr	r2, [pc, #108]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009f6:	f043 0308 	orr.w	r3, r3, #8
 80009fa:	6193      	str	r3, [r2, #24]
 80009fc:	4b19      	ldr	r3, [pc, #100]	; (8000a64 <MX_GPIO_Init+0xd0>)
 80009fe:	699b      	ldr	r3, [r3, #24]
 8000a00:	f003 0308 	and.w	r3, r3, #8
 8000a04:	603b      	str	r3, [r7, #0]
 8000a06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a0e:	4816      	ldr	r0, [pc, #88]	; (8000a68 <MX_GPIO_Init+0xd4>)
 8000a10:	f001 f950 	bl	8001cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000a14:	2200      	movs	r2, #0
 8000a16:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8000a1a:	4814      	ldr	r0, [pc, #80]	; (8000a6c <MX_GPIO_Init+0xd8>)
 8000a1c:	f001 f94a 	bl	8001cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	2301      	movs	r3, #1
 8000a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a32:	f107 0310 	add.w	r3, r7, #16
 8000a36:	4619      	mov	r1, r3
 8000a38:	480b      	ldr	r0, [pc, #44]	; (8000a68 <MX_GPIO_Init+0xd4>)
 8000a3a:	f000 ffb7 	bl	80019ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000a3e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000a42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a44:	2301      	movs	r3, #1
 8000a46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a50:	f107 0310 	add.w	r3, r7, #16
 8000a54:	4619      	mov	r1, r3
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <MX_GPIO_Init+0xd8>)
 8000a58:	f000 ffa8 	bl	80019ac <HAL_GPIO_Init>

}
 8000a5c:	bf00      	nop
 8000a5e:	3720      	adds	r7, #32
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	40021000 	.word	0x40021000
 8000a68:	40011000 	.word	0x40011000
 8000a6c:	40010c00 	.word	0x40010c00

08000a70 <MOTOR_CONTROL>:

/* USER CODE BEGIN 2 */

void MOTOR_CONTROL(uint8_t direction,uint8_t speed)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	460a      	mov	r2, r1
 8000a7a:	71fb      	strb	r3, [r7, #7]
 8000a7c:	4613      	mov	r3, r2
 8000a7e:	71bb      	strb	r3, [r7, #6]
	static uint8_t step=0;
	if(direction == 1)//反转
 8000a80:	79fb      	ldrb	r3, [r7, #7]
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d10c      	bne.n	8000aa0 <MOTOR_CONTROL+0x30>
	{
		if(step == 0)step=8;
 8000a86:	4b88      	ldr	r3, [pc, #544]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d102      	bne.n	8000a94 <MOTOR_CONTROL+0x24>
 8000a8e:	4b86      	ldr	r3, [pc, #536]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000a90:	2208      	movs	r2, #8
 8000a92:	701a      	strb	r2, [r3, #0]
		step--;
 8000a94:	4b84      	ldr	r3, [pc, #528]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	3b01      	subs	r3, #1
 8000a9a:	b2da      	uxtb	r2, r3
 8000a9c:	4b82      	ldr	r3, [pc, #520]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000a9e:	701a      	strb	r2, [r3, #0]
	}

	if(step == 0)//步序1
 8000aa0:	4b81      	ldr	r3, [pc, #516]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d119      	bne.n	8000adc <MOTOR_CONTROL+0x6c>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);//1
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	2140      	movs	r1, #64	; 0x40
 8000aac:	487f      	ldr	r0, [pc, #508]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000aae:	f001 f901 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);//0
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	2180      	movs	r1, #128	; 0x80
 8000ab6:	487d      	ldr	r0, [pc, #500]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000ab8:	f001 f8fc 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);//0
 8000abc:	2200      	movs	r2, #0
 8000abe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ac2:	487a      	ldr	r0, [pc, #488]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000ac4:	f001 f8f6 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);//0
 8000ac8:	2200      	movs	r2, #0
 8000aca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ace:	4877      	ldr	r0, [pc, #476]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000ad0:	f001 f8f0 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_Delay(speed);
 8000ad4:	79bb      	ldrb	r3, [r7, #6]
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f000 fc22 	bl	8001320 <HAL_Delay>
	}
	if(step == 1)//步序2
 8000adc:	4b72      	ldr	r3, [pc, #456]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d119      	bne.n	8000b18 <MOTOR_CONTROL+0xa8>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);//1
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	2140      	movs	r1, #64	; 0x40
 8000ae8:	4870      	ldr	r0, [pc, #448]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000aea:	f001 f8e3 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);//1
 8000aee:	2201      	movs	r2, #1
 8000af0:	2180      	movs	r1, #128	; 0x80
 8000af2:	486e      	ldr	r0, [pc, #440]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000af4:	f001 f8de 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);//0
 8000af8:	2200      	movs	r2, #0
 8000afa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000afe:	486b      	ldr	r0, [pc, #428]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000b00:	f001 f8d8 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);//0
 8000b04:	2200      	movs	r2, #0
 8000b06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b0a:	4868      	ldr	r0, [pc, #416]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000b0c:	f001 f8d2 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_Delay(speed);
 8000b10:	79bb      	ldrb	r3, [r7, #6]
 8000b12:	4618      	mov	r0, r3
 8000b14:	f000 fc04 	bl	8001320 <HAL_Delay>
	}
	if(step == 2)//步序3
 8000b18:	4b63      	ldr	r3, [pc, #396]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	d119      	bne.n	8000b54 <MOTOR_CONTROL+0xe4>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET);//0
 8000b20:	2200      	movs	r2, #0
 8000b22:	2140      	movs	r1, #64	; 0x40
 8000b24:	4861      	ldr	r0, [pc, #388]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000b26:	f001 f8c5 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);//1
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	2180      	movs	r1, #128	; 0x80
 8000b2e:	485f      	ldr	r0, [pc, #380]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000b30:	f001 f8c0 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);//0
 8000b34:	2200      	movs	r2, #0
 8000b36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b3a:	485c      	ldr	r0, [pc, #368]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000b3c:	f001 f8ba 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);//0
 8000b40:	2200      	movs	r2, #0
 8000b42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b46:	4859      	ldr	r0, [pc, #356]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000b48:	f001 f8b4 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_Delay(speed);
 8000b4c:	79bb      	ldrb	r3, [r7, #6]
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 fbe6 	bl	8001320 <HAL_Delay>
	}
	if(step == 3)//步序4
 8000b54:	4b54      	ldr	r3, [pc, #336]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b03      	cmp	r3, #3
 8000b5a:	d119      	bne.n	8000b90 <MOTOR_CONTROL+0x120>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET);//0
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2140      	movs	r1, #64	; 0x40
 8000b60:	4852      	ldr	r0, [pc, #328]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000b62:	f001 f8a7 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);//1
 8000b66:	2201      	movs	r2, #1
 8000b68:	2180      	movs	r1, #128	; 0x80
 8000b6a:	4850      	ldr	r0, [pc, #320]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000b6c:	f001 f8a2 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);//1
 8000b70:	2201      	movs	r2, #1
 8000b72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b76:	484d      	ldr	r0, [pc, #308]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000b78:	f001 f89c 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);//0
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b82:	484a      	ldr	r0, [pc, #296]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000b84:	f001 f896 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_Delay(speed);
 8000b88:	79bb      	ldrb	r3, [r7, #6]
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f000 fbc8 	bl	8001320 <HAL_Delay>

	}
	if(step == 4)//步序5
 8000b90:	4b45      	ldr	r3, [pc, #276]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b04      	cmp	r3, #4
 8000b96:	d119      	bne.n	8000bcc <MOTOR_CONTROL+0x15c>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET);//0
 8000b98:	2200      	movs	r2, #0
 8000b9a:	2140      	movs	r1, #64	; 0x40
 8000b9c:	4843      	ldr	r0, [pc, #268]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000b9e:	f001 f889 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);//0
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2180      	movs	r1, #128	; 0x80
 8000ba6:	4841      	ldr	r0, [pc, #260]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000ba8:	f001 f884 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);//1
 8000bac:	2201      	movs	r2, #1
 8000bae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bb2:	483e      	ldr	r0, [pc, #248]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000bb4:	f001 f87e 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);//0
 8000bb8:	2200      	movs	r2, #0
 8000bba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bbe:	483b      	ldr	r0, [pc, #236]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000bc0:	f001 f878 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_Delay(speed);
 8000bc4:	79bb      	ldrb	r3, [r7, #6]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 fbaa 	bl	8001320 <HAL_Delay>
	}
	if(step == 5)//步序6
 8000bcc:	4b36      	ldr	r3, [pc, #216]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	2b05      	cmp	r3, #5
 8000bd2:	d119      	bne.n	8000c08 <MOTOR_CONTROL+0x198>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET);//0
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2140      	movs	r1, #64	; 0x40
 8000bd8:	4834      	ldr	r0, [pc, #208]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000bda:	f001 f86b 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);//0
 8000bde:	2200      	movs	r2, #0
 8000be0:	2180      	movs	r1, #128	; 0x80
 8000be2:	4832      	ldr	r0, [pc, #200]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000be4:	f001 f866 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);//1
 8000be8:	2201      	movs	r2, #1
 8000bea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bee:	482f      	ldr	r0, [pc, #188]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000bf0:	f001 f860 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);//1
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bfa:	482c      	ldr	r0, [pc, #176]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000bfc:	f001 f85a 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_Delay(speed);
 8000c00:	79bb      	ldrb	r3, [r7, #6]
 8000c02:	4618      	mov	r0, r3
 8000c04:	f000 fb8c 	bl	8001320 <HAL_Delay>
	}
	if(step == 6)//步序7
 8000c08:	4b27      	ldr	r3, [pc, #156]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b06      	cmp	r3, #6
 8000c0e:	d119      	bne.n	8000c44 <MOTOR_CONTROL+0x1d4>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET);//0
 8000c10:	2200      	movs	r2, #0
 8000c12:	2140      	movs	r1, #64	; 0x40
 8000c14:	4825      	ldr	r0, [pc, #148]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000c16:	f001 f84d 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);//0
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2180      	movs	r1, #128	; 0x80
 8000c1e:	4823      	ldr	r0, [pc, #140]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000c20:	f001 f848 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);//0
 8000c24:	2200      	movs	r2, #0
 8000c26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c2a:	4820      	ldr	r0, [pc, #128]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000c2c:	f001 f842 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);//1
 8000c30:	2201      	movs	r2, #1
 8000c32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c36:	481d      	ldr	r0, [pc, #116]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000c38:	f001 f83c 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_Delay(speed);
 8000c3c:	79bb      	ldrb	r3, [r7, #6]
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f000 fb6e 	bl	8001320 <HAL_Delay>
	}
	if(step == 7)//步序8
 8000c44:	4b18      	ldr	r3, [pc, #96]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b07      	cmp	r3, #7
 8000c4a:	d119      	bne.n	8000c80 <MOTOR_CONTROL+0x210>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);//1
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	2140      	movs	r1, #64	; 0x40
 8000c50:	4816      	ldr	r0, [pc, #88]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000c52:	f001 f82f 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);//0
 8000c56:	2200      	movs	r2, #0
 8000c58:	2180      	movs	r1, #128	; 0x80
 8000c5a:	4814      	ldr	r0, [pc, #80]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000c5c:	f001 f82a 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);//0
 8000c60:	2200      	movs	r2, #0
 8000c62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c66:	4811      	ldr	r0, [pc, #68]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000c68:	f001 f824 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);//1
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c72:	480e      	ldr	r0, [pc, #56]	; (8000cac <MOTOR_CONTROL+0x23c>)
 8000c74:	f001 f81e 	bl	8001cb4 <HAL_GPIO_WritePin>
		HAL_Delay(speed);
 8000c78:	79bb      	ldrb	r3, [r7, #6]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f000 fb50 	bl	8001320 <HAL_Delay>
	}
	if(direction == 0)//正转
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d10c      	bne.n	8000ca0 <MOTOR_CONTROL+0x230>
	{
		step++;if(step == 8)step=0;
 8000c86:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	b2da      	uxtb	r2, r3
 8000c8e:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000c90:	701a      	strb	r2, [r3, #0]
 8000c92:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	2b08      	cmp	r3, #8
 8000c98:	d102      	bne.n	8000ca0 <MOTOR_CONTROL+0x230>
 8000c9a:	4b03      	ldr	r3, [pc, #12]	; (8000ca8 <MOTOR_CONTROL+0x238>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	701a      	strb	r2, [r3, #0]
	}
}
 8000ca0:	bf00      	nop
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	20000084 	.word	0x20000084
 8000cac:	40010c00 	.word	0x40010c00

08000cb0 <Step_Motor_Start>:

void Step_Motor_Start(uint16_t angle, uint8_t direction,uint8_t speed)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b084      	sub	sp, #16
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	80fb      	strh	r3, [r7, #6]
 8000cba:	460b      	mov	r3, r1
 8000cbc:	717b      	strb	r3, [r7, #5]
 8000cbe:	4613      	mov	r3, r2
 8000cc0:	713b      	strb	r3, [r7, #4]
	int i = 0;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	60fb      	str	r3, [r7, #12]
	int pulse = (int)((double)(angle/5.625)*64);
 8000cc6:	88fb      	ldrh	r3, [r7, #6]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f7ff fb99 	bl	8000400 <__aeabi_i2d>
 8000cce:	f04f 0200 	mov.w	r2, #0
 8000cd2:	4b16      	ldr	r3, [pc, #88]	; (8000d2c <Step_Motor_Start+0x7c>)
 8000cd4:	f7ff fd28 	bl	8000728 <__aeabi_ddiv>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4610      	mov	r0, r2
 8000cde:	4619      	mov	r1, r3
 8000ce0:	f04f 0200 	mov.w	r2, #0
 8000ce4:	4b12      	ldr	r3, [pc, #72]	; (8000d30 <Step_Motor_Start+0x80>)
 8000ce6:	f7ff fbf5 	bl	80004d4 <__aeabi_dmul>
 8000cea:	4602      	mov	r2, r0
 8000cec:	460b      	mov	r3, r1
 8000cee:	4610      	mov	r0, r2
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	f7ff fe01 	bl	80008f8 <__aeabi_d2iz>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	60bb      	str	r3, [r7, #8]
	for(i=0; i<pulse; i++){
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	e00c      	b.n	8000d1a <Step_Motor_Start+0x6a>
		MOTOR_CONTROL(direction,speed);
 8000d00:	793a      	ldrb	r2, [r7, #4]
 8000d02:	797b      	ldrb	r3, [r7, #5]
 8000d04:	4611      	mov	r1, r2
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff feb2 	bl	8000a70 <MOTOR_CONTROL>
		HAL_Delay(speed);//延时2ms,修改延时可改变电机转动?度。即修改了脉冲频?
 8000d0c:	793b      	ldrb	r3, [r7, #4]
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f000 fb06 	bl	8001320 <HAL_Delay>
	for(i=0; i<pulse; i++){
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	3301      	adds	r3, #1
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	68fa      	ldr	r2, [r7, #12]
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	dbee      	blt.n	8000d00 <Step_Motor_Start+0x50>
	}
}
 8000d22:	bf00      	nop
 8000d24:	bf00      	nop
 8000d26:	3710      	adds	r7, #16
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40168000 	.word	0x40168000
 8000d30:	40500000 	.word	0x40500000

08000d34 <Step_Motor_Stop>:

void Step_Motor_Stop(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	2140      	movs	r1, #64	; 0x40
 8000d3c:	480a      	ldr	r0, [pc, #40]	; (8000d68 <Step_Motor_Stop+0x34>)
 8000d3e:	f000 ffb9 	bl	8001cb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2180      	movs	r1, #128	; 0x80
 8000d46:	4808      	ldr	r0, [pc, #32]	; (8000d68 <Step_Motor_Stop+0x34>)
 8000d48:	f000 ffb4 	bl	8001cb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d52:	4805      	ldr	r0, [pc, #20]	; (8000d68 <Step_Motor_Stop+0x34>)
 8000d54:	f000 ffae 	bl	8001cb4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d5e:	4802      	ldr	r0, [pc, #8]	; (8000d68 <Step_Motor_Stop+0x34>)
 8000d60:	f000 ffa8 	bl	8001cb4 <HAL_GPIO_WritePin>

}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	40010c00 	.word	0x40010c00

08000d6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d70:	f000 fa74 	bl	800125c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d74:	f000 f83a 	bl	8000dec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d78:	f7ff fe0c 	bl	8000994 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d7c:	f7ff fde4 	bl	8000948 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000d80:	f000 f972 	bl	8001068 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 8);
 8000d84:	2208      	movs	r2, #8
 8000d86:	4912      	ldr	r1, [pc, #72]	; (8000dd0 <main+0x64>)
 8000d88:	4812      	ldr	r0, [pc, #72]	; (8000dd4 <main+0x68>)
 8000d8a:	f001 fc5a 	bl	8002642 <HAL_UARTEx_ReceiveToIdle_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  	  	  HAL_UART_Transmit_IT(&huart1, TxData, 8);
 8000d8e:	2208      	movs	r2, #8
 8000d90:	4911      	ldr	r1, [pc, #68]	; (8000dd8 <main+0x6c>)
 8000d92:	4810      	ldr	r0, [pc, #64]	; (8000dd4 <main+0x68>)
 8000d94:	f001 fc20 	bl	80025d8 <HAL_UART_Transmit_IT>
  		Step_Motor_Start(angle, direction, speed);
 8000d98:	4b10      	ldr	r3, [pc, #64]	; (8000ddc <main+0x70>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	4b10      	ldr	r3, [pc, #64]	; (8000de0 <main+0x74>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	4619      	mov	r1, r3
 8000da4:	4b0f      	ldr	r3, [pc, #60]	; (8000de4 <main+0x78>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	461a      	mov	r2, r3
 8000daa:	f7ff ff81 	bl	8000cb0 <Step_Motor_Start>
  		  			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000dae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000db2:	480d      	ldr	r0, [pc, #52]	; (8000de8 <main+0x7c>)
 8000db4:	f000 ff96 	bl	8001ce4 <HAL_GPIO_TogglePin>

  		  			ms_Delay(2000);
 8000db8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000dbc:	f000 f85b 	bl	8000e76 <ms_Delay>
  		  			Step_Motor_Stop();
 8000dc0:	f7ff ffb8 	bl	8000d34 <Step_Motor_Stop>
  	  	  HAL_Delay(2000);
 8000dc4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000dc8:	f000 faaa 	bl	8001320 <HAL_Delay>
  {
 8000dcc:	e7df      	b.n	8000d8e <main+0x22>
 8000dce:	bf00      	nop
 8000dd0:	20000088 	.word	0x20000088
 8000dd4:	2000009c 	.word	0x2000009c
 8000dd8:	20000000 	.word	0x20000000
 8000ddc:	20000092 	.word	0x20000092
 8000de0:	20000093 	.word	0x20000093
 8000de4:	20000094 	.word	0x20000094
 8000de8:	40011000 	.word	0x40011000

08000dec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b090      	sub	sp, #64	; 0x40
 8000df0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000df2:	f107 0318 	add.w	r3, r7, #24
 8000df6:	2228      	movs	r2, #40	; 0x28
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f002 f9ba 	bl	8003174 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
 8000e0a:	60da      	str	r2, [r3, #12]
 8000e0c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e16:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e20:	2302      	movs	r3, #2
 8000e22:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e28:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e2a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e30:	f107 0318 	add.w	r3, r7, #24
 8000e34:	4618      	mov	r0, r3
 8000e36:	f000 ff6f 	bl	8001d18 <HAL_RCC_OscConfig>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000e40:	f000 f858 	bl	8000ef4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e44:	230f      	movs	r3, #15
 8000e46:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e56:	2300      	movs	r3, #0
 8000e58:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	2102      	movs	r1, #2
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f001 f9dc 	bl	800221c <HAL_RCC_ClockConfig>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000e6a:	f000 f843 	bl	8000ef4 <Error_Handler>
  }
}
 8000e6e:	bf00      	nop
 8000e70:	3740      	adds	r7, #64	; 0x40
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <ms_Delay>:

/* USER CODE BEGIN 4 */
void ms_Delay(uint16_t t_ms)
{
 8000e76:	b480      	push	{r7}
 8000e78:	b085      	sub	sp, #20
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	80fb      	strh	r3, [r7, #6]
	uint32_t t=t_ms*3127;
 8000e80:	88fb      	ldrh	r3, [r7, #6]
 8000e82:	f640 4237 	movw	r2, #3127	; 0xc37
 8000e86:	fb02 f303 	mul.w	r3, r2, r3
 8000e8a:	60fb      	str	r3, [r7, #12]
	while(t--);
 8000e8c:	bf00      	nop
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	1e5a      	subs	r2, r3, #1
 8000e92:	60fa      	str	r2, [r7, #12]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d1fa      	bne.n	8000e8e <ms_Delay+0x18>
}
 8000e98:	bf00      	nop
 8000e9a:	bf00      	nop
 8000e9c:	3714      	adds	r7, #20
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr

08000ea4 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
	  	{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af02      	add	r7, sp, #8
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	460b      	mov	r3, r1
 8000eae:	807b      	strh	r3, [r7, #2]
	  		if(huart == &huart1)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4a0a      	ldr	r2, [pc, #40]	; (8000edc <HAL_UARTEx_RxEventCallback+0x38>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d10c      	bne.n	8000ed2 <HAL_UARTEx_RxEventCallback+0x2e>
	  		{
	  			HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 8);
 8000eb8:	2208      	movs	r2, #8
 8000eba:	4909      	ldr	r1, [pc, #36]	; (8000ee0 <HAL_UARTEx_RxEventCallback+0x3c>)
 8000ebc:	4807      	ldr	r0, [pc, #28]	; (8000edc <HAL_UARTEx_RxEventCallback+0x38>)
 8000ebe:	f001 fbc0 	bl	8002642 <HAL_UARTEx_ReceiveToIdle_IT>
	  			sscanf(RxData,"%d%d%d",&angle,&direction,&speed);
 8000ec2:	4b08      	ldr	r3, [pc, #32]	; (8000ee4 <HAL_UARTEx_RxEventCallback+0x40>)
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <HAL_UARTEx_RxEventCallback+0x44>)
 8000ec8:	4a08      	ldr	r2, [pc, #32]	; (8000eec <HAL_UARTEx_RxEventCallback+0x48>)
 8000eca:	4909      	ldr	r1, [pc, #36]	; (8000ef0 <HAL_UARTEx_RxEventCallback+0x4c>)
 8000ecc:	4804      	ldr	r0, [pc, #16]	; (8000ee0 <HAL_UARTEx_RxEventCallback+0x3c>)
 8000ece:	f002 f925 	bl	800311c <siscanf>

	  		}
	  	}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	2000009c 	.word	0x2000009c
 8000ee0:	20000088 	.word	0x20000088
 8000ee4:	20000094 	.word	0x20000094
 8000ee8:	20000093 	.word	0x20000093
 8000eec:	20000092 	.word	0x20000092
 8000ef0:	08003dac 	.word	0x08003dac

08000ef4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef8:	b672      	cpsid	i
}
 8000efa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000efc:	e7fe      	b.n	8000efc <Error_Handler+0x8>
	...

08000f00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f06:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f08:	699b      	ldr	r3, [r3, #24]
 8000f0a:	4a14      	ldr	r2, [pc, #80]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	6193      	str	r3, [r2, #24]
 8000f12:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f20:	69db      	ldr	r3, [r3, #28]
 8000f22:	4a0e      	ldr	r2, [pc, #56]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f28:	61d3      	str	r3, [r2, #28]
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <HAL_MspInit+0x5c>)
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f36:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <HAL_MspInit+0x60>)
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	4a04      	ldr	r2, [pc, #16]	; (8000f60 <HAL_MspInit+0x60>)
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f52:	bf00      	nop
 8000f54:	3714      	adds	r7, #20
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	40010000 	.word	0x40010000

08000f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f68:	e7fe      	b.n	8000f68 <NMI_Handler+0x4>

08000f6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f6e:	e7fe      	b.n	8000f6e <HardFault_Handler+0x4>

08000f70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <MemManage_Handler+0x4>

08000f76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f7a:	e7fe      	b.n	8000f7a <BusFault_Handler+0x4>

08000f7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f80:	e7fe      	b.n	8000f80 <UsageFault_Handler+0x4>

08000f82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f82:	b480      	push	{r7}
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc80      	pop	{r7}
 8000f8c:	4770      	bx	lr

08000f8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bc80      	pop	{r7}
 8000f98:	4770      	bx	lr

08000f9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr

08000fa6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000faa:	f000 f99d 	bl	80012e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000fb8:	4802      	ldr	r0, [pc, #8]	; (8000fc4 <DMA1_Channel4_IRQHandler+0x10>)
 8000fba:	f000 fbf1 	bl	80017a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000128 	.word	0x20000128

08000fc8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000fcc:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <DMA1_Channel5_IRQHandler+0x10>)
 8000fce:	f000 fbe7 	bl	80017a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	200000e4 	.word	0x200000e4

08000fdc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000fe0:	4802      	ldr	r0, [pc, #8]	; (8000fec <USART1_IRQHandler+0x10>)
 8000fe2:	f001 fb8b 	bl	80026fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	2000009c 	.word	0x2000009c

08000ff0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ff8:	4a14      	ldr	r2, [pc, #80]	; (800104c <_sbrk+0x5c>)
 8000ffa:	4b15      	ldr	r3, [pc, #84]	; (8001050 <_sbrk+0x60>)
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001004:	4b13      	ldr	r3, [pc, #76]	; (8001054 <_sbrk+0x64>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d102      	bne.n	8001012 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800100c:	4b11      	ldr	r3, [pc, #68]	; (8001054 <_sbrk+0x64>)
 800100e:	4a12      	ldr	r2, [pc, #72]	; (8001058 <_sbrk+0x68>)
 8001010:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001012:	4b10      	ldr	r3, [pc, #64]	; (8001054 <_sbrk+0x64>)
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4413      	add	r3, r2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	429a      	cmp	r2, r3
 800101e:	d207      	bcs.n	8001030 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001020:	f002 f8b0 	bl	8003184 <__errno>
 8001024:	4603      	mov	r3, r0
 8001026:	220c      	movs	r2, #12
 8001028:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800102a:	f04f 33ff 	mov.w	r3, #4294967295
 800102e:	e009      	b.n	8001044 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001030:	4b08      	ldr	r3, [pc, #32]	; (8001054 <_sbrk+0x64>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001036:	4b07      	ldr	r3, [pc, #28]	; (8001054 <_sbrk+0x64>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4413      	add	r3, r2
 800103e:	4a05      	ldr	r2, [pc, #20]	; (8001054 <_sbrk+0x64>)
 8001040:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001042:	68fb      	ldr	r3, [r7, #12]
}
 8001044:	4618      	mov	r0, r3
 8001046:	3718      	adds	r7, #24
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20005000 	.word	0x20005000
 8001050:	00000400 	.word	0x00000400
 8001054:	20000098 	.word	0x20000098
 8001058:	200002b8 	.word	0x200002b8

0800105c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	bc80      	pop	{r7}
 8001066:	4770      	bx	lr

08001068 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800106c:	4b11      	ldr	r3, [pc, #68]	; (80010b4 <MX_USART1_UART_Init+0x4c>)
 800106e:	4a12      	ldr	r2, [pc, #72]	; (80010b8 <MX_USART1_UART_Init+0x50>)
 8001070:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001072:	4b10      	ldr	r3, [pc, #64]	; (80010b4 <MX_USART1_UART_Init+0x4c>)
 8001074:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001078:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800107a:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <MX_USART1_UART_Init+0x4c>)
 800107c:	2200      	movs	r2, #0
 800107e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001080:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <MX_USART1_UART_Init+0x4c>)
 8001082:	2200      	movs	r2, #0
 8001084:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001086:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <MX_USART1_UART_Init+0x4c>)
 8001088:	2200      	movs	r2, #0
 800108a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800108c:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <MX_USART1_UART_Init+0x4c>)
 800108e:	220c      	movs	r2, #12
 8001090:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001092:	4b08      	ldr	r3, [pc, #32]	; (80010b4 <MX_USART1_UART_Init+0x4c>)
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001098:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <MX_USART1_UART_Init+0x4c>)
 800109a:	2200      	movs	r2, #0
 800109c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800109e:	4805      	ldr	r0, [pc, #20]	; (80010b4 <MX_USART1_UART_Init+0x4c>)
 80010a0:	f001 fa4a 	bl	8002538 <HAL_UART_Init>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80010aa:	f7ff ff23 	bl	8000ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	2000009c 	.word	0x2000009c
 80010b8:	40013800 	.word	0x40013800

080010bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b088      	sub	sp, #32
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c4:	f107 0310 	add.w	r3, r7, #16
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a47      	ldr	r2, [pc, #284]	; (80011f4 <HAL_UART_MspInit+0x138>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	f040 8086 	bne.w	80011ea <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010de:	4b46      	ldr	r3, [pc, #280]	; (80011f8 <HAL_UART_MspInit+0x13c>)
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	4a45      	ldr	r2, [pc, #276]	; (80011f8 <HAL_UART_MspInit+0x13c>)
 80010e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010e8:	6193      	str	r3, [r2, #24]
 80010ea:	4b43      	ldr	r3, [pc, #268]	; (80011f8 <HAL_UART_MspInit+0x13c>)
 80010ec:	699b      	ldr	r3, [r3, #24]
 80010ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f6:	4b40      	ldr	r3, [pc, #256]	; (80011f8 <HAL_UART_MspInit+0x13c>)
 80010f8:	699b      	ldr	r3, [r3, #24]
 80010fa:	4a3f      	ldr	r2, [pc, #252]	; (80011f8 <HAL_UART_MspInit+0x13c>)
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	6193      	str	r3, [r2, #24]
 8001102:	4b3d      	ldr	r3, [pc, #244]	; (80011f8 <HAL_UART_MspInit+0x13c>)
 8001104:	699b      	ldr	r3, [r3, #24]
 8001106:	f003 0304 	and.w	r3, r3, #4
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800110e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001112:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001114:	2302      	movs	r3, #2
 8001116:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001118:	2303      	movs	r3, #3
 800111a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111c:	f107 0310 	add.w	r3, r7, #16
 8001120:	4619      	mov	r1, r3
 8001122:	4836      	ldr	r0, [pc, #216]	; (80011fc <HAL_UART_MspInit+0x140>)
 8001124:	f000 fc42 	bl	80019ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001128:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800112c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001136:	f107 0310 	add.w	r3, r7, #16
 800113a:	4619      	mov	r1, r3
 800113c:	482f      	ldr	r0, [pc, #188]	; (80011fc <HAL_UART_MspInit+0x140>)
 800113e:	f000 fc35 	bl	80019ac <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001142:	4b2f      	ldr	r3, [pc, #188]	; (8001200 <HAL_UART_MspInit+0x144>)
 8001144:	4a2f      	ldr	r2, [pc, #188]	; (8001204 <HAL_UART_MspInit+0x148>)
 8001146:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001148:	4b2d      	ldr	r3, [pc, #180]	; (8001200 <HAL_UART_MspInit+0x144>)
 800114a:	2200      	movs	r2, #0
 800114c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800114e:	4b2c      	ldr	r3, [pc, #176]	; (8001200 <HAL_UART_MspInit+0x144>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001154:	4b2a      	ldr	r3, [pc, #168]	; (8001200 <HAL_UART_MspInit+0x144>)
 8001156:	2280      	movs	r2, #128	; 0x80
 8001158:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800115a:	4b29      	ldr	r3, [pc, #164]	; (8001200 <HAL_UART_MspInit+0x144>)
 800115c:	2200      	movs	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001160:	4b27      	ldr	r3, [pc, #156]	; (8001200 <HAL_UART_MspInit+0x144>)
 8001162:	2200      	movs	r2, #0
 8001164:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001166:	4b26      	ldr	r3, [pc, #152]	; (8001200 <HAL_UART_MspInit+0x144>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800116c:	4b24      	ldr	r3, [pc, #144]	; (8001200 <HAL_UART_MspInit+0x144>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001172:	4823      	ldr	r0, [pc, #140]	; (8001200 <HAL_UART_MspInit+0x144>)
 8001174:	f000 fa06 	bl	8001584 <HAL_DMA_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800117e:	f7ff feb9 	bl	8000ef4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a1e      	ldr	r2, [pc, #120]	; (8001200 <HAL_UART_MspInit+0x144>)
 8001186:	63da      	str	r2, [r3, #60]	; 0x3c
 8001188:	4a1d      	ldr	r2, [pc, #116]	; (8001200 <HAL_UART_MspInit+0x144>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800118e:	4b1e      	ldr	r3, [pc, #120]	; (8001208 <HAL_UART_MspInit+0x14c>)
 8001190:	4a1e      	ldr	r2, [pc, #120]	; (800120c <HAL_UART_MspInit+0x150>)
 8001192:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001194:	4b1c      	ldr	r3, [pc, #112]	; (8001208 <HAL_UART_MspInit+0x14c>)
 8001196:	2210      	movs	r2, #16
 8001198:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800119a:	4b1b      	ldr	r3, [pc, #108]	; (8001208 <HAL_UART_MspInit+0x14c>)
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011a0:	4b19      	ldr	r3, [pc, #100]	; (8001208 <HAL_UART_MspInit+0x14c>)
 80011a2:	2280      	movs	r2, #128	; 0x80
 80011a4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <HAL_UART_MspInit+0x14c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011ac:	4b16      	ldr	r3, [pc, #88]	; (8001208 <HAL_UART_MspInit+0x14c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80011b2:	4b15      	ldr	r3, [pc, #84]	; (8001208 <HAL_UART_MspInit+0x14c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011b8:	4b13      	ldr	r3, [pc, #76]	; (8001208 <HAL_UART_MspInit+0x14c>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80011be:	4812      	ldr	r0, [pc, #72]	; (8001208 <HAL_UART_MspInit+0x14c>)
 80011c0:	f000 f9e0 	bl	8001584 <HAL_DMA_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80011ca:	f7ff fe93 	bl	8000ef4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a0d      	ldr	r2, [pc, #52]	; (8001208 <HAL_UART_MspInit+0x14c>)
 80011d2:	639a      	str	r2, [r3, #56]	; 0x38
 80011d4:	4a0c      	ldr	r2, [pc, #48]	; (8001208 <HAL_UART_MspInit+0x14c>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80011da:	2200      	movs	r2, #0
 80011dc:	2100      	movs	r1, #0
 80011de:	2025      	movs	r0, #37	; 0x25
 80011e0:	f000 f999 	bl	8001516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80011e4:	2025      	movs	r0, #37	; 0x25
 80011e6:	f000 f9b2 	bl	800154e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80011ea:	bf00      	nop
 80011ec:	3720      	adds	r7, #32
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40013800 	.word	0x40013800
 80011f8:	40021000 	.word	0x40021000
 80011fc:	40010800 	.word	0x40010800
 8001200:	200000e4 	.word	0x200000e4
 8001204:	40020058 	.word	0x40020058
 8001208:	20000128 	.word	0x20000128
 800120c:	40020044 	.word	0x40020044

08001210 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001210:	f7ff ff24 	bl	800105c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001214:	480b      	ldr	r0, [pc, #44]	; (8001244 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001216:	490c      	ldr	r1, [pc, #48]	; (8001248 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001218:	4a0c      	ldr	r2, [pc, #48]	; (800124c <LoopFillZerobss+0x16>)
  movs r3, #0
 800121a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800121c:	e002      	b.n	8001224 <LoopCopyDataInit>

0800121e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800121e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001220:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001222:	3304      	adds	r3, #4

08001224 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001224:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001226:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001228:	d3f9      	bcc.n	800121e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800122a:	4a09      	ldr	r2, [pc, #36]	; (8001250 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800122c:	4c09      	ldr	r4, [pc, #36]	; (8001254 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800122e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001230:	e001      	b.n	8001236 <LoopFillZerobss>

08001232 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001232:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001234:	3204      	adds	r2, #4

08001236 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001236:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001238:	d3fb      	bcc.n	8001232 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800123a:	f001 ffa9 	bl	8003190 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800123e:	f7ff fd95 	bl	8000d6c <main>
  bx lr
 8001242:	4770      	bx	lr
  ldr r0, =_sdata
 8001244:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001248:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800124c:	08003f14 	.word	0x08003f14
  ldr r2, =_sbss
 8001250:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001254:	200002b8 	.word	0x200002b8

08001258 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001258:	e7fe      	b.n	8001258 <ADC1_2_IRQHandler>
	...

0800125c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001260:	4b08      	ldr	r3, [pc, #32]	; (8001284 <HAL_Init+0x28>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a07      	ldr	r2, [pc, #28]	; (8001284 <HAL_Init+0x28>)
 8001266:	f043 0310 	orr.w	r3, r3, #16
 800126a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800126c:	2003      	movs	r0, #3
 800126e:	f000 f947 	bl	8001500 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001272:	200f      	movs	r0, #15
 8001274:	f000 f808 	bl	8001288 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001278:	f7ff fe42 	bl	8000f00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40022000 	.word	0x40022000

08001288 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001290:	4b12      	ldr	r3, [pc, #72]	; (80012dc <HAL_InitTick+0x54>)
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <HAL_InitTick+0x58>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	4619      	mov	r1, r3
 800129a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800129e:	fbb3 f3f1 	udiv	r3, r3, r1
 80012a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 f95f 	bl	800156a <HAL_SYSTICK_Config>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e00e      	b.n	80012d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2b0f      	cmp	r3, #15
 80012ba:	d80a      	bhi.n	80012d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012bc:	2200      	movs	r2, #0
 80012be:	6879      	ldr	r1, [r7, #4]
 80012c0:	f04f 30ff 	mov.w	r0, #4294967295
 80012c4:	f000 f927 	bl	8001516 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012c8:	4a06      	ldr	r2, [pc, #24]	; (80012e4 <HAL_InitTick+0x5c>)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ce:	2300      	movs	r3, #0
 80012d0:	e000      	b.n	80012d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	2000000c 	.word	0x2000000c
 80012e0:	20000014 	.word	0x20000014
 80012e4:	20000010 	.word	0x20000010

080012e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012ec:	4b05      	ldr	r3, [pc, #20]	; (8001304 <HAL_IncTick+0x1c>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	461a      	mov	r2, r3
 80012f2:	4b05      	ldr	r3, [pc, #20]	; (8001308 <HAL_IncTick+0x20>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4413      	add	r3, r2
 80012f8:	4a03      	ldr	r2, [pc, #12]	; (8001308 <HAL_IncTick+0x20>)
 80012fa:	6013      	str	r3, [r2, #0]
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr
 8001304:	20000014 	.word	0x20000014
 8001308:	2000016c 	.word	0x2000016c

0800130c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return uwTick;
 8001310:	4b02      	ldr	r3, [pc, #8]	; (800131c <HAL_GetTick+0x10>)
 8001312:	681b      	ldr	r3, [r3, #0]
}
 8001314:	4618      	mov	r0, r3
 8001316:	46bd      	mov	sp, r7
 8001318:	bc80      	pop	{r7}
 800131a:	4770      	bx	lr
 800131c:	2000016c 	.word	0x2000016c

08001320 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001328:	f7ff fff0 	bl	800130c <HAL_GetTick>
 800132c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001338:	d005      	beq.n	8001346 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800133a:	4b0a      	ldr	r3, [pc, #40]	; (8001364 <HAL_Delay+0x44>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	4413      	add	r3, r2
 8001344:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001346:	bf00      	nop
 8001348:	f7ff ffe0 	bl	800130c <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	68fa      	ldr	r2, [r7, #12]
 8001354:	429a      	cmp	r2, r3
 8001356:	d8f7      	bhi.n	8001348 <HAL_Delay+0x28>
  {
  }
}
 8001358:	bf00      	nop
 800135a:	bf00      	nop
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000014 	.word	0x20000014

08001368 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	f003 0307 	and.w	r3, r3, #7
 8001376:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001378:	4b0c      	ldr	r3, [pc, #48]	; (80013ac <__NVIC_SetPriorityGrouping+0x44>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800137e:	68ba      	ldr	r2, [r7, #8]
 8001380:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001384:	4013      	ands	r3, r2
 8001386:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001390:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001394:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001398:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800139a:	4a04      	ldr	r2, [pc, #16]	; (80013ac <__NVIC_SetPriorityGrouping+0x44>)
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	60d3      	str	r3, [r2, #12]
}
 80013a0:	bf00      	nop
 80013a2:	3714      	adds	r7, #20
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	e000ed00 	.word	0xe000ed00

080013b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b4:	4b04      	ldr	r3, [pc, #16]	; (80013c8 <__NVIC_GetPriorityGrouping+0x18>)
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	0a1b      	lsrs	r3, r3, #8
 80013ba:	f003 0307 	and.w	r3, r3, #7
}
 80013be:	4618      	mov	r0, r3
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bc80      	pop	{r7}
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	db0b      	blt.n	80013f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	f003 021f 	and.w	r2, r3, #31
 80013e4:	4906      	ldr	r1, [pc, #24]	; (8001400 <__NVIC_EnableIRQ+0x34>)
 80013e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ea:	095b      	lsrs	r3, r3, #5
 80013ec:	2001      	movs	r0, #1
 80013ee:	fa00 f202 	lsl.w	r2, r0, r2
 80013f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr
 8001400:	e000e100 	.word	0xe000e100

08001404 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	6039      	str	r1, [r7, #0]
 800140e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001414:	2b00      	cmp	r3, #0
 8001416:	db0a      	blt.n	800142e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	b2da      	uxtb	r2, r3
 800141c:	490c      	ldr	r1, [pc, #48]	; (8001450 <__NVIC_SetPriority+0x4c>)
 800141e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001422:	0112      	lsls	r2, r2, #4
 8001424:	b2d2      	uxtb	r2, r2
 8001426:	440b      	add	r3, r1
 8001428:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800142c:	e00a      	b.n	8001444 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	b2da      	uxtb	r2, r3
 8001432:	4908      	ldr	r1, [pc, #32]	; (8001454 <__NVIC_SetPriority+0x50>)
 8001434:	79fb      	ldrb	r3, [r7, #7]
 8001436:	f003 030f 	and.w	r3, r3, #15
 800143a:	3b04      	subs	r3, #4
 800143c:	0112      	lsls	r2, r2, #4
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	440b      	add	r3, r1
 8001442:	761a      	strb	r2, [r3, #24]
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	bc80      	pop	{r7}
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	e000e100 	.word	0xe000e100
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001458:	b480      	push	{r7}
 800145a:	b089      	sub	sp, #36	; 0x24
 800145c:	af00      	add	r7, sp, #0
 800145e:	60f8      	str	r0, [r7, #12]
 8001460:	60b9      	str	r1, [r7, #8]
 8001462:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	f003 0307 	and.w	r3, r3, #7
 800146a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	f1c3 0307 	rsb	r3, r3, #7
 8001472:	2b04      	cmp	r3, #4
 8001474:	bf28      	it	cs
 8001476:	2304      	movcs	r3, #4
 8001478:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	3304      	adds	r3, #4
 800147e:	2b06      	cmp	r3, #6
 8001480:	d902      	bls.n	8001488 <NVIC_EncodePriority+0x30>
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	3b03      	subs	r3, #3
 8001486:	e000      	b.n	800148a <NVIC_EncodePriority+0x32>
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800148c:	f04f 32ff 	mov.w	r2, #4294967295
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	43da      	mvns	r2, r3
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	401a      	ands	r2, r3
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014a0:	f04f 31ff 	mov.w	r1, #4294967295
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	fa01 f303 	lsl.w	r3, r1, r3
 80014aa:	43d9      	mvns	r1, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b0:	4313      	orrs	r3, r2
         );
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3724      	adds	r7, #36	; 0x24
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr

080014bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014cc:	d301      	bcc.n	80014d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014ce:	2301      	movs	r3, #1
 80014d0:	e00f      	b.n	80014f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d2:	4a0a      	ldr	r2, [pc, #40]	; (80014fc <SysTick_Config+0x40>)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	3b01      	subs	r3, #1
 80014d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014da:	210f      	movs	r1, #15
 80014dc:	f04f 30ff 	mov.w	r0, #4294967295
 80014e0:	f7ff ff90 	bl	8001404 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e4:	4b05      	ldr	r3, [pc, #20]	; (80014fc <SysTick_Config+0x40>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ea:	4b04      	ldr	r3, [pc, #16]	; (80014fc <SysTick_Config+0x40>)
 80014ec:	2207      	movs	r2, #7
 80014ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	e000e010 	.word	0xe000e010

08001500 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f7ff ff2d 	bl	8001368 <__NVIC_SetPriorityGrouping>
}
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001516:	b580      	push	{r7, lr}
 8001518:	b086      	sub	sp, #24
 800151a:	af00      	add	r7, sp, #0
 800151c:	4603      	mov	r3, r0
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
 8001522:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001524:	2300      	movs	r3, #0
 8001526:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001528:	f7ff ff42 	bl	80013b0 <__NVIC_GetPriorityGrouping>
 800152c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	68b9      	ldr	r1, [r7, #8]
 8001532:	6978      	ldr	r0, [r7, #20]
 8001534:	f7ff ff90 	bl	8001458 <NVIC_EncodePriority>
 8001538:	4602      	mov	r2, r0
 800153a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800153e:	4611      	mov	r1, r2
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff ff5f 	bl	8001404 <__NVIC_SetPriority>
}
 8001546:	bf00      	nop
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b082      	sub	sp, #8
 8001552:	af00      	add	r7, sp, #0
 8001554:	4603      	mov	r3, r0
 8001556:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff ff35 	bl	80013cc <__NVIC_EnableIRQ>
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b082      	sub	sp, #8
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7ff ffa2 	bl	80014bc <SysTick_Config>
 8001578:	4603      	mov	r3, r0
}
 800157a:	4618      	mov	r0, r3
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
	...

08001584 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800158c:	2300      	movs	r3, #0
 800158e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d101      	bne.n	800159a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e043      	b.n	8001622 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	461a      	mov	r2, r3
 80015a0:	4b22      	ldr	r3, [pc, #136]	; (800162c <HAL_DMA_Init+0xa8>)
 80015a2:	4413      	add	r3, r2
 80015a4:	4a22      	ldr	r2, [pc, #136]	; (8001630 <HAL_DMA_Init+0xac>)
 80015a6:	fba2 2303 	umull	r2, r3, r2, r3
 80015aa:	091b      	lsrs	r3, r3, #4
 80015ac:	009a      	lsls	r2, r3, #2
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a1f      	ldr	r2, [pc, #124]	; (8001634 <HAL_DMA_Init+0xb0>)
 80015b6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2202      	movs	r2, #2
 80015bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80015ce:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80015d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80015dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	695b      	ldr	r3, [r3, #20]
 80015ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	69db      	ldr	r3, [r3, #28]
 80015fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80015fc:	68fa      	ldr	r2, [r7, #12]
 80015fe:	4313      	orrs	r3, r2
 8001600:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	68fa      	ldr	r2, [r7, #12]
 8001608:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2200      	movs	r2, #0
 800160e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2201      	movs	r2, #1
 8001614:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2200      	movs	r2, #0
 800161c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3714      	adds	r7, #20
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr
 800162c:	bffdfff8 	.word	0xbffdfff8
 8001630:	cccccccd 	.word	0xcccccccd
 8001634:	40020000 	.word	0x40020000

08001638 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001640:	2300      	movs	r3, #0
 8001642:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800164a:	b2db      	uxtb	r3, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d008      	beq.n	8001662 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2204      	movs	r2, #4
 8001654:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e020      	b.n	80016a4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f022 020e 	bic.w	r2, r2, #14
 8001670:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f022 0201 	bic.w	r2, r2, #1
 8001680:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800168a:	2101      	movs	r1, #1
 800168c:	fa01 f202 	lsl.w	r2, r1, r2
 8001690:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2201      	movs	r2, #1
 8001696:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80016a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3714      	adds	r7, #20
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
	...

080016b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016b8:	2300      	movs	r3, #0
 80016ba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d005      	beq.n	80016d4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2204      	movs	r2, #4
 80016cc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	73fb      	strb	r3, [r7, #15]
 80016d2:	e051      	b.n	8001778 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f022 020e 	bic.w	r2, r2, #14
 80016e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f022 0201 	bic.w	r2, r2, #1
 80016f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a22      	ldr	r2, [pc, #136]	; (8001784 <HAL_DMA_Abort_IT+0xd4>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d029      	beq.n	8001752 <HAL_DMA_Abort_IT+0xa2>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a21      	ldr	r2, [pc, #132]	; (8001788 <HAL_DMA_Abort_IT+0xd8>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d022      	beq.n	800174e <HAL_DMA_Abort_IT+0x9e>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a1f      	ldr	r2, [pc, #124]	; (800178c <HAL_DMA_Abort_IT+0xdc>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d01a      	beq.n	8001748 <HAL_DMA_Abort_IT+0x98>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a1e      	ldr	r2, [pc, #120]	; (8001790 <HAL_DMA_Abort_IT+0xe0>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d012      	beq.n	8001742 <HAL_DMA_Abort_IT+0x92>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a1c      	ldr	r2, [pc, #112]	; (8001794 <HAL_DMA_Abort_IT+0xe4>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d00a      	beq.n	800173c <HAL_DMA_Abort_IT+0x8c>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a1b      	ldr	r2, [pc, #108]	; (8001798 <HAL_DMA_Abort_IT+0xe8>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d102      	bne.n	8001736 <HAL_DMA_Abort_IT+0x86>
 8001730:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001734:	e00e      	b.n	8001754 <HAL_DMA_Abort_IT+0xa4>
 8001736:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800173a:	e00b      	b.n	8001754 <HAL_DMA_Abort_IT+0xa4>
 800173c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001740:	e008      	b.n	8001754 <HAL_DMA_Abort_IT+0xa4>
 8001742:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001746:	e005      	b.n	8001754 <HAL_DMA_Abort_IT+0xa4>
 8001748:	f44f 7380 	mov.w	r3, #256	; 0x100
 800174c:	e002      	b.n	8001754 <HAL_DMA_Abort_IT+0xa4>
 800174e:	2310      	movs	r3, #16
 8001750:	e000      	b.n	8001754 <HAL_DMA_Abort_IT+0xa4>
 8001752:	2301      	movs	r3, #1
 8001754:	4a11      	ldr	r2, [pc, #68]	; (800179c <HAL_DMA_Abort_IT+0xec>)
 8001756:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2201      	movs	r2, #1
 800175c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	4798      	blx	r3
    } 
  }
  return status;
 8001778:	7bfb      	ldrb	r3, [r7, #15]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40020008 	.word	0x40020008
 8001788:	4002001c 	.word	0x4002001c
 800178c:	40020030 	.word	0x40020030
 8001790:	40020044 	.word	0x40020044
 8001794:	40020058 	.word	0x40020058
 8001798:	4002006c 	.word	0x4002006c
 800179c:	40020000 	.word	0x40020000

080017a0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017bc:	2204      	movs	r2, #4
 80017be:	409a      	lsls	r2, r3
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	4013      	ands	r3, r2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d04f      	beq.n	8001868 <HAL_DMA_IRQHandler+0xc8>
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	f003 0304 	and.w	r3, r3, #4
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d04a      	beq.n	8001868 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0320 	and.w	r3, r3, #32
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d107      	bne.n	80017f0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f022 0204 	bic.w	r2, r2, #4
 80017ee:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a66      	ldr	r2, [pc, #408]	; (8001990 <HAL_DMA_IRQHandler+0x1f0>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d029      	beq.n	800184e <HAL_DMA_IRQHandler+0xae>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a65      	ldr	r2, [pc, #404]	; (8001994 <HAL_DMA_IRQHandler+0x1f4>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d022      	beq.n	800184a <HAL_DMA_IRQHandler+0xaa>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a63      	ldr	r2, [pc, #396]	; (8001998 <HAL_DMA_IRQHandler+0x1f8>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d01a      	beq.n	8001844 <HAL_DMA_IRQHandler+0xa4>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a62      	ldr	r2, [pc, #392]	; (800199c <HAL_DMA_IRQHandler+0x1fc>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d012      	beq.n	800183e <HAL_DMA_IRQHandler+0x9e>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a60      	ldr	r2, [pc, #384]	; (80019a0 <HAL_DMA_IRQHandler+0x200>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d00a      	beq.n	8001838 <HAL_DMA_IRQHandler+0x98>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a5f      	ldr	r2, [pc, #380]	; (80019a4 <HAL_DMA_IRQHandler+0x204>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d102      	bne.n	8001832 <HAL_DMA_IRQHandler+0x92>
 800182c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001830:	e00e      	b.n	8001850 <HAL_DMA_IRQHandler+0xb0>
 8001832:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001836:	e00b      	b.n	8001850 <HAL_DMA_IRQHandler+0xb0>
 8001838:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800183c:	e008      	b.n	8001850 <HAL_DMA_IRQHandler+0xb0>
 800183e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001842:	e005      	b.n	8001850 <HAL_DMA_IRQHandler+0xb0>
 8001844:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001848:	e002      	b.n	8001850 <HAL_DMA_IRQHandler+0xb0>
 800184a:	2340      	movs	r3, #64	; 0x40
 800184c:	e000      	b.n	8001850 <HAL_DMA_IRQHandler+0xb0>
 800184e:	2304      	movs	r3, #4
 8001850:	4a55      	ldr	r2, [pc, #340]	; (80019a8 <HAL_DMA_IRQHandler+0x208>)
 8001852:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001858:	2b00      	cmp	r3, #0
 800185a:	f000 8094 	beq.w	8001986 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001866:	e08e      	b.n	8001986 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186c:	2202      	movs	r2, #2
 800186e:	409a      	lsls	r2, r3
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	4013      	ands	r3, r2
 8001874:	2b00      	cmp	r3, #0
 8001876:	d056      	beq.n	8001926 <HAL_DMA_IRQHandler+0x186>
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	f003 0302 	and.w	r3, r3, #2
 800187e:	2b00      	cmp	r3, #0
 8001880:	d051      	beq.n	8001926 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0320 	and.w	r3, r3, #32
 800188c:	2b00      	cmp	r3, #0
 800188e:	d10b      	bne.n	80018a8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f022 020a 	bic.w	r2, r2, #10
 800189e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a38      	ldr	r2, [pc, #224]	; (8001990 <HAL_DMA_IRQHandler+0x1f0>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d029      	beq.n	8001906 <HAL_DMA_IRQHandler+0x166>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a37      	ldr	r2, [pc, #220]	; (8001994 <HAL_DMA_IRQHandler+0x1f4>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d022      	beq.n	8001902 <HAL_DMA_IRQHandler+0x162>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a35      	ldr	r2, [pc, #212]	; (8001998 <HAL_DMA_IRQHandler+0x1f8>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d01a      	beq.n	80018fc <HAL_DMA_IRQHandler+0x15c>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a34      	ldr	r2, [pc, #208]	; (800199c <HAL_DMA_IRQHandler+0x1fc>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d012      	beq.n	80018f6 <HAL_DMA_IRQHandler+0x156>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a32      	ldr	r2, [pc, #200]	; (80019a0 <HAL_DMA_IRQHandler+0x200>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d00a      	beq.n	80018f0 <HAL_DMA_IRQHandler+0x150>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a31      	ldr	r2, [pc, #196]	; (80019a4 <HAL_DMA_IRQHandler+0x204>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d102      	bne.n	80018ea <HAL_DMA_IRQHandler+0x14a>
 80018e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80018e8:	e00e      	b.n	8001908 <HAL_DMA_IRQHandler+0x168>
 80018ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018ee:	e00b      	b.n	8001908 <HAL_DMA_IRQHandler+0x168>
 80018f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018f4:	e008      	b.n	8001908 <HAL_DMA_IRQHandler+0x168>
 80018f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018fa:	e005      	b.n	8001908 <HAL_DMA_IRQHandler+0x168>
 80018fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001900:	e002      	b.n	8001908 <HAL_DMA_IRQHandler+0x168>
 8001902:	2320      	movs	r3, #32
 8001904:	e000      	b.n	8001908 <HAL_DMA_IRQHandler+0x168>
 8001906:	2302      	movs	r3, #2
 8001908:	4a27      	ldr	r2, [pc, #156]	; (80019a8 <HAL_DMA_IRQHandler+0x208>)
 800190a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001918:	2b00      	cmp	r3, #0
 800191a:	d034      	beq.n	8001986 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001924:	e02f      	b.n	8001986 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192a:	2208      	movs	r2, #8
 800192c:	409a      	lsls	r2, r3
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	4013      	ands	r3, r2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d028      	beq.n	8001988 <HAL_DMA_IRQHandler+0x1e8>
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	f003 0308 	and.w	r3, r3, #8
 800193c:	2b00      	cmp	r3, #0
 800193e:	d023      	beq.n	8001988 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f022 020e 	bic.w	r2, r2, #14
 800194e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001958:	2101      	movs	r1, #1
 800195a:	fa01 f202 	lsl.w	r2, r1, r2
 800195e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	2b00      	cmp	r3, #0
 800197c:	d004      	beq.n	8001988 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	4798      	blx	r3
    }
  }
  return;
 8001986:	bf00      	nop
 8001988:	bf00      	nop
}
 800198a:	3710      	adds	r7, #16
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40020008 	.word	0x40020008
 8001994:	4002001c 	.word	0x4002001c
 8001998:	40020030 	.word	0x40020030
 800199c:	40020044 	.word	0x40020044
 80019a0:	40020058 	.word	0x40020058
 80019a4:	4002006c 	.word	0x4002006c
 80019a8:	40020000 	.word	0x40020000

080019ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b08b      	sub	sp, #44	; 0x2c
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019b6:	2300      	movs	r3, #0
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019ba:	2300      	movs	r3, #0
 80019bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019be:	e169      	b.n	8001c94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019c0:	2201      	movs	r2, #1
 80019c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	69fa      	ldr	r2, [r7, #28]
 80019d0:	4013      	ands	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	429a      	cmp	r2, r3
 80019da:	f040 8158 	bne.w	8001c8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	4a9a      	ldr	r2, [pc, #616]	; (8001c4c <HAL_GPIO_Init+0x2a0>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d05e      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 80019e8:	4a98      	ldr	r2, [pc, #608]	; (8001c4c <HAL_GPIO_Init+0x2a0>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d875      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 80019ee:	4a98      	ldr	r2, [pc, #608]	; (8001c50 <HAL_GPIO_Init+0x2a4>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d058      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 80019f4:	4a96      	ldr	r2, [pc, #600]	; (8001c50 <HAL_GPIO_Init+0x2a4>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d86f      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 80019fa:	4a96      	ldr	r2, [pc, #600]	; (8001c54 <HAL_GPIO_Init+0x2a8>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d052      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 8001a00:	4a94      	ldr	r2, [pc, #592]	; (8001c54 <HAL_GPIO_Init+0x2a8>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d869      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a06:	4a94      	ldr	r2, [pc, #592]	; (8001c58 <HAL_GPIO_Init+0x2ac>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d04c      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 8001a0c:	4a92      	ldr	r2, [pc, #584]	; (8001c58 <HAL_GPIO_Init+0x2ac>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d863      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a12:	4a92      	ldr	r2, [pc, #584]	; (8001c5c <HAL_GPIO_Init+0x2b0>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d046      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 8001a18:	4a90      	ldr	r2, [pc, #576]	; (8001c5c <HAL_GPIO_Init+0x2b0>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d85d      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a1e:	2b12      	cmp	r3, #18
 8001a20:	d82a      	bhi.n	8001a78 <HAL_GPIO_Init+0xcc>
 8001a22:	2b12      	cmp	r3, #18
 8001a24:	d859      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a26:	a201      	add	r2, pc, #4	; (adr r2, 8001a2c <HAL_GPIO_Init+0x80>)
 8001a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a2c:	08001aa7 	.word	0x08001aa7
 8001a30:	08001a81 	.word	0x08001a81
 8001a34:	08001a93 	.word	0x08001a93
 8001a38:	08001ad5 	.word	0x08001ad5
 8001a3c:	08001adb 	.word	0x08001adb
 8001a40:	08001adb 	.word	0x08001adb
 8001a44:	08001adb 	.word	0x08001adb
 8001a48:	08001adb 	.word	0x08001adb
 8001a4c:	08001adb 	.word	0x08001adb
 8001a50:	08001adb 	.word	0x08001adb
 8001a54:	08001adb 	.word	0x08001adb
 8001a58:	08001adb 	.word	0x08001adb
 8001a5c:	08001adb 	.word	0x08001adb
 8001a60:	08001adb 	.word	0x08001adb
 8001a64:	08001adb 	.word	0x08001adb
 8001a68:	08001adb 	.word	0x08001adb
 8001a6c:	08001adb 	.word	0x08001adb
 8001a70:	08001a89 	.word	0x08001a89
 8001a74:	08001a9d 	.word	0x08001a9d
 8001a78:	4a79      	ldr	r2, [pc, #484]	; (8001c60 <HAL_GPIO_Init+0x2b4>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d013      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a7e:	e02c      	b.n	8001ada <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	623b      	str	r3, [r7, #32]
          break;
 8001a86:	e029      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	3304      	adds	r3, #4
 8001a8e:	623b      	str	r3, [r7, #32]
          break;
 8001a90:	e024      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	3308      	adds	r3, #8
 8001a98:	623b      	str	r3, [r7, #32]
          break;
 8001a9a:	e01f      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	330c      	adds	r3, #12
 8001aa2:	623b      	str	r3, [r7, #32]
          break;
 8001aa4:	e01a      	b.n	8001adc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d102      	bne.n	8001ab4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001aae:	2304      	movs	r3, #4
 8001ab0:	623b      	str	r3, [r7, #32]
          break;
 8001ab2:	e013      	b.n	8001adc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d105      	bne.n	8001ac8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001abc:	2308      	movs	r3, #8
 8001abe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	69fa      	ldr	r2, [r7, #28]
 8001ac4:	611a      	str	r2, [r3, #16]
          break;
 8001ac6:	e009      	b.n	8001adc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ac8:	2308      	movs	r3, #8
 8001aca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	69fa      	ldr	r2, [r7, #28]
 8001ad0:	615a      	str	r2, [r3, #20]
          break;
 8001ad2:	e003      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	623b      	str	r3, [r7, #32]
          break;
 8001ad8:	e000      	b.n	8001adc <HAL_GPIO_Init+0x130>
          break;
 8001ada:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	2bff      	cmp	r3, #255	; 0xff
 8001ae0:	d801      	bhi.n	8001ae6 <HAL_GPIO_Init+0x13a>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	e001      	b.n	8001aea <HAL_GPIO_Init+0x13e>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	3304      	adds	r3, #4
 8001aea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	2bff      	cmp	r3, #255	; 0xff
 8001af0:	d802      	bhi.n	8001af8 <HAL_GPIO_Init+0x14c>
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	e002      	b.n	8001afe <HAL_GPIO_Init+0x152>
 8001af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afa:	3b08      	subs	r3, #8
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	210f      	movs	r1, #15
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	401a      	ands	r2, r3
 8001b10:	6a39      	ldr	r1, [r7, #32]
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	fa01 f303 	lsl.w	r3, r1, r3
 8001b18:	431a      	orrs	r2, r3
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f000 80b1 	beq.w	8001c8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b2c:	4b4d      	ldr	r3, [pc, #308]	; (8001c64 <HAL_GPIO_Init+0x2b8>)
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	4a4c      	ldr	r2, [pc, #304]	; (8001c64 <HAL_GPIO_Init+0x2b8>)
 8001b32:	f043 0301 	orr.w	r3, r3, #1
 8001b36:	6193      	str	r3, [r2, #24]
 8001b38:	4b4a      	ldr	r3, [pc, #296]	; (8001c64 <HAL_GPIO_Init+0x2b8>)
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	f003 0301 	and.w	r3, r3, #1
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b44:	4a48      	ldr	r2, [pc, #288]	; (8001c68 <HAL_GPIO_Init+0x2bc>)
 8001b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b48:	089b      	lsrs	r3, r3, #2
 8001b4a:	3302      	adds	r3, #2
 8001b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b54:	f003 0303 	and.w	r3, r3, #3
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	220f      	movs	r2, #15
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	43db      	mvns	r3, r3
 8001b62:	68fa      	ldr	r2, [r7, #12]
 8001b64:	4013      	ands	r3, r2
 8001b66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a40      	ldr	r2, [pc, #256]	; (8001c6c <HAL_GPIO_Init+0x2c0>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d013      	beq.n	8001b98 <HAL_GPIO_Init+0x1ec>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a3f      	ldr	r2, [pc, #252]	; (8001c70 <HAL_GPIO_Init+0x2c4>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d00d      	beq.n	8001b94 <HAL_GPIO_Init+0x1e8>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a3e      	ldr	r2, [pc, #248]	; (8001c74 <HAL_GPIO_Init+0x2c8>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d007      	beq.n	8001b90 <HAL_GPIO_Init+0x1e4>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a3d      	ldr	r2, [pc, #244]	; (8001c78 <HAL_GPIO_Init+0x2cc>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d101      	bne.n	8001b8c <HAL_GPIO_Init+0x1e0>
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e006      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b8c:	2304      	movs	r3, #4
 8001b8e:	e004      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b90:	2302      	movs	r3, #2
 8001b92:	e002      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b94:	2301      	movs	r3, #1
 8001b96:	e000      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b9c:	f002 0203 	and.w	r2, r2, #3
 8001ba0:	0092      	lsls	r2, r2, #2
 8001ba2:	4093      	lsls	r3, r2
 8001ba4:	68fa      	ldr	r2, [r7, #12]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001baa:	492f      	ldr	r1, [pc, #188]	; (8001c68 <HAL_GPIO_Init+0x2bc>)
 8001bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bae:	089b      	lsrs	r3, r3, #2
 8001bb0:	3302      	adds	r3, #2
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d006      	beq.n	8001bd2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bc4:	4b2d      	ldr	r3, [pc, #180]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bc6:	689a      	ldr	r2, [r3, #8]
 8001bc8:	492c      	ldr	r1, [pc, #176]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	608b      	str	r3, [r1, #8]
 8001bd0:	e006      	b.n	8001be0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bd2:	4b2a      	ldr	r3, [pc, #168]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bd4:	689a      	ldr	r2, [r3, #8]
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	4928      	ldr	r1, [pc, #160]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bdc:	4013      	ands	r3, r2
 8001bde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d006      	beq.n	8001bfa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bec:	4b23      	ldr	r3, [pc, #140]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bee:	68da      	ldr	r2, [r3, #12]
 8001bf0:	4922      	ldr	r1, [pc, #136]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	60cb      	str	r3, [r1, #12]
 8001bf8:	e006      	b.n	8001c08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bfa:	4b20      	ldr	r3, [pc, #128]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bfc:	68da      	ldr	r2, [r3, #12]
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	43db      	mvns	r3, r3
 8001c02:	491e      	ldr	r1, [pc, #120]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c04:	4013      	ands	r3, r2
 8001c06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d006      	beq.n	8001c22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c14:	4b19      	ldr	r3, [pc, #100]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	4918      	ldr	r1, [pc, #96]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	604b      	str	r3, [r1, #4]
 8001c20:	e006      	b.n	8001c30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c22:	4b16      	ldr	r3, [pc, #88]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c24:	685a      	ldr	r2, [r3, #4]
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	4914      	ldr	r1, [pc, #80]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d021      	beq.n	8001c80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c3c:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	490e      	ldr	r1, [pc, #56]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	600b      	str	r3, [r1, #0]
 8001c48:	e021      	b.n	8001c8e <HAL_GPIO_Init+0x2e2>
 8001c4a:	bf00      	nop
 8001c4c:	10320000 	.word	0x10320000
 8001c50:	10310000 	.word	0x10310000
 8001c54:	10220000 	.word	0x10220000
 8001c58:	10210000 	.word	0x10210000
 8001c5c:	10120000 	.word	0x10120000
 8001c60:	10110000 	.word	0x10110000
 8001c64:	40021000 	.word	0x40021000
 8001c68:	40010000 	.word	0x40010000
 8001c6c:	40010800 	.word	0x40010800
 8001c70:	40010c00 	.word	0x40010c00
 8001c74:	40011000 	.word	0x40011000
 8001c78:	40011400 	.word	0x40011400
 8001c7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c80:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <HAL_GPIO_Init+0x304>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	43db      	mvns	r3, r3
 8001c88:	4909      	ldr	r1, [pc, #36]	; (8001cb0 <HAL_GPIO_Init+0x304>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	3301      	adds	r3, #1
 8001c92:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f47f ae8e 	bne.w	80019c0 <HAL_GPIO_Init+0x14>
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	bf00      	nop
 8001ca8:	372c      	adds	r7, #44	; 0x2c
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	40010400 	.word	0x40010400

08001cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	807b      	strh	r3, [r7, #2]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cc4:	787b      	ldrb	r3, [r7, #1]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d003      	beq.n	8001cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cca:	887a      	ldrh	r2, [r7, #2]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cd0:	e003      	b.n	8001cda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cd2:	887b      	ldrh	r3, [r7, #2]
 8001cd4:	041a      	lsls	r2, r3, #16
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	611a      	str	r2, [r3, #16]
}
 8001cda:	bf00      	nop
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr

08001ce4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b085      	sub	sp, #20
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cf6:	887a      	ldrh	r2, [r7, #2]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	041a      	lsls	r2, r3, #16
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	43d9      	mvns	r1, r3
 8001d02:	887b      	ldrh	r3, [r7, #2]
 8001d04:	400b      	ands	r3, r1
 8001d06:	431a      	orrs	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	611a      	str	r2, [r3, #16]
}
 8001d0c:	bf00      	nop
 8001d0e:	3714      	adds	r7, #20
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr
	...

08001d18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e272      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f000 8087 	beq.w	8001e46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d38:	4b92      	ldr	r3, [pc, #584]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 030c 	and.w	r3, r3, #12
 8001d40:	2b04      	cmp	r3, #4
 8001d42:	d00c      	beq.n	8001d5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d44:	4b8f      	ldr	r3, [pc, #572]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f003 030c 	and.w	r3, r3, #12
 8001d4c:	2b08      	cmp	r3, #8
 8001d4e:	d112      	bne.n	8001d76 <HAL_RCC_OscConfig+0x5e>
 8001d50:	4b8c      	ldr	r3, [pc, #560]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d5c:	d10b      	bne.n	8001d76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d5e:	4b89      	ldr	r3, [pc, #548]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d06c      	beq.n	8001e44 <HAL_RCC_OscConfig+0x12c>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d168      	bne.n	8001e44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e24c      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d7e:	d106      	bne.n	8001d8e <HAL_RCC_OscConfig+0x76>
 8001d80:	4b80      	ldr	r3, [pc, #512]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a7f      	ldr	r2, [pc, #508]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d8a:	6013      	str	r3, [r2, #0]
 8001d8c:	e02e      	b.n	8001dec <HAL_RCC_OscConfig+0xd4>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d10c      	bne.n	8001db0 <HAL_RCC_OscConfig+0x98>
 8001d96:	4b7b      	ldr	r3, [pc, #492]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a7a      	ldr	r2, [pc, #488]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001da0:	6013      	str	r3, [r2, #0]
 8001da2:	4b78      	ldr	r3, [pc, #480]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a77      	ldr	r2, [pc, #476]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001da8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	e01d      	b.n	8001dec <HAL_RCC_OscConfig+0xd4>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001db8:	d10c      	bne.n	8001dd4 <HAL_RCC_OscConfig+0xbc>
 8001dba:	4b72      	ldr	r3, [pc, #456]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a71      	ldr	r2, [pc, #452]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	4b6f      	ldr	r3, [pc, #444]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a6e      	ldr	r2, [pc, #440]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	e00b      	b.n	8001dec <HAL_RCC_OscConfig+0xd4>
 8001dd4:	4b6b      	ldr	r3, [pc, #428]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a6a      	ldr	r2, [pc, #424]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	4b68      	ldr	r3, [pc, #416]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a67      	ldr	r2, [pc, #412]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d013      	beq.n	8001e1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df4:	f7ff fa8a 	bl	800130c <HAL_GetTick>
 8001df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dfa:	e008      	b.n	8001e0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dfc:	f7ff fa86 	bl	800130c <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	2b64      	cmp	r3, #100	; 0x64
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e200      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e0e:	4b5d      	ldr	r3, [pc, #372]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d0f0      	beq.n	8001dfc <HAL_RCC_OscConfig+0xe4>
 8001e1a:	e014      	b.n	8001e46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1c:	f7ff fa76 	bl	800130c <HAL_GetTick>
 8001e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e22:	e008      	b.n	8001e36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e24:	f7ff fa72 	bl	800130c <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	2b64      	cmp	r3, #100	; 0x64
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e1ec      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e36:	4b53      	ldr	r3, [pc, #332]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d1f0      	bne.n	8001e24 <HAL_RCC_OscConfig+0x10c>
 8001e42:	e000      	b.n	8001e46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d063      	beq.n	8001f1a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e52:	4b4c      	ldr	r3, [pc, #304]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f003 030c 	and.w	r3, r3, #12
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00b      	beq.n	8001e76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e5e:	4b49      	ldr	r3, [pc, #292]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f003 030c 	and.w	r3, r3, #12
 8001e66:	2b08      	cmp	r3, #8
 8001e68:	d11c      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x18c>
 8001e6a:	4b46      	ldr	r3, [pc, #280]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d116      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e76:	4b43      	ldr	r3, [pc, #268]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d005      	beq.n	8001e8e <HAL_RCC_OscConfig+0x176>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d001      	beq.n	8001e8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e1c0      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e8e:	4b3d      	ldr	r3, [pc, #244]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	695b      	ldr	r3, [r3, #20]
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	4939      	ldr	r1, [pc, #228]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ea2:	e03a      	b.n	8001f1a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d020      	beq.n	8001eee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eac:	4b36      	ldr	r3, [pc, #216]	; (8001f88 <HAL_RCC_OscConfig+0x270>)
 8001eae:	2201      	movs	r2, #1
 8001eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb2:	f7ff fa2b 	bl	800130c <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb8:	e008      	b.n	8001ecc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eba:	f7ff fa27 	bl	800130c <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e1a1      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ecc:	4b2d      	ldr	r3, [pc, #180]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0f0      	beq.n	8001eba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed8:	4b2a      	ldr	r3, [pc, #168]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	4927      	ldr	r1, [pc, #156]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	600b      	str	r3, [r1, #0]
 8001eec:	e015      	b.n	8001f1a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eee:	4b26      	ldr	r3, [pc, #152]	; (8001f88 <HAL_RCC_OscConfig+0x270>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef4:	f7ff fa0a 	bl	800130c <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001efc:	f7ff fa06 	bl	800130c <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e180      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f0e:	4b1d      	ldr	r3, [pc, #116]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d1f0      	bne.n	8001efc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0308 	and.w	r3, r3, #8
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d03a      	beq.n	8001f9c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	699b      	ldr	r3, [r3, #24]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d019      	beq.n	8001f62 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f2e:	4b17      	ldr	r3, [pc, #92]	; (8001f8c <HAL_RCC_OscConfig+0x274>)
 8001f30:	2201      	movs	r2, #1
 8001f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f34:	f7ff f9ea 	bl	800130c <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f3c:	f7ff f9e6 	bl	800130c <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e160      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f4e:	4b0d      	ldr	r3, [pc, #52]	; (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d0f0      	beq.n	8001f3c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f5a:	2001      	movs	r0, #1
 8001f5c:	f000 face 	bl	80024fc <RCC_Delay>
 8001f60:	e01c      	b.n	8001f9c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f62:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <HAL_RCC_OscConfig+0x274>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f68:	f7ff f9d0 	bl	800130c <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f6e:	e00f      	b.n	8001f90 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f70:	f7ff f9cc 	bl	800130c <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d908      	bls.n	8001f90 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e146      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
 8001f82:	bf00      	nop
 8001f84:	40021000 	.word	0x40021000
 8001f88:	42420000 	.word	0x42420000
 8001f8c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f90:	4b92      	ldr	r3, [pc, #584]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8001f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f94:	f003 0302 	and.w	r3, r3, #2
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1e9      	bne.n	8001f70 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	f000 80a6 	beq.w	80020f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001faa:	2300      	movs	r3, #0
 8001fac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fae:	4b8b      	ldr	r3, [pc, #556]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10d      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fba:	4b88      	ldr	r3, [pc, #544]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	4a87      	ldr	r2, [pc, #540]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8001fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fc4:	61d3      	str	r3, [r2, #28]
 8001fc6:	4b85      	ldr	r3, [pc, #532]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fce:	60bb      	str	r3, [r7, #8]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd6:	4b82      	ldr	r3, [pc, #520]	; (80021e0 <HAL_RCC_OscConfig+0x4c8>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d118      	bne.n	8002014 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fe2:	4b7f      	ldr	r3, [pc, #508]	; (80021e0 <HAL_RCC_OscConfig+0x4c8>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a7e      	ldr	r2, [pc, #504]	; (80021e0 <HAL_RCC_OscConfig+0x4c8>)
 8001fe8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fee:	f7ff f98d 	bl	800130c <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff4:	e008      	b.n	8002008 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ff6:	f7ff f989 	bl	800130c <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b64      	cmp	r3, #100	; 0x64
 8002002:	d901      	bls.n	8002008 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e103      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002008:	4b75      	ldr	r3, [pc, #468]	; (80021e0 <HAL_RCC_OscConfig+0x4c8>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002010:	2b00      	cmp	r3, #0
 8002012:	d0f0      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d106      	bne.n	800202a <HAL_RCC_OscConfig+0x312>
 800201c:	4b6f      	ldr	r3, [pc, #444]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 800201e:	6a1b      	ldr	r3, [r3, #32]
 8002020:	4a6e      	ldr	r2, [pc, #440]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002022:	f043 0301 	orr.w	r3, r3, #1
 8002026:	6213      	str	r3, [r2, #32]
 8002028:	e02d      	b.n	8002086 <HAL_RCC_OscConfig+0x36e>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d10c      	bne.n	800204c <HAL_RCC_OscConfig+0x334>
 8002032:	4b6a      	ldr	r3, [pc, #424]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002034:	6a1b      	ldr	r3, [r3, #32]
 8002036:	4a69      	ldr	r2, [pc, #420]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002038:	f023 0301 	bic.w	r3, r3, #1
 800203c:	6213      	str	r3, [r2, #32]
 800203e:	4b67      	ldr	r3, [pc, #412]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	4a66      	ldr	r2, [pc, #408]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002044:	f023 0304 	bic.w	r3, r3, #4
 8002048:	6213      	str	r3, [r2, #32]
 800204a:	e01c      	b.n	8002086 <HAL_RCC_OscConfig+0x36e>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	2b05      	cmp	r3, #5
 8002052:	d10c      	bne.n	800206e <HAL_RCC_OscConfig+0x356>
 8002054:	4b61      	ldr	r3, [pc, #388]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002056:	6a1b      	ldr	r3, [r3, #32]
 8002058:	4a60      	ldr	r2, [pc, #384]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 800205a:	f043 0304 	orr.w	r3, r3, #4
 800205e:	6213      	str	r3, [r2, #32]
 8002060:	4b5e      	ldr	r3, [pc, #376]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002062:	6a1b      	ldr	r3, [r3, #32]
 8002064:	4a5d      	ldr	r2, [pc, #372]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	6213      	str	r3, [r2, #32]
 800206c:	e00b      	b.n	8002086 <HAL_RCC_OscConfig+0x36e>
 800206e:	4b5b      	ldr	r3, [pc, #364]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	4a5a      	ldr	r2, [pc, #360]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002074:	f023 0301 	bic.w	r3, r3, #1
 8002078:	6213      	str	r3, [r2, #32]
 800207a:	4b58      	ldr	r3, [pc, #352]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 800207c:	6a1b      	ldr	r3, [r3, #32]
 800207e:	4a57      	ldr	r2, [pc, #348]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002080:	f023 0304 	bic.w	r3, r3, #4
 8002084:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d015      	beq.n	80020ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800208e:	f7ff f93d 	bl	800130c <HAL_GetTick>
 8002092:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002094:	e00a      	b.n	80020ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002096:	f7ff f939 	bl	800130c <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d901      	bls.n	80020ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e0b1      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ac:	4b4b      	ldr	r3, [pc, #300]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d0ee      	beq.n	8002096 <HAL_RCC_OscConfig+0x37e>
 80020b8:	e014      	b.n	80020e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ba:	f7ff f927 	bl	800130c <HAL_GetTick>
 80020be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020c0:	e00a      	b.n	80020d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020c2:	f7ff f923 	bl	800130c <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d901      	bls.n	80020d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e09b      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020d8:	4b40      	ldr	r3, [pc, #256]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d1ee      	bne.n	80020c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020e4:	7dfb      	ldrb	r3, [r7, #23]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d105      	bne.n	80020f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ea:	4b3c      	ldr	r3, [pc, #240]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	4a3b      	ldr	r2, [pc, #236]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 80020f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f000 8087 	beq.w	800220e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002100:	4b36      	ldr	r3, [pc, #216]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 030c 	and.w	r3, r3, #12
 8002108:	2b08      	cmp	r3, #8
 800210a:	d061      	beq.n	80021d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	69db      	ldr	r3, [r3, #28]
 8002110:	2b02      	cmp	r3, #2
 8002112:	d146      	bne.n	80021a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002114:	4b33      	ldr	r3, [pc, #204]	; (80021e4 <HAL_RCC_OscConfig+0x4cc>)
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211a:	f7ff f8f7 	bl	800130c <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002122:	f7ff f8f3 	bl	800130c <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e06d      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002134:	4b29      	ldr	r3, [pc, #164]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d1f0      	bne.n	8002122 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a1b      	ldr	r3, [r3, #32]
 8002144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002148:	d108      	bne.n	800215c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800214a:	4b24      	ldr	r3, [pc, #144]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	4921      	ldr	r1, [pc, #132]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002158:	4313      	orrs	r3, r2
 800215a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800215c:	4b1f      	ldr	r3, [pc, #124]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6a19      	ldr	r1, [r3, #32]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216c:	430b      	orrs	r3, r1
 800216e:	491b      	ldr	r1, [pc, #108]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002170:	4313      	orrs	r3, r2
 8002172:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002174:	4b1b      	ldr	r3, [pc, #108]	; (80021e4 <HAL_RCC_OscConfig+0x4cc>)
 8002176:	2201      	movs	r2, #1
 8002178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217a:	f7ff f8c7 	bl	800130c <HAL_GetTick>
 800217e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002180:	e008      	b.n	8002194 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002182:	f7ff f8c3 	bl	800130c <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	2b02      	cmp	r3, #2
 800218e:	d901      	bls.n	8002194 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002190:	2303      	movs	r3, #3
 8002192:	e03d      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002194:	4b11      	ldr	r3, [pc, #68]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800219c:	2b00      	cmp	r3, #0
 800219e:	d0f0      	beq.n	8002182 <HAL_RCC_OscConfig+0x46a>
 80021a0:	e035      	b.n	800220e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a2:	4b10      	ldr	r3, [pc, #64]	; (80021e4 <HAL_RCC_OscConfig+0x4cc>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a8:	f7ff f8b0 	bl	800130c <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b0:	f7ff f8ac 	bl	800130c <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e026      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021c2:	4b06      	ldr	r3, [pc, #24]	; (80021dc <HAL_RCC_OscConfig+0x4c4>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d1f0      	bne.n	80021b0 <HAL_RCC_OscConfig+0x498>
 80021ce:	e01e      	b.n	800220e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d107      	bne.n	80021e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e019      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
 80021dc:	40021000 	.word	0x40021000
 80021e0:	40007000 	.word	0x40007000
 80021e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021e8:	4b0b      	ldr	r3, [pc, #44]	; (8002218 <HAL_RCC_OscConfig+0x500>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d106      	bne.n	800220a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002206:	429a      	cmp	r2, r3
 8002208:	d001      	beq.n	800220e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e000      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40021000 	.word	0x40021000

0800221c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d101      	bne.n	8002230 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e0d0      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002230:	4b6a      	ldr	r3, [pc, #424]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0307 	and.w	r3, r3, #7
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	429a      	cmp	r2, r3
 800223c:	d910      	bls.n	8002260 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800223e:	4b67      	ldr	r3, [pc, #412]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f023 0207 	bic.w	r2, r3, #7
 8002246:	4965      	ldr	r1, [pc, #404]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	4313      	orrs	r3, r2
 800224c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800224e:	4b63      	ldr	r3, [pc, #396]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0307 	and.w	r3, r3, #7
 8002256:	683a      	ldr	r2, [r7, #0]
 8002258:	429a      	cmp	r2, r3
 800225a:	d001      	beq.n	8002260 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e0b8      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d020      	beq.n	80022ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0304 	and.w	r3, r3, #4
 8002274:	2b00      	cmp	r3, #0
 8002276:	d005      	beq.n	8002284 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002278:	4b59      	ldr	r3, [pc, #356]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	4a58      	ldr	r2, [pc, #352]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800227e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002282:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0308 	and.w	r3, r3, #8
 800228c:	2b00      	cmp	r3, #0
 800228e:	d005      	beq.n	800229c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002290:	4b53      	ldr	r3, [pc, #332]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	4a52      	ldr	r2, [pc, #328]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002296:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800229a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800229c:	4b50      	ldr	r3, [pc, #320]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	494d      	ldr	r1, [pc, #308]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d040      	beq.n	800233c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d107      	bne.n	80022d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022c2:	4b47      	ldr	r3, [pc, #284]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d115      	bne.n	80022fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e07f      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d107      	bne.n	80022ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022da:	4b41      	ldr	r3, [pc, #260]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d109      	bne.n	80022fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e073      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ea:	4b3d      	ldr	r3, [pc, #244]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d101      	bne.n	80022fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e06b      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022fa:	4b39      	ldr	r3, [pc, #228]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f023 0203 	bic.w	r2, r3, #3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	4936      	ldr	r1, [pc, #216]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002308:	4313      	orrs	r3, r2
 800230a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800230c:	f7fe fffe 	bl	800130c <HAL_GetTick>
 8002310:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002312:	e00a      	b.n	800232a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002314:	f7fe fffa 	bl	800130c <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002322:	4293      	cmp	r3, r2
 8002324:	d901      	bls.n	800232a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e053      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800232a:	4b2d      	ldr	r3, [pc, #180]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f003 020c 	and.w	r2, r3, #12
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	429a      	cmp	r2, r3
 800233a:	d1eb      	bne.n	8002314 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800233c:	4b27      	ldr	r3, [pc, #156]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	429a      	cmp	r2, r3
 8002348:	d210      	bcs.n	800236c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800234a:	4b24      	ldr	r3, [pc, #144]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f023 0207 	bic.w	r2, r3, #7
 8002352:	4922      	ldr	r1, [pc, #136]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	4313      	orrs	r3, r2
 8002358:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800235a:	4b20      	ldr	r3, [pc, #128]	; (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	429a      	cmp	r2, r3
 8002366:	d001      	beq.n	800236c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e032      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	2b00      	cmp	r3, #0
 8002376:	d008      	beq.n	800238a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002378:	4b19      	ldr	r3, [pc, #100]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	4916      	ldr	r1, [pc, #88]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002386:	4313      	orrs	r3, r2
 8002388:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0308 	and.w	r3, r3, #8
 8002392:	2b00      	cmp	r3, #0
 8002394:	d009      	beq.n	80023aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002396:	4b12      	ldr	r3, [pc, #72]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	490e      	ldr	r1, [pc, #56]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023aa:	f000 f821 	bl	80023f0 <HAL_RCC_GetSysClockFreq>
 80023ae:	4602      	mov	r2, r0
 80023b0:	4b0b      	ldr	r3, [pc, #44]	; (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	091b      	lsrs	r3, r3, #4
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	490a      	ldr	r1, [pc, #40]	; (80023e4 <HAL_RCC_ClockConfig+0x1c8>)
 80023bc:	5ccb      	ldrb	r3, [r1, r3]
 80023be:	fa22 f303 	lsr.w	r3, r2, r3
 80023c2:	4a09      	ldr	r2, [pc, #36]	; (80023e8 <HAL_RCC_ClockConfig+0x1cc>)
 80023c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023c6:	4b09      	ldr	r3, [pc, #36]	; (80023ec <HAL_RCC_ClockConfig+0x1d0>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7fe ff5c 	bl	8001288 <HAL_InitTick>

  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40022000 	.word	0x40022000
 80023e0:	40021000 	.word	0x40021000
 80023e4:	08003dc0 	.word	0x08003dc0
 80023e8:	2000000c 	.word	0x2000000c
 80023ec:	20000010 	.word	0x20000010

080023f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b087      	sub	sp, #28
 80023f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	2300      	movs	r3, #0
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	2300      	movs	r3, #0
 8002400:	617b      	str	r3, [r7, #20]
 8002402:	2300      	movs	r3, #0
 8002404:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002406:	2300      	movs	r3, #0
 8002408:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800240a:	4b1e      	ldr	r3, [pc, #120]	; (8002484 <HAL_RCC_GetSysClockFreq+0x94>)
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f003 030c 	and.w	r3, r3, #12
 8002416:	2b04      	cmp	r3, #4
 8002418:	d002      	beq.n	8002420 <HAL_RCC_GetSysClockFreq+0x30>
 800241a:	2b08      	cmp	r3, #8
 800241c:	d003      	beq.n	8002426 <HAL_RCC_GetSysClockFreq+0x36>
 800241e:	e027      	b.n	8002470 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002420:	4b19      	ldr	r3, [pc, #100]	; (8002488 <HAL_RCC_GetSysClockFreq+0x98>)
 8002422:	613b      	str	r3, [r7, #16]
      break;
 8002424:	e027      	b.n	8002476 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	0c9b      	lsrs	r3, r3, #18
 800242a:	f003 030f 	and.w	r3, r3, #15
 800242e:	4a17      	ldr	r2, [pc, #92]	; (800248c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002430:	5cd3      	ldrb	r3, [r2, r3]
 8002432:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d010      	beq.n	8002460 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800243e:	4b11      	ldr	r3, [pc, #68]	; (8002484 <HAL_RCC_GetSysClockFreq+0x94>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	0c5b      	lsrs	r3, r3, #17
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	4a11      	ldr	r2, [pc, #68]	; (8002490 <HAL_RCC_GetSysClockFreq+0xa0>)
 800244a:	5cd3      	ldrb	r3, [r2, r3]
 800244c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a0d      	ldr	r2, [pc, #52]	; (8002488 <HAL_RCC_GetSysClockFreq+0x98>)
 8002452:	fb03 f202 	mul.w	r2, r3, r2
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	fbb2 f3f3 	udiv	r3, r2, r3
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	e004      	b.n	800246a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a0c      	ldr	r2, [pc, #48]	; (8002494 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002464:	fb02 f303 	mul.w	r3, r2, r3
 8002468:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	613b      	str	r3, [r7, #16]
      break;
 800246e:	e002      	b.n	8002476 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002470:	4b05      	ldr	r3, [pc, #20]	; (8002488 <HAL_RCC_GetSysClockFreq+0x98>)
 8002472:	613b      	str	r3, [r7, #16]
      break;
 8002474:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002476:	693b      	ldr	r3, [r7, #16]
}
 8002478:	4618      	mov	r0, r3
 800247a:	371c      	adds	r7, #28
 800247c:	46bd      	mov	sp, r7
 800247e:	bc80      	pop	{r7}
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	40021000 	.word	0x40021000
 8002488:	007a1200 	.word	0x007a1200
 800248c:	08003dd8 	.word	0x08003dd8
 8002490:	08003de8 	.word	0x08003de8
 8002494:	003d0900 	.word	0x003d0900

08002498 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800249c:	4b02      	ldr	r3, [pc, #8]	; (80024a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800249e:	681b      	ldr	r3, [r3, #0]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr
 80024a8:	2000000c 	.word	0x2000000c

080024ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024b0:	f7ff fff2 	bl	8002498 <HAL_RCC_GetHCLKFreq>
 80024b4:	4602      	mov	r2, r0
 80024b6:	4b05      	ldr	r3, [pc, #20]	; (80024cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	0a1b      	lsrs	r3, r3, #8
 80024bc:	f003 0307 	and.w	r3, r3, #7
 80024c0:	4903      	ldr	r1, [pc, #12]	; (80024d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024c2:	5ccb      	ldrb	r3, [r1, r3]
 80024c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40021000 	.word	0x40021000
 80024d0:	08003dd0 	.word	0x08003dd0

080024d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024d8:	f7ff ffde 	bl	8002498 <HAL_RCC_GetHCLKFreq>
 80024dc:	4602      	mov	r2, r0
 80024de:	4b05      	ldr	r3, [pc, #20]	; (80024f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	0adb      	lsrs	r3, r3, #11
 80024e4:	f003 0307 	and.w	r3, r3, #7
 80024e8:	4903      	ldr	r1, [pc, #12]	; (80024f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024ea:	5ccb      	ldrb	r3, [r1, r3]
 80024ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40021000 	.word	0x40021000
 80024f8:	08003dd0 	.word	0x08003dd0

080024fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002504:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <RCC_Delay+0x34>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a0a      	ldr	r2, [pc, #40]	; (8002534 <RCC_Delay+0x38>)
 800250a:	fba2 2303 	umull	r2, r3, r2, r3
 800250e:	0a5b      	lsrs	r3, r3, #9
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	fb02 f303 	mul.w	r3, r2, r3
 8002516:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002518:	bf00      	nop
  }
  while (Delay --);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	1e5a      	subs	r2, r3, #1
 800251e:	60fa      	str	r2, [r7, #12]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d1f9      	bne.n	8002518 <RCC_Delay+0x1c>
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop
 8002528:	3714      	adds	r7, #20
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr
 8002530:	2000000c 	.word	0x2000000c
 8002534:	10624dd3 	.word	0x10624dd3

08002538 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e042      	b.n	80025d0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d106      	bne.n	8002564 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7fe fdac 	bl	80010bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2224      	movs	r2, #36	; 0x24
 8002568:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68da      	ldr	r2, [r3, #12]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800257a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f000 fd3f 	bl	8003000 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	691a      	ldr	r2, [r3, #16]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002590:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	695a      	ldr	r2, [r3, #20]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68da      	ldr	r2, [r3, #12]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2220      	movs	r2, #32
 80025c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	4613      	mov	r3, r2
 80025e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b20      	cmp	r3, #32
 80025f0:	d121      	bne.n	8002636 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d002      	beq.n	80025fe <HAL_UART_Transmit_IT+0x26>
 80025f8:	88fb      	ldrh	r3, [r7, #6]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e01a      	b.n	8002638 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	68ba      	ldr	r2, [r7, #8]
 8002606:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	88fa      	ldrh	r2, [r7, #6]
 800260c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	88fa      	ldrh	r2, [r7, #6]
 8002612:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2200      	movs	r2, #0
 8002618:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2221      	movs	r2, #33	; 0x21
 800261e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68da      	ldr	r2, [r3, #12]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002630:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002632:	2300      	movs	r3, #0
 8002634:	e000      	b.n	8002638 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8002636:	2302      	movs	r3, #2
  }
}
 8002638:	4618      	mov	r0, r3
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	bc80      	pop	{r7}
 8002640:	4770      	bx	lr

08002642 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b08c      	sub	sp, #48	; 0x30
 8002646:	af00      	add	r7, sp, #0
 8002648:	60f8      	str	r0, [r7, #12]
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	4613      	mov	r3, r2
 800264e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002656:	b2db      	uxtb	r3, r3
 8002658:	2b20      	cmp	r3, #32
 800265a:	d14a      	bne.n	80026f2 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d002      	beq.n	8002668 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8002662:	88fb      	ldrh	r3, [r7, #6]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d101      	bne.n	800266c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e043      	b.n	80026f4 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2201      	movs	r2, #1
 8002670:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2200      	movs	r2, #0
 8002676:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8002678:	88fb      	ldrh	r3, [r7, #6]
 800267a:	461a      	mov	r2, r3
 800267c:	68b9      	ldr	r1, [r7, #8]
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f000 fae9 	bl	8002c56 <UART_Start_Receive_IT>
 8002684:	4603      	mov	r3, r0
 8002686:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800268a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800268e:	2b00      	cmp	r3, #0
 8002690:	d12c      	bne.n	80026ec <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002696:	2b01      	cmp	r3, #1
 8002698:	d125      	bne.n	80026e6 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800269a:	2300      	movs	r3, #0
 800269c:	613b      	str	r3, [r7, #16]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	613b      	str	r3, [r7, #16]
 80026ae:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	330c      	adds	r3, #12
 80026b6:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	e853 3f00 	ldrex	r3, [r3]
 80026be:	617b      	str	r3, [r7, #20]
   return(result);
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	f043 0310 	orr.w	r3, r3, #16
 80026c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	330c      	adds	r3, #12
 80026ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026d0:	627a      	str	r2, [r7, #36]	; 0x24
 80026d2:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026d4:	6a39      	ldr	r1, [r7, #32]
 80026d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026d8:	e841 2300 	strex	r3, r2, [r1]
 80026dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d1e5      	bne.n	80026b0 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 80026e4:	e002      	b.n	80026ec <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80026ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80026f0:	e000      	b.n	80026f4 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80026f2:	2302      	movs	r3, #2
  }
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3730      	adds	r7, #48	; 0x30
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b0ba      	sub	sp, #232	; 0xe8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002722:	2300      	movs	r3, #0
 8002724:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002728:	2300      	movs	r3, #0
 800272a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800272e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002732:	f003 030f 	and.w	r3, r3, #15
 8002736:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800273a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800273e:	2b00      	cmp	r3, #0
 8002740:	d10f      	bne.n	8002762 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002746:	f003 0320 	and.w	r3, r3, #32
 800274a:	2b00      	cmp	r3, #0
 800274c:	d009      	beq.n	8002762 <HAL_UART_IRQHandler+0x66>
 800274e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002752:	f003 0320 	and.w	r3, r3, #32
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 fb91 	bl	8002e82 <UART_Receive_IT>
      return;
 8002760:	e25b      	b.n	8002c1a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002762:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002766:	2b00      	cmp	r3, #0
 8002768:	f000 80de 	beq.w	8002928 <HAL_UART_IRQHandler+0x22c>
 800276c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b00      	cmp	r3, #0
 8002776:	d106      	bne.n	8002786 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002778:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800277c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002780:	2b00      	cmp	r3, #0
 8002782:	f000 80d1 	beq.w	8002928 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00b      	beq.n	80027aa <HAL_UART_IRQHandler+0xae>
 8002792:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279a:	2b00      	cmp	r3, #0
 800279c:	d005      	beq.n	80027aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a2:	f043 0201 	orr.w	r2, r3, #1
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027ae:	f003 0304 	and.w	r3, r3, #4
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00b      	beq.n	80027ce <HAL_UART_IRQHandler+0xd2>
 80027b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d005      	beq.n	80027ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c6:	f043 0202 	orr.w	r2, r3, #2
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00b      	beq.n	80027f2 <HAL_UART_IRQHandler+0xf6>
 80027da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d005      	beq.n	80027f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ea:	f043 0204 	orr.w	r2, r3, #4
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80027f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d011      	beq.n	8002822 <HAL_UART_IRQHandler+0x126>
 80027fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002802:	f003 0320 	and.w	r3, r3, #32
 8002806:	2b00      	cmp	r3, #0
 8002808:	d105      	bne.n	8002816 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800280a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b00      	cmp	r3, #0
 8002814:	d005      	beq.n	8002822 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281a:	f043 0208 	orr.w	r2, r3, #8
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002826:	2b00      	cmp	r3, #0
 8002828:	f000 81f2 	beq.w	8002c10 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800282c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002830:	f003 0320 	and.w	r3, r3, #32
 8002834:	2b00      	cmp	r3, #0
 8002836:	d008      	beq.n	800284a <HAL_UART_IRQHandler+0x14e>
 8002838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800283c:	f003 0320 	and.w	r3, r3, #32
 8002840:	2b00      	cmp	r3, #0
 8002842:	d002      	beq.n	800284a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 fb1c 	bl	8002e82 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002854:	2b00      	cmp	r3, #0
 8002856:	bf14      	ite	ne
 8002858:	2301      	movne	r3, #1
 800285a:	2300      	moveq	r3, #0
 800285c:	b2db      	uxtb	r3, r3
 800285e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002866:	f003 0308 	and.w	r3, r3, #8
 800286a:	2b00      	cmp	r3, #0
 800286c:	d103      	bne.n	8002876 <HAL_UART_IRQHandler+0x17a>
 800286e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002872:	2b00      	cmp	r3, #0
 8002874:	d04f      	beq.n	8002916 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 fa26 	bl	8002cc8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002886:	2b00      	cmp	r3, #0
 8002888:	d041      	beq.n	800290e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	3314      	adds	r3, #20
 8002890:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002894:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002898:	e853 3f00 	ldrex	r3, [r3]
 800289c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80028a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	3314      	adds	r3, #20
 80028b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80028b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80028ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80028c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80028c6:	e841 2300 	strex	r3, r2, [r1]
 80028ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80028ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1d9      	bne.n	800288a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d013      	beq.n	8002906 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028e2:	4a7e      	ldr	r2, [pc, #504]	; (8002adc <HAL_UART_IRQHandler+0x3e0>)
 80028e4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7fe fee0 	bl	80016b0 <HAL_DMA_Abort_IT>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d016      	beq.n	8002924 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002900:	4610      	mov	r0, r2
 8002902:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002904:	e00e      	b.n	8002924 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f99c 	bl	8002c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800290c:	e00a      	b.n	8002924 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f998 	bl	8002c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002914:	e006      	b.n	8002924 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f994 	bl	8002c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002922:	e175      	b.n	8002c10 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002924:	bf00      	nop
    return;
 8002926:	e173      	b.n	8002c10 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292c:	2b01      	cmp	r3, #1
 800292e:	f040 814f 	bne.w	8002bd0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002936:	f003 0310 	and.w	r3, r3, #16
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 8148 	beq.w	8002bd0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002944:	f003 0310 	and.w	r3, r3, #16
 8002948:	2b00      	cmp	r3, #0
 800294a:	f000 8141 	beq.w	8002bd0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800294e:	2300      	movs	r3, #0
 8002950:	60bb      	str	r3, [r7, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	60bb      	str	r3, [r7, #8]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 80b6 	beq.w	8002ae0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002980:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002984:	2b00      	cmp	r3, #0
 8002986:	f000 8145 	beq.w	8002c14 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800298e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002992:	429a      	cmp	r2, r3
 8002994:	f080 813e 	bcs.w	8002c14 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800299e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	2b20      	cmp	r3, #32
 80029a8:	f000 8088 	beq.w	8002abc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	330c      	adds	r3, #12
 80029b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80029ba:	e853 3f00 	ldrex	r3, [r3]
 80029be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80029c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029ca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	330c      	adds	r3, #12
 80029d4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80029d8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80029dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029e0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80029e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80029e8:	e841 2300 	strex	r3, r2, [r1]
 80029ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80029f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d1d9      	bne.n	80029ac <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	3314      	adds	r3, #20
 80029fe:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a02:	e853 3f00 	ldrex	r3, [r3]
 8002a06:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002a08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a0a:	f023 0301 	bic.w	r3, r3, #1
 8002a0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	3314      	adds	r3, #20
 8002a18:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002a1c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002a20:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a22:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002a24:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002a28:	e841 2300 	strex	r3, r2, [r1]
 8002a2c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002a2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1e1      	bne.n	80029f8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	3314      	adds	r3, #20
 8002a3a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a3c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a3e:	e853 3f00 	ldrex	r3, [r3]
 8002a42:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002a44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	3314      	adds	r3, #20
 8002a54:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002a58:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002a5a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a5c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002a5e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a60:	e841 2300 	strex	r3, r2, [r1]
 8002a64:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002a66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d1e3      	bne.n	8002a34 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	330c      	adds	r3, #12
 8002a80:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a84:	e853 3f00 	ldrex	r3, [r3]
 8002a88:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002a8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a8c:	f023 0310 	bic.w	r3, r3, #16
 8002a90:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	330c      	adds	r3, #12
 8002a9a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002a9e:	65ba      	str	r2, [r7, #88]	; 0x58
 8002aa0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002aa4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002aa6:	e841 2300 	strex	r3, r2, [r1]
 8002aaa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002aac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1e3      	bne.n	8002a7a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7fe fdbe 	bl	8001638 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2202      	movs	r2, #2
 8002ac0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f7fe f9e6 	bl	8000ea4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ad8:	e09c      	b.n	8002c14 <HAL_UART_IRQHandler+0x518>
 8002ada:	bf00      	nop
 8002adc:	08002d8d 	.word	0x08002d8d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 808e 	beq.w	8002c18 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002afc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f000 8089 	beq.w	8002c18 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	330c      	adds	r3, #12
 8002b0c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b10:	e853 3f00 	ldrex	r3, [r3]
 8002b14:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b1c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	330c      	adds	r3, #12
 8002b26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002b2a:	647a      	str	r2, [r7, #68]	; 0x44
 8002b2c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b2e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b30:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b32:	e841 2300 	strex	r3, r2, [r1]
 8002b36:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1e3      	bne.n	8002b06 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	3314      	adds	r3, #20
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b48:	e853 3f00 	ldrex	r3, [r3]
 8002b4c:	623b      	str	r3, [r7, #32]
   return(result);
 8002b4e:	6a3b      	ldr	r3, [r7, #32]
 8002b50:	f023 0301 	bic.w	r3, r3, #1
 8002b54:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	3314      	adds	r3, #20
 8002b5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002b62:	633a      	str	r2, [r7, #48]	; 0x30
 8002b64:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b6a:	e841 2300 	strex	r3, r2, [r1]
 8002b6e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1e3      	bne.n	8002b3e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	330c      	adds	r3, #12
 8002b8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	e853 3f00 	ldrex	r3, [r3]
 8002b92:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f023 0310 	bic.w	r3, r3, #16
 8002b9a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	330c      	adds	r3, #12
 8002ba4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002ba8:	61fa      	str	r2, [r7, #28]
 8002baa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bac:	69b9      	ldr	r1, [r7, #24]
 8002bae:	69fa      	ldr	r2, [r7, #28]
 8002bb0:	e841 2300 	strex	r3, r2, [r1]
 8002bb4:	617b      	str	r3, [r7, #20]
   return(result);
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1e3      	bne.n	8002b84 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002bc2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f7fe f96b 	bl	8000ea4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002bce:	e023      	b.n	8002c18 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002bd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d009      	beq.n	8002bf0 <HAL_UART_IRQHandler+0x4f4>
 8002bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002be0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d003      	beq.n	8002bf0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f000 f8e3 	bl	8002db4 <UART_Transmit_IT>
    return;
 8002bee:	e014      	b.n	8002c1a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00e      	beq.n	8002c1a <HAL_UART_IRQHandler+0x51e>
 8002bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d008      	beq.n	8002c1a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f000 f922 	bl	8002e52 <UART_EndTransmit_IT>
    return;
 8002c0e:	e004      	b.n	8002c1a <HAL_UART_IRQHandler+0x51e>
    return;
 8002c10:	bf00      	nop
 8002c12:	e002      	b.n	8002c1a <HAL_UART_IRQHandler+0x51e>
      return;
 8002c14:	bf00      	nop
 8002c16:	e000      	b.n	8002c1a <HAL_UART_IRQHandler+0x51e>
      return;
 8002c18:	bf00      	nop
  }
}
 8002c1a:	37e8      	adds	r7, #232	; 0xe8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c28:	bf00      	nop
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bc80      	pop	{r7}
 8002c30:	4770      	bx	lr

08002c32 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b083      	sub	sp, #12
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002c3a:	bf00      	nop
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bc80      	pop	{r7}
 8002c42:	4770      	bx	lr

08002c44 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bc80      	pop	{r7}
 8002c54:	4770      	bx	lr

08002c56 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c56:	b480      	push	{r7}
 8002c58:	b085      	sub	sp, #20
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	60f8      	str	r0, [r7, #12]
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	4613      	mov	r3, r2
 8002c62:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	88fa      	ldrh	r2, [r7, #6]
 8002c6e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	88fa      	ldrh	r2, [r7, #6]
 8002c74:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2222      	movs	r2, #34	; 0x22
 8002c80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d007      	beq.n	8002c9c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68da      	ldr	r2, [r3, #12]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c9a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	695a      	ldr	r2, [r3, #20]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f042 0201 	orr.w	r2, r2, #1
 8002caa:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68da      	ldr	r2, [r3, #12]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f042 0220 	orr.w	r2, r2, #32
 8002cba:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3714      	adds	r7, #20
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr

08002cc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b095      	sub	sp, #84	; 0x54
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	330c      	adds	r3, #12
 8002cd6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cda:	e853 3f00 	ldrex	r3, [r3]
 8002cde:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ce2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	330c      	adds	r3, #12
 8002cee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cf0:	643a      	str	r2, [r7, #64]	; 0x40
 8002cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002cf6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002cf8:	e841 2300 	strex	r3, r2, [r1]
 8002cfc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1e5      	bne.n	8002cd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	3314      	adds	r3, #20
 8002d0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d0c:	6a3b      	ldr	r3, [r7, #32]
 8002d0e:	e853 3f00 	ldrex	r3, [r3]
 8002d12:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	f023 0301 	bic.w	r3, r3, #1
 8002d1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	3314      	adds	r3, #20
 8002d22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d24:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d2c:	e841 2300 	strex	r3, r2, [r1]
 8002d30:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1e5      	bne.n	8002d04 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d119      	bne.n	8002d74 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	330c      	adds	r3, #12
 8002d46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	e853 3f00 	ldrex	r3, [r3]
 8002d4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	f023 0310 	bic.w	r3, r3, #16
 8002d56:	647b      	str	r3, [r7, #68]	; 0x44
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	330c      	adds	r3, #12
 8002d5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d60:	61ba      	str	r2, [r7, #24]
 8002d62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d64:	6979      	ldr	r1, [r7, #20]
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	e841 2300 	strex	r3, r2, [r1]
 8002d6c:	613b      	str	r3, [r7, #16]
   return(result);
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d1e5      	bne.n	8002d40 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2220      	movs	r2, #32
 8002d78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002d82:	bf00      	nop
 8002d84:	3754      	adds	r7, #84	; 0x54
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f7ff ff4c 	bl	8002c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002dac:	bf00      	nop
 8002dae:	3710      	adds	r7, #16
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b085      	sub	sp, #20
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b21      	cmp	r3, #33	; 0x21
 8002dc6:	d13e      	bne.n	8002e46 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dd0:	d114      	bne.n	8002dfc <UART_Transmit_IT+0x48>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d110      	bne.n	8002dfc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	881b      	ldrh	r3, [r3, #0]
 8002de4:	461a      	mov	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002dee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a1b      	ldr	r3, [r3, #32]
 8002df4:	1c9a      	adds	r2, r3, #2
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	621a      	str	r2, [r3, #32]
 8002dfa:	e008      	b.n	8002e0e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a1b      	ldr	r3, [r3, #32]
 8002e00:	1c59      	adds	r1, r3, #1
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	6211      	str	r1, [r2, #32]
 8002e06:	781a      	ldrb	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	3b01      	subs	r3, #1
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10f      	bne.n	8002e42 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	68da      	ldr	r2, [r3, #12]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e30:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68da      	ldr	r2, [r3, #12]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e40:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002e42:	2300      	movs	r3, #0
 8002e44:	e000      	b.n	8002e48 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002e46:	2302      	movs	r3, #2
  }
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3714      	adds	r7, #20
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bc80      	pop	{r7}
 8002e50:	4770      	bx	lr

08002e52 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b082      	sub	sp, #8
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e68:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2220      	movs	r2, #32
 8002e6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f7ff fed4 	bl	8002c20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b08c      	sub	sp, #48	; 0x30
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b22      	cmp	r3, #34	; 0x22
 8002e94:	f040 80ae 	bne.w	8002ff4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ea0:	d117      	bne.n	8002ed2 <UART_Receive_IT+0x50>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d113      	bne.n	8002ed2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ec4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eca:	1c9a      	adds	r2, r3, #2
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	629a      	str	r2, [r3, #40]	; 0x28
 8002ed0:	e026      	b.n	8002f20 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ee4:	d007      	beq.n	8002ef6 <UART_Receive_IT+0x74>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d10a      	bne.n	8002f04 <UART_Receive_IT+0x82>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d106      	bne.n	8002f04 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	b2da      	uxtb	r2, r3
 8002efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f00:	701a      	strb	r2, [r3, #0]
 8002f02:	e008      	b.n	8002f16 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f10:	b2da      	uxtb	r2, r3
 8002f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f14:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f1a:	1c5a      	adds	r2, r3, #1
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	3b01      	subs	r3, #1
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d15d      	bne.n	8002ff0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68da      	ldr	r2, [r3, #12]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 0220 	bic.w	r2, r2, #32
 8002f42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68da      	ldr	r2, [r3, #12]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	695a      	ldr	r2, [r3, #20]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 0201 	bic.w	r2, r2, #1
 8002f62:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2220      	movs	r2, #32
 8002f68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d135      	bne.n	8002fe6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	330c      	adds	r3, #12
 8002f86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	e853 3f00 	ldrex	r3, [r3]
 8002f8e:	613b      	str	r3, [r7, #16]
   return(result);
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	f023 0310 	bic.w	r3, r3, #16
 8002f96:	627b      	str	r3, [r7, #36]	; 0x24
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	330c      	adds	r3, #12
 8002f9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fa0:	623a      	str	r2, [r7, #32]
 8002fa2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa4:	69f9      	ldr	r1, [r7, #28]
 8002fa6:	6a3a      	ldr	r2, [r7, #32]
 8002fa8:	e841 2300 	strex	r3, r2, [r1]
 8002fac:	61bb      	str	r3, [r7, #24]
   return(result);
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1e5      	bne.n	8002f80 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0310 	and.w	r3, r3, #16
 8002fbe:	2b10      	cmp	r3, #16
 8002fc0:	d10a      	bne.n	8002fd8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	60fb      	str	r3, [r7, #12]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	60fb      	str	r3, [r7, #12]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	60fb      	str	r3, [r7, #12]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002fdc:	4619      	mov	r1, r3
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f7fd ff60 	bl	8000ea4 <HAL_UARTEx_RxEventCallback>
 8002fe4:	e002      	b.n	8002fec <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7ff fe23 	bl	8002c32 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002fec:	2300      	movs	r3, #0
 8002fee:	e002      	b.n	8002ff6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	e000      	b.n	8002ff6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002ff4:	2302      	movs	r3, #2
  }
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3730      	adds	r7, #48	; 0x30
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
	...

08003000 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	689a      	ldr	r2, [r3, #8]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	431a      	orrs	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	4313      	orrs	r3, r2
 800302e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800303a:	f023 030c 	bic.w	r3, r3, #12
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	6812      	ldr	r2, [r2, #0]
 8003042:	68b9      	ldr	r1, [r7, #8]
 8003044:	430b      	orrs	r3, r1
 8003046:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	699a      	ldr	r2, [r3, #24]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	430a      	orrs	r2, r1
 800305c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a2c      	ldr	r2, [pc, #176]	; (8003114 <UART_SetConfig+0x114>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d103      	bne.n	8003070 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003068:	f7ff fa34 	bl	80024d4 <HAL_RCC_GetPCLK2Freq>
 800306c:	60f8      	str	r0, [r7, #12]
 800306e:	e002      	b.n	8003076 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003070:	f7ff fa1c 	bl	80024ac <HAL_RCC_GetPCLK1Freq>
 8003074:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	4613      	mov	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	4413      	add	r3, r2
 800307e:	009a      	lsls	r2, r3, #2
 8003080:	441a      	add	r2, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	fbb2 f3f3 	udiv	r3, r2, r3
 800308c:	4a22      	ldr	r2, [pc, #136]	; (8003118 <UART_SetConfig+0x118>)
 800308e:	fba2 2303 	umull	r2, r3, r2, r3
 8003092:	095b      	lsrs	r3, r3, #5
 8003094:	0119      	lsls	r1, r3, #4
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	4613      	mov	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	4413      	add	r3, r2
 800309e:	009a      	lsls	r2, r3, #2
 80030a0:	441a      	add	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80030ac:	4b1a      	ldr	r3, [pc, #104]	; (8003118 <UART_SetConfig+0x118>)
 80030ae:	fba3 0302 	umull	r0, r3, r3, r2
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	2064      	movs	r0, #100	; 0x64
 80030b6:	fb00 f303 	mul.w	r3, r0, r3
 80030ba:	1ad3      	subs	r3, r2, r3
 80030bc:	011b      	lsls	r3, r3, #4
 80030be:	3332      	adds	r3, #50	; 0x32
 80030c0:	4a15      	ldr	r2, [pc, #84]	; (8003118 <UART_SetConfig+0x118>)
 80030c2:	fba2 2303 	umull	r2, r3, r2, r3
 80030c6:	095b      	lsrs	r3, r3, #5
 80030c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030cc:	4419      	add	r1, r3
 80030ce:	68fa      	ldr	r2, [r7, #12]
 80030d0:	4613      	mov	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	009a      	lsls	r2, r3, #2
 80030d8:	441a      	add	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80030e4:	4b0c      	ldr	r3, [pc, #48]	; (8003118 <UART_SetConfig+0x118>)
 80030e6:	fba3 0302 	umull	r0, r3, r3, r2
 80030ea:	095b      	lsrs	r3, r3, #5
 80030ec:	2064      	movs	r0, #100	; 0x64
 80030ee:	fb00 f303 	mul.w	r3, r0, r3
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	011b      	lsls	r3, r3, #4
 80030f6:	3332      	adds	r3, #50	; 0x32
 80030f8:	4a07      	ldr	r2, [pc, #28]	; (8003118 <UART_SetConfig+0x118>)
 80030fa:	fba2 2303 	umull	r2, r3, r2, r3
 80030fe:	095b      	lsrs	r3, r3, #5
 8003100:	f003 020f 	and.w	r2, r3, #15
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	440a      	add	r2, r1
 800310a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800310c:	bf00      	nop
 800310e:	3710      	adds	r7, #16
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	40013800 	.word	0x40013800
 8003118:	51eb851f 	.word	0x51eb851f

0800311c <siscanf>:
 800311c:	b40e      	push	{r1, r2, r3}
 800311e:	f44f 7201 	mov.w	r2, #516	; 0x204
 8003122:	b530      	push	{r4, r5, lr}
 8003124:	b09c      	sub	sp, #112	; 0x70
 8003126:	ac1f      	add	r4, sp, #124	; 0x7c
 8003128:	f854 5b04 	ldr.w	r5, [r4], #4
 800312c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8003130:	9002      	str	r0, [sp, #8]
 8003132:	9006      	str	r0, [sp, #24]
 8003134:	f7fd f80a 	bl	800014c <strlen>
 8003138:	4b0b      	ldr	r3, [pc, #44]	; (8003168 <siscanf+0x4c>)
 800313a:	9003      	str	r0, [sp, #12]
 800313c:	930b      	str	r3, [sp, #44]	; 0x2c
 800313e:	2300      	movs	r3, #0
 8003140:	930f      	str	r3, [sp, #60]	; 0x3c
 8003142:	9314      	str	r3, [sp, #80]	; 0x50
 8003144:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003148:	9007      	str	r0, [sp, #28]
 800314a:	4808      	ldr	r0, [pc, #32]	; (800316c <siscanf+0x50>)
 800314c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003150:	462a      	mov	r2, r5
 8003152:	4623      	mov	r3, r4
 8003154:	a902      	add	r1, sp, #8
 8003156:	6800      	ldr	r0, [r0, #0]
 8003158:	9401      	str	r4, [sp, #4]
 800315a:	f000 f98d 	bl	8003478 <__ssvfiscanf_r>
 800315e:	b01c      	add	sp, #112	; 0x70
 8003160:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003164:	b003      	add	sp, #12
 8003166:	4770      	bx	lr
 8003168:	08003171 	.word	0x08003171
 800316c:	20000064 	.word	0x20000064

08003170 <__seofread>:
 8003170:	2000      	movs	r0, #0
 8003172:	4770      	bx	lr

08003174 <memset>:
 8003174:	4603      	mov	r3, r0
 8003176:	4402      	add	r2, r0
 8003178:	4293      	cmp	r3, r2
 800317a:	d100      	bne.n	800317e <memset+0xa>
 800317c:	4770      	bx	lr
 800317e:	f803 1b01 	strb.w	r1, [r3], #1
 8003182:	e7f9      	b.n	8003178 <memset+0x4>

08003184 <__errno>:
 8003184:	4b01      	ldr	r3, [pc, #4]	; (800318c <__errno+0x8>)
 8003186:	6818      	ldr	r0, [r3, #0]
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	20000064 	.word	0x20000064

08003190 <__libc_init_array>:
 8003190:	b570      	push	{r4, r5, r6, lr}
 8003192:	2600      	movs	r6, #0
 8003194:	4d0c      	ldr	r5, [pc, #48]	; (80031c8 <__libc_init_array+0x38>)
 8003196:	4c0d      	ldr	r4, [pc, #52]	; (80031cc <__libc_init_array+0x3c>)
 8003198:	1b64      	subs	r4, r4, r5
 800319a:	10a4      	asrs	r4, r4, #2
 800319c:	42a6      	cmp	r6, r4
 800319e:	d109      	bne.n	80031b4 <__libc_init_array+0x24>
 80031a0:	f000 fdf8 	bl	8003d94 <_init>
 80031a4:	2600      	movs	r6, #0
 80031a6:	4d0a      	ldr	r5, [pc, #40]	; (80031d0 <__libc_init_array+0x40>)
 80031a8:	4c0a      	ldr	r4, [pc, #40]	; (80031d4 <__libc_init_array+0x44>)
 80031aa:	1b64      	subs	r4, r4, r5
 80031ac:	10a4      	asrs	r4, r4, #2
 80031ae:	42a6      	cmp	r6, r4
 80031b0:	d105      	bne.n	80031be <__libc_init_array+0x2e>
 80031b2:	bd70      	pop	{r4, r5, r6, pc}
 80031b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80031b8:	4798      	blx	r3
 80031ba:	3601      	adds	r6, #1
 80031bc:	e7ee      	b.n	800319c <__libc_init_array+0xc>
 80031be:	f855 3b04 	ldr.w	r3, [r5], #4
 80031c2:	4798      	blx	r3
 80031c4:	3601      	adds	r6, #1
 80031c6:	e7f2      	b.n	80031ae <__libc_init_array+0x1e>
 80031c8:	08003f0c 	.word	0x08003f0c
 80031cc:	08003f0c 	.word	0x08003f0c
 80031d0:	08003f0c 	.word	0x08003f0c
 80031d4:	08003f10 	.word	0x08003f10

080031d8 <__retarget_lock_acquire_recursive>:
 80031d8:	4770      	bx	lr

080031da <__retarget_lock_release_recursive>:
 80031da:	4770      	bx	lr

080031dc <_free_r>:
 80031dc:	b538      	push	{r3, r4, r5, lr}
 80031de:	4605      	mov	r5, r0
 80031e0:	2900      	cmp	r1, #0
 80031e2:	d040      	beq.n	8003266 <_free_r+0x8a>
 80031e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031e8:	1f0c      	subs	r4, r1, #4
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	bfb8      	it	lt
 80031ee:	18e4      	addlt	r4, r4, r3
 80031f0:	f000 f8dc 	bl	80033ac <__malloc_lock>
 80031f4:	4a1c      	ldr	r2, [pc, #112]	; (8003268 <_free_r+0x8c>)
 80031f6:	6813      	ldr	r3, [r2, #0]
 80031f8:	b933      	cbnz	r3, 8003208 <_free_r+0x2c>
 80031fa:	6063      	str	r3, [r4, #4]
 80031fc:	6014      	str	r4, [r2, #0]
 80031fe:	4628      	mov	r0, r5
 8003200:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003204:	f000 b8d8 	b.w	80033b8 <__malloc_unlock>
 8003208:	42a3      	cmp	r3, r4
 800320a:	d908      	bls.n	800321e <_free_r+0x42>
 800320c:	6820      	ldr	r0, [r4, #0]
 800320e:	1821      	adds	r1, r4, r0
 8003210:	428b      	cmp	r3, r1
 8003212:	bf01      	itttt	eq
 8003214:	6819      	ldreq	r1, [r3, #0]
 8003216:	685b      	ldreq	r3, [r3, #4]
 8003218:	1809      	addeq	r1, r1, r0
 800321a:	6021      	streq	r1, [r4, #0]
 800321c:	e7ed      	b.n	80031fa <_free_r+0x1e>
 800321e:	461a      	mov	r2, r3
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	b10b      	cbz	r3, 8003228 <_free_r+0x4c>
 8003224:	42a3      	cmp	r3, r4
 8003226:	d9fa      	bls.n	800321e <_free_r+0x42>
 8003228:	6811      	ldr	r1, [r2, #0]
 800322a:	1850      	adds	r0, r2, r1
 800322c:	42a0      	cmp	r0, r4
 800322e:	d10b      	bne.n	8003248 <_free_r+0x6c>
 8003230:	6820      	ldr	r0, [r4, #0]
 8003232:	4401      	add	r1, r0
 8003234:	1850      	adds	r0, r2, r1
 8003236:	4283      	cmp	r3, r0
 8003238:	6011      	str	r1, [r2, #0]
 800323a:	d1e0      	bne.n	80031fe <_free_r+0x22>
 800323c:	6818      	ldr	r0, [r3, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	4408      	add	r0, r1
 8003242:	6010      	str	r0, [r2, #0]
 8003244:	6053      	str	r3, [r2, #4]
 8003246:	e7da      	b.n	80031fe <_free_r+0x22>
 8003248:	d902      	bls.n	8003250 <_free_r+0x74>
 800324a:	230c      	movs	r3, #12
 800324c:	602b      	str	r3, [r5, #0]
 800324e:	e7d6      	b.n	80031fe <_free_r+0x22>
 8003250:	6820      	ldr	r0, [r4, #0]
 8003252:	1821      	adds	r1, r4, r0
 8003254:	428b      	cmp	r3, r1
 8003256:	bf01      	itttt	eq
 8003258:	6819      	ldreq	r1, [r3, #0]
 800325a:	685b      	ldreq	r3, [r3, #4]
 800325c:	1809      	addeq	r1, r1, r0
 800325e:	6021      	streq	r1, [r4, #0]
 8003260:	6063      	str	r3, [r4, #4]
 8003262:	6054      	str	r4, [r2, #4]
 8003264:	e7cb      	b.n	80031fe <_free_r+0x22>
 8003266:	bd38      	pop	{r3, r4, r5, pc}
 8003268:	200002b0 	.word	0x200002b0

0800326c <sbrk_aligned>:
 800326c:	b570      	push	{r4, r5, r6, lr}
 800326e:	4e0e      	ldr	r6, [pc, #56]	; (80032a8 <sbrk_aligned+0x3c>)
 8003270:	460c      	mov	r4, r1
 8003272:	6831      	ldr	r1, [r6, #0]
 8003274:	4605      	mov	r5, r0
 8003276:	b911      	cbnz	r1, 800327e <sbrk_aligned+0x12>
 8003278:	f000 fc34 	bl	8003ae4 <_sbrk_r>
 800327c:	6030      	str	r0, [r6, #0]
 800327e:	4621      	mov	r1, r4
 8003280:	4628      	mov	r0, r5
 8003282:	f000 fc2f 	bl	8003ae4 <_sbrk_r>
 8003286:	1c43      	adds	r3, r0, #1
 8003288:	d00a      	beq.n	80032a0 <sbrk_aligned+0x34>
 800328a:	1cc4      	adds	r4, r0, #3
 800328c:	f024 0403 	bic.w	r4, r4, #3
 8003290:	42a0      	cmp	r0, r4
 8003292:	d007      	beq.n	80032a4 <sbrk_aligned+0x38>
 8003294:	1a21      	subs	r1, r4, r0
 8003296:	4628      	mov	r0, r5
 8003298:	f000 fc24 	bl	8003ae4 <_sbrk_r>
 800329c:	3001      	adds	r0, #1
 800329e:	d101      	bne.n	80032a4 <sbrk_aligned+0x38>
 80032a0:	f04f 34ff 	mov.w	r4, #4294967295
 80032a4:	4620      	mov	r0, r4
 80032a6:	bd70      	pop	{r4, r5, r6, pc}
 80032a8:	200002b4 	.word	0x200002b4

080032ac <_malloc_r>:
 80032ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032b0:	1ccd      	adds	r5, r1, #3
 80032b2:	f025 0503 	bic.w	r5, r5, #3
 80032b6:	3508      	adds	r5, #8
 80032b8:	2d0c      	cmp	r5, #12
 80032ba:	bf38      	it	cc
 80032bc:	250c      	movcc	r5, #12
 80032be:	2d00      	cmp	r5, #0
 80032c0:	4607      	mov	r7, r0
 80032c2:	db01      	blt.n	80032c8 <_malloc_r+0x1c>
 80032c4:	42a9      	cmp	r1, r5
 80032c6:	d905      	bls.n	80032d4 <_malloc_r+0x28>
 80032c8:	230c      	movs	r3, #12
 80032ca:	2600      	movs	r6, #0
 80032cc:	603b      	str	r3, [r7, #0]
 80032ce:	4630      	mov	r0, r6
 80032d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032d4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80033a8 <_malloc_r+0xfc>
 80032d8:	f000 f868 	bl	80033ac <__malloc_lock>
 80032dc:	f8d8 3000 	ldr.w	r3, [r8]
 80032e0:	461c      	mov	r4, r3
 80032e2:	bb5c      	cbnz	r4, 800333c <_malloc_r+0x90>
 80032e4:	4629      	mov	r1, r5
 80032e6:	4638      	mov	r0, r7
 80032e8:	f7ff ffc0 	bl	800326c <sbrk_aligned>
 80032ec:	1c43      	adds	r3, r0, #1
 80032ee:	4604      	mov	r4, r0
 80032f0:	d155      	bne.n	800339e <_malloc_r+0xf2>
 80032f2:	f8d8 4000 	ldr.w	r4, [r8]
 80032f6:	4626      	mov	r6, r4
 80032f8:	2e00      	cmp	r6, #0
 80032fa:	d145      	bne.n	8003388 <_malloc_r+0xdc>
 80032fc:	2c00      	cmp	r4, #0
 80032fe:	d048      	beq.n	8003392 <_malloc_r+0xe6>
 8003300:	6823      	ldr	r3, [r4, #0]
 8003302:	4631      	mov	r1, r6
 8003304:	4638      	mov	r0, r7
 8003306:	eb04 0903 	add.w	r9, r4, r3
 800330a:	f000 fbeb 	bl	8003ae4 <_sbrk_r>
 800330e:	4581      	cmp	r9, r0
 8003310:	d13f      	bne.n	8003392 <_malloc_r+0xe6>
 8003312:	6821      	ldr	r1, [r4, #0]
 8003314:	4638      	mov	r0, r7
 8003316:	1a6d      	subs	r5, r5, r1
 8003318:	4629      	mov	r1, r5
 800331a:	f7ff ffa7 	bl	800326c <sbrk_aligned>
 800331e:	3001      	adds	r0, #1
 8003320:	d037      	beq.n	8003392 <_malloc_r+0xe6>
 8003322:	6823      	ldr	r3, [r4, #0]
 8003324:	442b      	add	r3, r5
 8003326:	6023      	str	r3, [r4, #0]
 8003328:	f8d8 3000 	ldr.w	r3, [r8]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d038      	beq.n	80033a2 <_malloc_r+0xf6>
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	42a2      	cmp	r2, r4
 8003334:	d12b      	bne.n	800338e <_malloc_r+0xe2>
 8003336:	2200      	movs	r2, #0
 8003338:	605a      	str	r2, [r3, #4]
 800333a:	e00f      	b.n	800335c <_malloc_r+0xb0>
 800333c:	6822      	ldr	r2, [r4, #0]
 800333e:	1b52      	subs	r2, r2, r5
 8003340:	d41f      	bmi.n	8003382 <_malloc_r+0xd6>
 8003342:	2a0b      	cmp	r2, #11
 8003344:	d917      	bls.n	8003376 <_malloc_r+0xca>
 8003346:	1961      	adds	r1, r4, r5
 8003348:	42a3      	cmp	r3, r4
 800334a:	6025      	str	r5, [r4, #0]
 800334c:	bf18      	it	ne
 800334e:	6059      	strne	r1, [r3, #4]
 8003350:	6863      	ldr	r3, [r4, #4]
 8003352:	bf08      	it	eq
 8003354:	f8c8 1000 	streq.w	r1, [r8]
 8003358:	5162      	str	r2, [r4, r5]
 800335a:	604b      	str	r3, [r1, #4]
 800335c:	4638      	mov	r0, r7
 800335e:	f104 060b 	add.w	r6, r4, #11
 8003362:	f000 f829 	bl	80033b8 <__malloc_unlock>
 8003366:	f026 0607 	bic.w	r6, r6, #7
 800336a:	1d23      	adds	r3, r4, #4
 800336c:	1af2      	subs	r2, r6, r3
 800336e:	d0ae      	beq.n	80032ce <_malloc_r+0x22>
 8003370:	1b9b      	subs	r3, r3, r6
 8003372:	50a3      	str	r3, [r4, r2]
 8003374:	e7ab      	b.n	80032ce <_malloc_r+0x22>
 8003376:	42a3      	cmp	r3, r4
 8003378:	6862      	ldr	r2, [r4, #4]
 800337a:	d1dd      	bne.n	8003338 <_malloc_r+0x8c>
 800337c:	f8c8 2000 	str.w	r2, [r8]
 8003380:	e7ec      	b.n	800335c <_malloc_r+0xb0>
 8003382:	4623      	mov	r3, r4
 8003384:	6864      	ldr	r4, [r4, #4]
 8003386:	e7ac      	b.n	80032e2 <_malloc_r+0x36>
 8003388:	4634      	mov	r4, r6
 800338a:	6876      	ldr	r6, [r6, #4]
 800338c:	e7b4      	b.n	80032f8 <_malloc_r+0x4c>
 800338e:	4613      	mov	r3, r2
 8003390:	e7cc      	b.n	800332c <_malloc_r+0x80>
 8003392:	230c      	movs	r3, #12
 8003394:	4638      	mov	r0, r7
 8003396:	603b      	str	r3, [r7, #0]
 8003398:	f000 f80e 	bl	80033b8 <__malloc_unlock>
 800339c:	e797      	b.n	80032ce <_malloc_r+0x22>
 800339e:	6025      	str	r5, [r4, #0]
 80033a0:	e7dc      	b.n	800335c <_malloc_r+0xb0>
 80033a2:	605b      	str	r3, [r3, #4]
 80033a4:	deff      	udf	#255	; 0xff
 80033a6:	bf00      	nop
 80033a8:	200002b0 	.word	0x200002b0

080033ac <__malloc_lock>:
 80033ac:	4801      	ldr	r0, [pc, #4]	; (80033b4 <__malloc_lock+0x8>)
 80033ae:	f7ff bf13 	b.w	80031d8 <__retarget_lock_acquire_recursive>
 80033b2:	bf00      	nop
 80033b4:	200002ac 	.word	0x200002ac

080033b8 <__malloc_unlock>:
 80033b8:	4801      	ldr	r0, [pc, #4]	; (80033c0 <__malloc_unlock+0x8>)
 80033ba:	f7ff bf0e 	b.w	80031da <__retarget_lock_release_recursive>
 80033be:	bf00      	nop
 80033c0:	200002ac 	.word	0x200002ac

080033c4 <_sungetc_r>:
 80033c4:	b538      	push	{r3, r4, r5, lr}
 80033c6:	1c4b      	adds	r3, r1, #1
 80033c8:	4614      	mov	r4, r2
 80033ca:	d103      	bne.n	80033d4 <_sungetc_r+0x10>
 80033cc:	f04f 35ff 	mov.w	r5, #4294967295
 80033d0:	4628      	mov	r0, r5
 80033d2:	bd38      	pop	{r3, r4, r5, pc}
 80033d4:	8993      	ldrh	r3, [r2, #12]
 80033d6:	b2cd      	uxtb	r5, r1
 80033d8:	f023 0320 	bic.w	r3, r3, #32
 80033dc:	8193      	strh	r3, [r2, #12]
 80033de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80033e0:	6852      	ldr	r2, [r2, #4]
 80033e2:	b18b      	cbz	r3, 8003408 <_sungetc_r+0x44>
 80033e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033e6:	4293      	cmp	r3, r2
 80033e8:	dd08      	ble.n	80033fc <_sungetc_r+0x38>
 80033ea:	6823      	ldr	r3, [r4, #0]
 80033ec:	1e5a      	subs	r2, r3, #1
 80033ee:	6022      	str	r2, [r4, #0]
 80033f0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80033f4:	6863      	ldr	r3, [r4, #4]
 80033f6:	3301      	adds	r3, #1
 80033f8:	6063      	str	r3, [r4, #4]
 80033fa:	e7e9      	b.n	80033d0 <_sungetc_r+0xc>
 80033fc:	4621      	mov	r1, r4
 80033fe:	f000 fb38 	bl	8003a72 <__submore>
 8003402:	2800      	cmp	r0, #0
 8003404:	d0f1      	beq.n	80033ea <_sungetc_r+0x26>
 8003406:	e7e1      	b.n	80033cc <_sungetc_r+0x8>
 8003408:	6921      	ldr	r1, [r4, #16]
 800340a:	6823      	ldr	r3, [r4, #0]
 800340c:	b151      	cbz	r1, 8003424 <_sungetc_r+0x60>
 800340e:	4299      	cmp	r1, r3
 8003410:	d208      	bcs.n	8003424 <_sungetc_r+0x60>
 8003412:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8003416:	42a9      	cmp	r1, r5
 8003418:	d104      	bne.n	8003424 <_sungetc_r+0x60>
 800341a:	3b01      	subs	r3, #1
 800341c:	3201      	adds	r2, #1
 800341e:	6023      	str	r3, [r4, #0]
 8003420:	6062      	str	r2, [r4, #4]
 8003422:	e7d5      	b.n	80033d0 <_sungetc_r+0xc>
 8003424:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8003428:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800342c:	6363      	str	r3, [r4, #52]	; 0x34
 800342e:	2303      	movs	r3, #3
 8003430:	63a3      	str	r3, [r4, #56]	; 0x38
 8003432:	4623      	mov	r3, r4
 8003434:	f803 5f46 	strb.w	r5, [r3, #70]!
 8003438:	6023      	str	r3, [r4, #0]
 800343a:	2301      	movs	r3, #1
 800343c:	e7dc      	b.n	80033f8 <_sungetc_r+0x34>

0800343e <__ssrefill_r>:
 800343e:	b510      	push	{r4, lr}
 8003440:	460c      	mov	r4, r1
 8003442:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003444:	b169      	cbz	r1, 8003462 <__ssrefill_r+0x24>
 8003446:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800344a:	4299      	cmp	r1, r3
 800344c:	d001      	beq.n	8003452 <__ssrefill_r+0x14>
 800344e:	f7ff fec5 	bl	80031dc <_free_r>
 8003452:	2000      	movs	r0, #0
 8003454:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003456:	6360      	str	r0, [r4, #52]	; 0x34
 8003458:	6063      	str	r3, [r4, #4]
 800345a:	b113      	cbz	r3, 8003462 <__ssrefill_r+0x24>
 800345c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800345e:	6023      	str	r3, [r4, #0]
 8003460:	bd10      	pop	{r4, pc}
 8003462:	6923      	ldr	r3, [r4, #16]
 8003464:	f04f 30ff 	mov.w	r0, #4294967295
 8003468:	6023      	str	r3, [r4, #0]
 800346a:	2300      	movs	r3, #0
 800346c:	6063      	str	r3, [r4, #4]
 800346e:	89a3      	ldrh	r3, [r4, #12]
 8003470:	f043 0320 	orr.w	r3, r3, #32
 8003474:	81a3      	strh	r3, [r4, #12]
 8003476:	e7f3      	b.n	8003460 <__ssrefill_r+0x22>

08003478 <__ssvfiscanf_r>:
 8003478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800347c:	460c      	mov	r4, r1
 800347e:	2100      	movs	r1, #0
 8003480:	4606      	mov	r6, r0
 8003482:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8003486:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800348a:	49a6      	ldr	r1, [pc, #664]	; (8003724 <__ssvfiscanf_r+0x2ac>)
 800348c:	f10d 0804 	add.w	r8, sp, #4
 8003490:	91a0      	str	r1, [sp, #640]	; 0x280
 8003492:	49a5      	ldr	r1, [pc, #660]	; (8003728 <__ssvfiscanf_r+0x2b0>)
 8003494:	4fa5      	ldr	r7, [pc, #660]	; (800372c <__ssvfiscanf_r+0x2b4>)
 8003496:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8003730 <__ssvfiscanf_r+0x2b8>
 800349a:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800349e:	91a1      	str	r1, [sp, #644]	; 0x284
 80034a0:	9300      	str	r3, [sp, #0]
 80034a2:	7813      	ldrb	r3, [r2, #0]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	f000 815a 	beq.w	800375e <__ssvfiscanf_r+0x2e6>
 80034aa:	5cf9      	ldrb	r1, [r7, r3]
 80034ac:	1c55      	adds	r5, r2, #1
 80034ae:	f011 0108 	ands.w	r1, r1, #8
 80034b2:	d019      	beq.n	80034e8 <__ssvfiscanf_r+0x70>
 80034b4:	6863      	ldr	r3, [r4, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	dd0f      	ble.n	80034da <__ssvfiscanf_r+0x62>
 80034ba:	6823      	ldr	r3, [r4, #0]
 80034bc:	781a      	ldrb	r2, [r3, #0]
 80034be:	5cba      	ldrb	r2, [r7, r2]
 80034c0:	0712      	lsls	r2, r2, #28
 80034c2:	d401      	bmi.n	80034c8 <__ssvfiscanf_r+0x50>
 80034c4:	462a      	mov	r2, r5
 80034c6:	e7ec      	b.n	80034a2 <__ssvfiscanf_r+0x2a>
 80034c8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80034ca:	3301      	adds	r3, #1
 80034cc:	3201      	adds	r2, #1
 80034ce:	9245      	str	r2, [sp, #276]	; 0x114
 80034d0:	6862      	ldr	r2, [r4, #4]
 80034d2:	6023      	str	r3, [r4, #0]
 80034d4:	3a01      	subs	r2, #1
 80034d6:	6062      	str	r2, [r4, #4]
 80034d8:	e7ec      	b.n	80034b4 <__ssvfiscanf_r+0x3c>
 80034da:	4621      	mov	r1, r4
 80034dc:	4630      	mov	r0, r6
 80034de:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80034e0:	4798      	blx	r3
 80034e2:	2800      	cmp	r0, #0
 80034e4:	d0e9      	beq.n	80034ba <__ssvfiscanf_r+0x42>
 80034e6:	e7ed      	b.n	80034c4 <__ssvfiscanf_r+0x4c>
 80034e8:	2b25      	cmp	r3, #37	; 0x25
 80034ea:	d012      	beq.n	8003512 <__ssvfiscanf_r+0x9a>
 80034ec:	469a      	mov	sl, r3
 80034ee:	6863      	ldr	r3, [r4, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f340 8092 	ble.w	800361a <__ssvfiscanf_r+0x1a2>
 80034f6:	6822      	ldr	r2, [r4, #0]
 80034f8:	7813      	ldrb	r3, [r2, #0]
 80034fa:	4553      	cmp	r3, sl
 80034fc:	f040 812f 	bne.w	800375e <__ssvfiscanf_r+0x2e6>
 8003500:	6863      	ldr	r3, [r4, #4]
 8003502:	3201      	adds	r2, #1
 8003504:	3b01      	subs	r3, #1
 8003506:	6063      	str	r3, [r4, #4]
 8003508:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800350a:	6022      	str	r2, [r4, #0]
 800350c:	3301      	adds	r3, #1
 800350e:	9345      	str	r3, [sp, #276]	; 0x114
 8003510:	e7d8      	b.n	80034c4 <__ssvfiscanf_r+0x4c>
 8003512:	9141      	str	r1, [sp, #260]	; 0x104
 8003514:	9143      	str	r1, [sp, #268]	; 0x10c
 8003516:	7853      	ldrb	r3, [r2, #1]
 8003518:	2b2a      	cmp	r3, #42	; 0x2a
 800351a:	bf04      	itt	eq
 800351c:	2310      	moveq	r3, #16
 800351e:	1c95      	addeq	r5, r2, #2
 8003520:	f04f 020a 	mov.w	r2, #10
 8003524:	bf08      	it	eq
 8003526:	9341      	streq	r3, [sp, #260]	; 0x104
 8003528:	46aa      	mov	sl, r5
 800352a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800352e:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8003532:	2b09      	cmp	r3, #9
 8003534:	d91c      	bls.n	8003570 <__ssvfiscanf_r+0xf8>
 8003536:	2203      	movs	r2, #3
 8003538:	487d      	ldr	r0, [pc, #500]	; (8003730 <__ssvfiscanf_r+0x2b8>)
 800353a:	f000 fae3 	bl	8003b04 <memchr>
 800353e:	b138      	cbz	r0, 8003550 <__ssvfiscanf_r+0xd8>
 8003540:	2301      	movs	r3, #1
 8003542:	4655      	mov	r5, sl
 8003544:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003546:	eba0 0009 	sub.w	r0, r0, r9
 800354a:	4083      	lsls	r3, r0
 800354c:	4313      	orrs	r3, r2
 800354e:	9341      	str	r3, [sp, #260]	; 0x104
 8003550:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003554:	2b78      	cmp	r3, #120	; 0x78
 8003556:	d806      	bhi.n	8003566 <__ssvfiscanf_r+0xee>
 8003558:	2b57      	cmp	r3, #87	; 0x57
 800355a:	d810      	bhi.n	800357e <__ssvfiscanf_r+0x106>
 800355c:	2b25      	cmp	r3, #37	; 0x25
 800355e:	d0c5      	beq.n	80034ec <__ssvfiscanf_r+0x74>
 8003560:	d856      	bhi.n	8003610 <__ssvfiscanf_r+0x198>
 8003562:	2b00      	cmp	r3, #0
 8003564:	d064      	beq.n	8003630 <__ssvfiscanf_r+0x1b8>
 8003566:	2303      	movs	r3, #3
 8003568:	9347      	str	r3, [sp, #284]	; 0x11c
 800356a:	230a      	movs	r3, #10
 800356c:	9342      	str	r3, [sp, #264]	; 0x108
 800356e:	e075      	b.n	800365c <__ssvfiscanf_r+0x1e4>
 8003570:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8003572:	4655      	mov	r5, sl
 8003574:	fb02 1103 	mla	r1, r2, r3, r1
 8003578:	3930      	subs	r1, #48	; 0x30
 800357a:	9143      	str	r1, [sp, #268]	; 0x10c
 800357c:	e7d4      	b.n	8003528 <__ssvfiscanf_r+0xb0>
 800357e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8003582:	2a20      	cmp	r2, #32
 8003584:	d8ef      	bhi.n	8003566 <__ssvfiscanf_r+0xee>
 8003586:	a101      	add	r1, pc, #4	; (adr r1, 800358c <__ssvfiscanf_r+0x114>)
 8003588:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800358c:	0800363f 	.word	0x0800363f
 8003590:	08003567 	.word	0x08003567
 8003594:	08003567 	.word	0x08003567
 8003598:	0800369d 	.word	0x0800369d
 800359c:	08003567 	.word	0x08003567
 80035a0:	08003567 	.word	0x08003567
 80035a4:	08003567 	.word	0x08003567
 80035a8:	08003567 	.word	0x08003567
 80035ac:	08003567 	.word	0x08003567
 80035b0:	08003567 	.word	0x08003567
 80035b4:	08003567 	.word	0x08003567
 80035b8:	080036b3 	.word	0x080036b3
 80035bc:	08003699 	.word	0x08003699
 80035c0:	08003617 	.word	0x08003617
 80035c4:	08003617 	.word	0x08003617
 80035c8:	08003617 	.word	0x08003617
 80035cc:	08003567 	.word	0x08003567
 80035d0:	08003655 	.word	0x08003655
 80035d4:	08003567 	.word	0x08003567
 80035d8:	08003567 	.word	0x08003567
 80035dc:	08003567 	.word	0x08003567
 80035e0:	08003567 	.word	0x08003567
 80035e4:	080036c3 	.word	0x080036c3
 80035e8:	08003691 	.word	0x08003691
 80035ec:	08003637 	.word	0x08003637
 80035f0:	08003567 	.word	0x08003567
 80035f4:	08003567 	.word	0x08003567
 80035f8:	080036bf 	.word	0x080036bf
 80035fc:	08003567 	.word	0x08003567
 8003600:	08003699 	.word	0x08003699
 8003604:	08003567 	.word	0x08003567
 8003608:	08003567 	.word	0x08003567
 800360c:	0800363f 	.word	0x0800363f
 8003610:	3b45      	subs	r3, #69	; 0x45
 8003612:	2b02      	cmp	r3, #2
 8003614:	d8a7      	bhi.n	8003566 <__ssvfiscanf_r+0xee>
 8003616:	2305      	movs	r3, #5
 8003618:	e01f      	b.n	800365a <__ssvfiscanf_r+0x1e2>
 800361a:	4621      	mov	r1, r4
 800361c:	4630      	mov	r0, r6
 800361e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003620:	4798      	blx	r3
 8003622:	2800      	cmp	r0, #0
 8003624:	f43f af67 	beq.w	80034f6 <__ssvfiscanf_r+0x7e>
 8003628:	9844      	ldr	r0, [sp, #272]	; 0x110
 800362a:	2800      	cmp	r0, #0
 800362c:	f040 808d 	bne.w	800374a <__ssvfiscanf_r+0x2d2>
 8003630:	f04f 30ff 	mov.w	r0, #4294967295
 8003634:	e08f      	b.n	8003756 <__ssvfiscanf_r+0x2de>
 8003636:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003638:	f042 0220 	orr.w	r2, r2, #32
 800363c:	9241      	str	r2, [sp, #260]	; 0x104
 800363e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003640:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003644:	9241      	str	r2, [sp, #260]	; 0x104
 8003646:	2210      	movs	r2, #16
 8003648:	2b6f      	cmp	r3, #111	; 0x6f
 800364a:	bf34      	ite	cc
 800364c:	2303      	movcc	r3, #3
 800364e:	2304      	movcs	r3, #4
 8003650:	9242      	str	r2, [sp, #264]	; 0x108
 8003652:	e002      	b.n	800365a <__ssvfiscanf_r+0x1e2>
 8003654:	2300      	movs	r3, #0
 8003656:	9342      	str	r3, [sp, #264]	; 0x108
 8003658:	2303      	movs	r3, #3
 800365a:	9347      	str	r3, [sp, #284]	; 0x11c
 800365c:	6863      	ldr	r3, [r4, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	dd3d      	ble.n	80036de <__ssvfiscanf_r+0x266>
 8003662:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003664:	0659      	lsls	r1, r3, #25
 8003666:	d404      	bmi.n	8003672 <__ssvfiscanf_r+0x1fa>
 8003668:	6823      	ldr	r3, [r4, #0]
 800366a:	781a      	ldrb	r2, [r3, #0]
 800366c:	5cba      	ldrb	r2, [r7, r2]
 800366e:	0712      	lsls	r2, r2, #28
 8003670:	d43c      	bmi.n	80036ec <__ssvfiscanf_r+0x274>
 8003672:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8003674:	2b02      	cmp	r3, #2
 8003676:	dc4b      	bgt.n	8003710 <__ssvfiscanf_r+0x298>
 8003678:	466b      	mov	r3, sp
 800367a:	4622      	mov	r2, r4
 800367c:	4630      	mov	r0, r6
 800367e:	a941      	add	r1, sp, #260	; 0x104
 8003680:	f000 f872 	bl	8003768 <_scanf_chars>
 8003684:	2801      	cmp	r0, #1
 8003686:	d06a      	beq.n	800375e <__ssvfiscanf_r+0x2e6>
 8003688:	2802      	cmp	r0, #2
 800368a:	f47f af1b 	bne.w	80034c4 <__ssvfiscanf_r+0x4c>
 800368e:	e7cb      	b.n	8003628 <__ssvfiscanf_r+0x1b0>
 8003690:	2308      	movs	r3, #8
 8003692:	9342      	str	r3, [sp, #264]	; 0x108
 8003694:	2304      	movs	r3, #4
 8003696:	e7e0      	b.n	800365a <__ssvfiscanf_r+0x1e2>
 8003698:	220a      	movs	r2, #10
 800369a:	e7d5      	b.n	8003648 <__ssvfiscanf_r+0x1d0>
 800369c:	4629      	mov	r1, r5
 800369e:	4640      	mov	r0, r8
 80036a0:	f000 f9ae 	bl	8003a00 <__sccl>
 80036a4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80036a6:	4605      	mov	r5, r0
 80036a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036ac:	9341      	str	r3, [sp, #260]	; 0x104
 80036ae:	2301      	movs	r3, #1
 80036b0:	e7d3      	b.n	800365a <__ssvfiscanf_r+0x1e2>
 80036b2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80036b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036b8:	9341      	str	r3, [sp, #260]	; 0x104
 80036ba:	2300      	movs	r3, #0
 80036bc:	e7cd      	b.n	800365a <__ssvfiscanf_r+0x1e2>
 80036be:	2302      	movs	r3, #2
 80036c0:	e7cb      	b.n	800365a <__ssvfiscanf_r+0x1e2>
 80036c2:	9841      	ldr	r0, [sp, #260]	; 0x104
 80036c4:	06c3      	lsls	r3, r0, #27
 80036c6:	f53f aefd 	bmi.w	80034c4 <__ssvfiscanf_r+0x4c>
 80036ca:	9b00      	ldr	r3, [sp, #0]
 80036cc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80036ce:	1d19      	adds	r1, r3, #4
 80036d0:	9100      	str	r1, [sp, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	07c0      	lsls	r0, r0, #31
 80036d6:	bf4c      	ite	mi
 80036d8:	801a      	strhmi	r2, [r3, #0]
 80036da:	601a      	strpl	r2, [r3, #0]
 80036dc:	e6f2      	b.n	80034c4 <__ssvfiscanf_r+0x4c>
 80036de:	4621      	mov	r1, r4
 80036e0:	4630      	mov	r0, r6
 80036e2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80036e4:	4798      	blx	r3
 80036e6:	2800      	cmp	r0, #0
 80036e8:	d0bb      	beq.n	8003662 <__ssvfiscanf_r+0x1ea>
 80036ea:	e79d      	b.n	8003628 <__ssvfiscanf_r+0x1b0>
 80036ec:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80036ee:	3201      	adds	r2, #1
 80036f0:	9245      	str	r2, [sp, #276]	; 0x114
 80036f2:	6862      	ldr	r2, [r4, #4]
 80036f4:	3a01      	subs	r2, #1
 80036f6:	2a00      	cmp	r2, #0
 80036f8:	6062      	str	r2, [r4, #4]
 80036fa:	dd02      	ble.n	8003702 <__ssvfiscanf_r+0x28a>
 80036fc:	3301      	adds	r3, #1
 80036fe:	6023      	str	r3, [r4, #0]
 8003700:	e7b2      	b.n	8003668 <__ssvfiscanf_r+0x1f0>
 8003702:	4621      	mov	r1, r4
 8003704:	4630      	mov	r0, r6
 8003706:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003708:	4798      	blx	r3
 800370a:	2800      	cmp	r0, #0
 800370c:	d0ac      	beq.n	8003668 <__ssvfiscanf_r+0x1f0>
 800370e:	e78b      	b.n	8003628 <__ssvfiscanf_r+0x1b0>
 8003710:	2b04      	cmp	r3, #4
 8003712:	dc0f      	bgt.n	8003734 <__ssvfiscanf_r+0x2bc>
 8003714:	466b      	mov	r3, sp
 8003716:	4622      	mov	r2, r4
 8003718:	4630      	mov	r0, r6
 800371a:	a941      	add	r1, sp, #260	; 0x104
 800371c:	f000 f87e 	bl	800381c <_scanf_i>
 8003720:	e7b0      	b.n	8003684 <__ssvfiscanf_r+0x20c>
 8003722:	bf00      	nop
 8003724:	080033c5 	.word	0x080033c5
 8003728:	0800343f 	.word	0x0800343f
 800372c:	08003e0a 	.word	0x08003e0a
 8003730:	08003dea 	.word	0x08003dea
 8003734:	4b0b      	ldr	r3, [pc, #44]	; (8003764 <__ssvfiscanf_r+0x2ec>)
 8003736:	2b00      	cmp	r3, #0
 8003738:	f43f aec4 	beq.w	80034c4 <__ssvfiscanf_r+0x4c>
 800373c:	466b      	mov	r3, sp
 800373e:	4622      	mov	r2, r4
 8003740:	4630      	mov	r0, r6
 8003742:	a941      	add	r1, sp, #260	; 0x104
 8003744:	f3af 8000 	nop.w
 8003748:	e79c      	b.n	8003684 <__ssvfiscanf_r+0x20c>
 800374a:	89a3      	ldrh	r3, [r4, #12]
 800374c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003750:	bf18      	it	ne
 8003752:	f04f 30ff 	movne.w	r0, #4294967295
 8003756:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800375a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800375e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8003760:	e7f9      	b.n	8003756 <__ssvfiscanf_r+0x2de>
 8003762:	bf00      	nop
 8003764:	00000000 	.word	0x00000000

08003768 <_scanf_chars>:
 8003768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800376c:	4615      	mov	r5, r2
 800376e:	688a      	ldr	r2, [r1, #8]
 8003770:	4680      	mov	r8, r0
 8003772:	460c      	mov	r4, r1
 8003774:	b932      	cbnz	r2, 8003784 <_scanf_chars+0x1c>
 8003776:	698a      	ldr	r2, [r1, #24]
 8003778:	2a00      	cmp	r2, #0
 800377a:	bf0c      	ite	eq
 800377c:	2201      	moveq	r2, #1
 800377e:	f04f 32ff 	movne.w	r2, #4294967295
 8003782:	608a      	str	r2, [r1, #8]
 8003784:	2700      	movs	r7, #0
 8003786:	6822      	ldr	r2, [r4, #0]
 8003788:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8003818 <_scanf_chars+0xb0>
 800378c:	06d1      	lsls	r1, r2, #27
 800378e:	bf5f      	itttt	pl
 8003790:	681a      	ldrpl	r2, [r3, #0]
 8003792:	1d11      	addpl	r1, r2, #4
 8003794:	6019      	strpl	r1, [r3, #0]
 8003796:	6816      	ldrpl	r6, [r2, #0]
 8003798:	69a0      	ldr	r0, [r4, #24]
 800379a:	b188      	cbz	r0, 80037c0 <_scanf_chars+0x58>
 800379c:	2801      	cmp	r0, #1
 800379e:	d107      	bne.n	80037b0 <_scanf_chars+0x48>
 80037a0:	682b      	ldr	r3, [r5, #0]
 80037a2:	781a      	ldrb	r2, [r3, #0]
 80037a4:	6963      	ldr	r3, [r4, #20]
 80037a6:	5c9b      	ldrb	r3, [r3, r2]
 80037a8:	b953      	cbnz	r3, 80037c0 <_scanf_chars+0x58>
 80037aa:	2f00      	cmp	r7, #0
 80037ac:	d031      	beq.n	8003812 <_scanf_chars+0xaa>
 80037ae:	e022      	b.n	80037f6 <_scanf_chars+0x8e>
 80037b0:	2802      	cmp	r0, #2
 80037b2:	d120      	bne.n	80037f6 <_scanf_chars+0x8e>
 80037b4:	682b      	ldr	r3, [r5, #0]
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	f819 3003 	ldrb.w	r3, [r9, r3]
 80037bc:	071b      	lsls	r3, r3, #28
 80037be:	d41a      	bmi.n	80037f6 <_scanf_chars+0x8e>
 80037c0:	6823      	ldr	r3, [r4, #0]
 80037c2:	3701      	adds	r7, #1
 80037c4:	06da      	lsls	r2, r3, #27
 80037c6:	bf5e      	ittt	pl
 80037c8:	682b      	ldrpl	r3, [r5, #0]
 80037ca:	781b      	ldrbpl	r3, [r3, #0]
 80037cc:	f806 3b01 	strbpl.w	r3, [r6], #1
 80037d0:	682a      	ldr	r2, [r5, #0]
 80037d2:	686b      	ldr	r3, [r5, #4]
 80037d4:	3201      	adds	r2, #1
 80037d6:	602a      	str	r2, [r5, #0]
 80037d8:	68a2      	ldr	r2, [r4, #8]
 80037da:	3b01      	subs	r3, #1
 80037dc:	3a01      	subs	r2, #1
 80037de:	606b      	str	r3, [r5, #4]
 80037e0:	60a2      	str	r2, [r4, #8]
 80037e2:	b142      	cbz	r2, 80037f6 <_scanf_chars+0x8e>
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	dcd7      	bgt.n	8003798 <_scanf_chars+0x30>
 80037e8:	4629      	mov	r1, r5
 80037ea:	4640      	mov	r0, r8
 80037ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80037f0:	4798      	blx	r3
 80037f2:	2800      	cmp	r0, #0
 80037f4:	d0d0      	beq.n	8003798 <_scanf_chars+0x30>
 80037f6:	6823      	ldr	r3, [r4, #0]
 80037f8:	f013 0310 	ands.w	r3, r3, #16
 80037fc:	d105      	bne.n	800380a <_scanf_chars+0xa2>
 80037fe:	68e2      	ldr	r2, [r4, #12]
 8003800:	3201      	adds	r2, #1
 8003802:	60e2      	str	r2, [r4, #12]
 8003804:	69a2      	ldr	r2, [r4, #24]
 8003806:	b102      	cbz	r2, 800380a <_scanf_chars+0xa2>
 8003808:	7033      	strb	r3, [r6, #0]
 800380a:	2000      	movs	r0, #0
 800380c:	6923      	ldr	r3, [r4, #16]
 800380e:	443b      	add	r3, r7
 8003810:	6123      	str	r3, [r4, #16]
 8003812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003816:	bf00      	nop
 8003818:	08003e0a 	.word	0x08003e0a

0800381c <_scanf_i>:
 800381c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003820:	460c      	mov	r4, r1
 8003822:	4698      	mov	r8, r3
 8003824:	4b72      	ldr	r3, [pc, #456]	; (80039f0 <_scanf_i+0x1d4>)
 8003826:	b087      	sub	sp, #28
 8003828:	4682      	mov	sl, r0
 800382a:	4616      	mov	r6, r2
 800382c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003830:	ab03      	add	r3, sp, #12
 8003832:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003836:	4b6f      	ldr	r3, [pc, #444]	; (80039f4 <_scanf_i+0x1d8>)
 8003838:	69a1      	ldr	r1, [r4, #24]
 800383a:	4a6f      	ldr	r2, [pc, #444]	; (80039f8 <_scanf_i+0x1dc>)
 800383c:	4627      	mov	r7, r4
 800383e:	2903      	cmp	r1, #3
 8003840:	bf18      	it	ne
 8003842:	461a      	movne	r2, r3
 8003844:	68a3      	ldr	r3, [r4, #8]
 8003846:	9201      	str	r2, [sp, #4]
 8003848:	1e5a      	subs	r2, r3, #1
 800384a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800384e:	bf81      	itttt	hi
 8003850:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003854:	eb03 0905 	addhi.w	r9, r3, r5
 8003858:	f240 135d 	movwhi	r3, #349	; 0x15d
 800385c:	60a3      	strhi	r3, [r4, #8]
 800385e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8003862:	bf98      	it	ls
 8003864:	f04f 0900 	movls.w	r9, #0
 8003868:	463d      	mov	r5, r7
 800386a:	f04f 0b00 	mov.w	fp, #0
 800386e:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8003872:	6023      	str	r3, [r4, #0]
 8003874:	6831      	ldr	r1, [r6, #0]
 8003876:	ab03      	add	r3, sp, #12
 8003878:	2202      	movs	r2, #2
 800387a:	7809      	ldrb	r1, [r1, #0]
 800387c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8003880:	f000 f940 	bl	8003b04 <memchr>
 8003884:	b328      	cbz	r0, 80038d2 <_scanf_i+0xb6>
 8003886:	f1bb 0f01 	cmp.w	fp, #1
 800388a:	d159      	bne.n	8003940 <_scanf_i+0x124>
 800388c:	6862      	ldr	r2, [r4, #4]
 800388e:	b92a      	cbnz	r2, 800389c <_scanf_i+0x80>
 8003890:	2308      	movs	r3, #8
 8003892:	6822      	ldr	r2, [r4, #0]
 8003894:	6063      	str	r3, [r4, #4]
 8003896:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800389a:	6022      	str	r2, [r4, #0]
 800389c:	6822      	ldr	r2, [r4, #0]
 800389e:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80038a2:	6022      	str	r2, [r4, #0]
 80038a4:	68a2      	ldr	r2, [r4, #8]
 80038a6:	1e51      	subs	r1, r2, #1
 80038a8:	60a1      	str	r1, [r4, #8]
 80038aa:	b192      	cbz	r2, 80038d2 <_scanf_i+0xb6>
 80038ac:	6832      	ldr	r2, [r6, #0]
 80038ae:	1c51      	adds	r1, r2, #1
 80038b0:	6031      	str	r1, [r6, #0]
 80038b2:	7812      	ldrb	r2, [r2, #0]
 80038b4:	f805 2b01 	strb.w	r2, [r5], #1
 80038b8:	6872      	ldr	r2, [r6, #4]
 80038ba:	3a01      	subs	r2, #1
 80038bc:	2a00      	cmp	r2, #0
 80038be:	6072      	str	r2, [r6, #4]
 80038c0:	dc07      	bgt.n	80038d2 <_scanf_i+0xb6>
 80038c2:	4631      	mov	r1, r6
 80038c4:	4650      	mov	r0, sl
 80038c6:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80038ca:	4790      	blx	r2
 80038cc:	2800      	cmp	r0, #0
 80038ce:	f040 8085 	bne.w	80039dc <_scanf_i+0x1c0>
 80038d2:	f10b 0b01 	add.w	fp, fp, #1
 80038d6:	f1bb 0f03 	cmp.w	fp, #3
 80038da:	d1cb      	bne.n	8003874 <_scanf_i+0x58>
 80038dc:	6863      	ldr	r3, [r4, #4]
 80038de:	b90b      	cbnz	r3, 80038e4 <_scanf_i+0xc8>
 80038e0:	230a      	movs	r3, #10
 80038e2:	6063      	str	r3, [r4, #4]
 80038e4:	6863      	ldr	r3, [r4, #4]
 80038e6:	4945      	ldr	r1, [pc, #276]	; (80039fc <_scanf_i+0x1e0>)
 80038e8:	6960      	ldr	r0, [r4, #20]
 80038ea:	1ac9      	subs	r1, r1, r3
 80038ec:	f000 f888 	bl	8003a00 <__sccl>
 80038f0:	f04f 0b00 	mov.w	fp, #0
 80038f4:	68a3      	ldr	r3, [r4, #8]
 80038f6:	6822      	ldr	r2, [r4, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d03d      	beq.n	8003978 <_scanf_i+0x15c>
 80038fc:	6831      	ldr	r1, [r6, #0]
 80038fe:	6960      	ldr	r0, [r4, #20]
 8003900:	f891 c000 	ldrb.w	ip, [r1]
 8003904:	f810 000c 	ldrb.w	r0, [r0, ip]
 8003908:	2800      	cmp	r0, #0
 800390a:	d035      	beq.n	8003978 <_scanf_i+0x15c>
 800390c:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8003910:	d124      	bne.n	800395c <_scanf_i+0x140>
 8003912:	0510      	lsls	r0, r2, #20
 8003914:	d522      	bpl.n	800395c <_scanf_i+0x140>
 8003916:	f10b 0b01 	add.w	fp, fp, #1
 800391a:	f1b9 0f00 	cmp.w	r9, #0
 800391e:	d003      	beq.n	8003928 <_scanf_i+0x10c>
 8003920:	3301      	adds	r3, #1
 8003922:	f109 39ff 	add.w	r9, r9, #4294967295
 8003926:	60a3      	str	r3, [r4, #8]
 8003928:	6873      	ldr	r3, [r6, #4]
 800392a:	3b01      	subs	r3, #1
 800392c:	2b00      	cmp	r3, #0
 800392e:	6073      	str	r3, [r6, #4]
 8003930:	dd1b      	ble.n	800396a <_scanf_i+0x14e>
 8003932:	6833      	ldr	r3, [r6, #0]
 8003934:	3301      	adds	r3, #1
 8003936:	6033      	str	r3, [r6, #0]
 8003938:	68a3      	ldr	r3, [r4, #8]
 800393a:	3b01      	subs	r3, #1
 800393c:	60a3      	str	r3, [r4, #8]
 800393e:	e7d9      	b.n	80038f4 <_scanf_i+0xd8>
 8003940:	f1bb 0f02 	cmp.w	fp, #2
 8003944:	d1ae      	bne.n	80038a4 <_scanf_i+0x88>
 8003946:	6822      	ldr	r2, [r4, #0]
 8003948:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800394c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8003950:	d1bf      	bne.n	80038d2 <_scanf_i+0xb6>
 8003952:	2310      	movs	r3, #16
 8003954:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003958:	6063      	str	r3, [r4, #4]
 800395a:	e7a2      	b.n	80038a2 <_scanf_i+0x86>
 800395c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8003960:	6022      	str	r2, [r4, #0]
 8003962:	780b      	ldrb	r3, [r1, #0]
 8003964:	f805 3b01 	strb.w	r3, [r5], #1
 8003968:	e7de      	b.n	8003928 <_scanf_i+0x10c>
 800396a:	4631      	mov	r1, r6
 800396c:	4650      	mov	r0, sl
 800396e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003972:	4798      	blx	r3
 8003974:	2800      	cmp	r0, #0
 8003976:	d0df      	beq.n	8003938 <_scanf_i+0x11c>
 8003978:	6823      	ldr	r3, [r4, #0]
 800397a:	05d9      	lsls	r1, r3, #23
 800397c:	d50d      	bpl.n	800399a <_scanf_i+0x17e>
 800397e:	42bd      	cmp	r5, r7
 8003980:	d909      	bls.n	8003996 <_scanf_i+0x17a>
 8003982:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8003986:	4632      	mov	r2, r6
 8003988:	4650      	mov	r0, sl
 800398a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800398e:	f105 39ff 	add.w	r9, r5, #4294967295
 8003992:	4798      	blx	r3
 8003994:	464d      	mov	r5, r9
 8003996:	42bd      	cmp	r5, r7
 8003998:	d028      	beq.n	80039ec <_scanf_i+0x1d0>
 800399a:	6822      	ldr	r2, [r4, #0]
 800399c:	f012 0210 	ands.w	r2, r2, #16
 80039a0:	d113      	bne.n	80039ca <_scanf_i+0x1ae>
 80039a2:	702a      	strb	r2, [r5, #0]
 80039a4:	4639      	mov	r1, r7
 80039a6:	6863      	ldr	r3, [r4, #4]
 80039a8:	4650      	mov	r0, sl
 80039aa:	9e01      	ldr	r6, [sp, #4]
 80039ac:	47b0      	blx	r6
 80039ae:	f8d8 3000 	ldr.w	r3, [r8]
 80039b2:	6821      	ldr	r1, [r4, #0]
 80039b4:	1d1a      	adds	r2, r3, #4
 80039b6:	f8c8 2000 	str.w	r2, [r8]
 80039ba:	f011 0f20 	tst.w	r1, #32
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	d00f      	beq.n	80039e2 <_scanf_i+0x1c6>
 80039c2:	6018      	str	r0, [r3, #0]
 80039c4:	68e3      	ldr	r3, [r4, #12]
 80039c6:	3301      	adds	r3, #1
 80039c8:	60e3      	str	r3, [r4, #12]
 80039ca:	2000      	movs	r0, #0
 80039cc:	6923      	ldr	r3, [r4, #16]
 80039ce:	1bed      	subs	r5, r5, r7
 80039d0:	445d      	add	r5, fp
 80039d2:	442b      	add	r3, r5
 80039d4:	6123      	str	r3, [r4, #16]
 80039d6:	b007      	add	sp, #28
 80039d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039dc:	f04f 0b00 	mov.w	fp, #0
 80039e0:	e7ca      	b.n	8003978 <_scanf_i+0x15c>
 80039e2:	07ca      	lsls	r2, r1, #31
 80039e4:	bf4c      	ite	mi
 80039e6:	8018      	strhmi	r0, [r3, #0]
 80039e8:	6018      	strpl	r0, [r3, #0]
 80039ea:	e7eb      	b.n	80039c4 <_scanf_i+0x1a8>
 80039ec:	2001      	movs	r0, #1
 80039ee:	e7f2      	b.n	80039d6 <_scanf_i+0x1ba>
 80039f0:	08003db4 	.word	0x08003db4
 80039f4:	08003d81 	.word	0x08003d81
 80039f8:	08003c99 	.word	0x08003c99
 80039fc:	08003dfe 	.word	0x08003dfe

08003a00 <__sccl>:
 8003a00:	b570      	push	{r4, r5, r6, lr}
 8003a02:	780b      	ldrb	r3, [r1, #0]
 8003a04:	4604      	mov	r4, r0
 8003a06:	2b5e      	cmp	r3, #94	; 0x5e
 8003a08:	bf0b      	itete	eq
 8003a0a:	784b      	ldrbeq	r3, [r1, #1]
 8003a0c:	1c4a      	addne	r2, r1, #1
 8003a0e:	1c8a      	addeq	r2, r1, #2
 8003a10:	2100      	movne	r1, #0
 8003a12:	bf08      	it	eq
 8003a14:	2101      	moveq	r1, #1
 8003a16:	3801      	subs	r0, #1
 8003a18:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8003a1c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8003a20:	42a8      	cmp	r0, r5
 8003a22:	d1fb      	bne.n	8003a1c <__sccl+0x1c>
 8003a24:	b90b      	cbnz	r3, 8003a2a <__sccl+0x2a>
 8003a26:	1e50      	subs	r0, r2, #1
 8003a28:	bd70      	pop	{r4, r5, r6, pc}
 8003a2a:	f081 0101 	eor.w	r1, r1, #1
 8003a2e:	4610      	mov	r0, r2
 8003a30:	54e1      	strb	r1, [r4, r3]
 8003a32:	4602      	mov	r2, r0
 8003a34:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003a38:	2d2d      	cmp	r5, #45	; 0x2d
 8003a3a:	d005      	beq.n	8003a48 <__sccl+0x48>
 8003a3c:	2d5d      	cmp	r5, #93	; 0x5d
 8003a3e:	d016      	beq.n	8003a6e <__sccl+0x6e>
 8003a40:	2d00      	cmp	r5, #0
 8003a42:	d0f1      	beq.n	8003a28 <__sccl+0x28>
 8003a44:	462b      	mov	r3, r5
 8003a46:	e7f2      	b.n	8003a2e <__sccl+0x2e>
 8003a48:	7846      	ldrb	r6, [r0, #1]
 8003a4a:	2e5d      	cmp	r6, #93	; 0x5d
 8003a4c:	d0fa      	beq.n	8003a44 <__sccl+0x44>
 8003a4e:	42b3      	cmp	r3, r6
 8003a50:	dcf8      	bgt.n	8003a44 <__sccl+0x44>
 8003a52:	461a      	mov	r2, r3
 8003a54:	3002      	adds	r0, #2
 8003a56:	3201      	adds	r2, #1
 8003a58:	4296      	cmp	r6, r2
 8003a5a:	54a1      	strb	r1, [r4, r2]
 8003a5c:	dcfb      	bgt.n	8003a56 <__sccl+0x56>
 8003a5e:	1af2      	subs	r2, r6, r3
 8003a60:	3a01      	subs	r2, #1
 8003a62:	42b3      	cmp	r3, r6
 8003a64:	bfa8      	it	ge
 8003a66:	2200      	movge	r2, #0
 8003a68:	1c5d      	adds	r5, r3, #1
 8003a6a:	18ab      	adds	r3, r5, r2
 8003a6c:	e7e1      	b.n	8003a32 <__sccl+0x32>
 8003a6e:	4610      	mov	r0, r2
 8003a70:	e7da      	b.n	8003a28 <__sccl+0x28>

08003a72 <__submore>:
 8003a72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a76:	460c      	mov	r4, r1
 8003a78:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003a7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a7e:	4299      	cmp	r1, r3
 8003a80:	d11b      	bne.n	8003aba <__submore+0x48>
 8003a82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a86:	f7ff fc11 	bl	80032ac <_malloc_r>
 8003a8a:	b918      	cbnz	r0, 8003a94 <__submore+0x22>
 8003a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a98:	63a3      	str	r3, [r4, #56]	; 0x38
 8003a9a:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003a9e:	6360      	str	r0, [r4, #52]	; 0x34
 8003aa0:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8003aa4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003aa8:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8003aac:	7043      	strb	r3, [r0, #1]
 8003aae:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003ab2:	7003      	strb	r3, [r0, #0]
 8003ab4:	6020      	str	r0, [r4, #0]
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	e7ea      	b.n	8003a90 <__submore+0x1e>
 8003aba:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8003abc:	0077      	lsls	r7, r6, #1
 8003abe:	463a      	mov	r2, r7
 8003ac0:	f000 f83c 	bl	8003b3c <_realloc_r>
 8003ac4:	4605      	mov	r5, r0
 8003ac6:	2800      	cmp	r0, #0
 8003ac8:	d0e0      	beq.n	8003a8c <__submore+0x1a>
 8003aca:	eb00 0806 	add.w	r8, r0, r6
 8003ace:	4601      	mov	r1, r0
 8003ad0:	4632      	mov	r2, r6
 8003ad2:	4640      	mov	r0, r8
 8003ad4:	f000 f824 	bl	8003b20 <memcpy>
 8003ad8:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8003adc:	f8c4 8000 	str.w	r8, [r4]
 8003ae0:	e7e9      	b.n	8003ab6 <__submore+0x44>
	...

08003ae4 <_sbrk_r>:
 8003ae4:	b538      	push	{r3, r4, r5, lr}
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	4d05      	ldr	r5, [pc, #20]	; (8003b00 <_sbrk_r+0x1c>)
 8003aea:	4604      	mov	r4, r0
 8003aec:	4608      	mov	r0, r1
 8003aee:	602b      	str	r3, [r5, #0]
 8003af0:	f7fd fa7e 	bl	8000ff0 <_sbrk>
 8003af4:	1c43      	adds	r3, r0, #1
 8003af6:	d102      	bne.n	8003afe <_sbrk_r+0x1a>
 8003af8:	682b      	ldr	r3, [r5, #0]
 8003afa:	b103      	cbz	r3, 8003afe <_sbrk_r+0x1a>
 8003afc:	6023      	str	r3, [r4, #0]
 8003afe:	bd38      	pop	{r3, r4, r5, pc}
 8003b00:	200002a8 	.word	0x200002a8

08003b04 <memchr>:
 8003b04:	4603      	mov	r3, r0
 8003b06:	b510      	push	{r4, lr}
 8003b08:	b2c9      	uxtb	r1, r1
 8003b0a:	4402      	add	r2, r0
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	4618      	mov	r0, r3
 8003b10:	d101      	bne.n	8003b16 <memchr+0x12>
 8003b12:	2000      	movs	r0, #0
 8003b14:	e003      	b.n	8003b1e <memchr+0x1a>
 8003b16:	7804      	ldrb	r4, [r0, #0]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	428c      	cmp	r4, r1
 8003b1c:	d1f6      	bne.n	8003b0c <memchr+0x8>
 8003b1e:	bd10      	pop	{r4, pc}

08003b20 <memcpy>:
 8003b20:	440a      	add	r2, r1
 8003b22:	4291      	cmp	r1, r2
 8003b24:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b28:	d100      	bne.n	8003b2c <memcpy+0xc>
 8003b2a:	4770      	bx	lr
 8003b2c:	b510      	push	{r4, lr}
 8003b2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b32:	4291      	cmp	r1, r2
 8003b34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b38:	d1f9      	bne.n	8003b2e <memcpy+0xe>
 8003b3a:	bd10      	pop	{r4, pc}

08003b3c <_realloc_r>:
 8003b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b40:	4680      	mov	r8, r0
 8003b42:	4614      	mov	r4, r2
 8003b44:	460e      	mov	r6, r1
 8003b46:	b921      	cbnz	r1, 8003b52 <_realloc_r+0x16>
 8003b48:	4611      	mov	r1, r2
 8003b4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b4e:	f7ff bbad 	b.w	80032ac <_malloc_r>
 8003b52:	b92a      	cbnz	r2, 8003b60 <_realloc_r+0x24>
 8003b54:	f7ff fb42 	bl	80031dc <_free_r>
 8003b58:	4625      	mov	r5, r4
 8003b5a:	4628      	mov	r0, r5
 8003b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b60:	f000 f910 	bl	8003d84 <_malloc_usable_size_r>
 8003b64:	4284      	cmp	r4, r0
 8003b66:	4607      	mov	r7, r0
 8003b68:	d802      	bhi.n	8003b70 <_realloc_r+0x34>
 8003b6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003b6e:	d812      	bhi.n	8003b96 <_realloc_r+0x5a>
 8003b70:	4621      	mov	r1, r4
 8003b72:	4640      	mov	r0, r8
 8003b74:	f7ff fb9a 	bl	80032ac <_malloc_r>
 8003b78:	4605      	mov	r5, r0
 8003b7a:	2800      	cmp	r0, #0
 8003b7c:	d0ed      	beq.n	8003b5a <_realloc_r+0x1e>
 8003b7e:	42bc      	cmp	r4, r7
 8003b80:	4622      	mov	r2, r4
 8003b82:	4631      	mov	r1, r6
 8003b84:	bf28      	it	cs
 8003b86:	463a      	movcs	r2, r7
 8003b88:	f7ff ffca 	bl	8003b20 <memcpy>
 8003b8c:	4631      	mov	r1, r6
 8003b8e:	4640      	mov	r0, r8
 8003b90:	f7ff fb24 	bl	80031dc <_free_r>
 8003b94:	e7e1      	b.n	8003b5a <_realloc_r+0x1e>
 8003b96:	4635      	mov	r5, r6
 8003b98:	e7df      	b.n	8003b5a <_realloc_r+0x1e>
	...

08003b9c <_strtol_l.constprop.0>:
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ba2:	4686      	mov	lr, r0
 8003ba4:	4690      	mov	r8, r2
 8003ba6:	d001      	beq.n	8003bac <_strtol_l.constprop.0+0x10>
 8003ba8:	2b24      	cmp	r3, #36	; 0x24
 8003baa:	d906      	bls.n	8003bba <_strtol_l.constprop.0+0x1e>
 8003bac:	f7ff faea 	bl	8003184 <__errno>
 8003bb0:	2316      	movs	r3, #22
 8003bb2:	6003      	str	r3, [r0, #0]
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bba:	460d      	mov	r5, r1
 8003bbc:	4835      	ldr	r0, [pc, #212]	; (8003c94 <_strtol_l.constprop.0+0xf8>)
 8003bbe:	462a      	mov	r2, r5
 8003bc0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003bc4:	5d06      	ldrb	r6, [r0, r4]
 8003bc6:	f016 0608 	ands.w	r6, r6, #8
 8003bca:	d1f8      	bne.n	8003bbe <_strtol_l.constprop.0+0x22>
 8003bcc:	2c2d      	cmp	r4, #45	; 0x2d
 8003bce:	d12e      	bne.n	8003c2e <_strtol_l.constprop.0+0x92>
 8003bd0:	2601      	movs	r6, #1
 8003bd2:	782c      	ldrb	r4, [r5, #0]
 8003bd4:	1c95      	adds	r5, r2, #2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d057      	beq.n	8003c8a <_strtol_l.constprop.0+0xee>
 8003bda:	2b10      	cmp	r3, #16
 8003bdc:	d109      	bne.n	8003bf2 <_strtol_l.constprop.0+0x56>
 8003bde:	2c30      	cmp	r4, #48	; 0x30
 8003be0:	d107      	bne.n	8003bf2 <_strtol_l.constprop.0+0x56>
 8003be2:	782a      	ldrb	r2, [r5, #0]
 8003be4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8003be8:	2a58      	cmp	r2, #88	; 0x58
 8003bea:	d149      	bne.n	8003c80 <_strtol_l.constprop.0+0xe4>
 8003bec:	2310      	movs	r3, #16
 8003bee:	786c      	ldrb	r4, [r5, #1]
 8003bf0:	3502      	adds	r5, #2
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8003bf8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003bfc:	fbbc f9f3 	udiv	r9, ip, r3
 8003c00:	4610      	mov	r0, r2
 8003c02:	fb03 ca19 	mls	sl, r3, r9, ip
 8003c06:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8003c0a:	2f09      	cmp	r7, #9
 8003c0c:	d814      	bhi.n	8003c38 <_strtol_l.constprop.0+0x9c>
 8003c0e:	463c      	mov	r4, r7
 8003c10:	42a3      	cmp	r3, r4
 8003c12:	dd20      	ble.n	8003c56 <_strtol_l.constprop.0+0xba>
 8003c14:	1c57      	adds	r7, r2, #1
 8003c16:	d007      	beq.n	8003c28 <_strtol_l.constprop.0+0x8c>
 8003c18:	4581      	cmp	r9, r0
 8003c1a:	d319      	bcc.n	8003c50 <_strtol_l.constprop.0+0xb4>
 8003c1c:	d101      	bne.n	8003c22 <_strtol_l.constprop.0+0x86>
 8003c1e:	45a2      	cmp	sl, r4
 8003c20:	db16      	blt.n	8003c50 <_strtol_l.constprop.0+0xb4>
 8003c22:	2201      	movs	r2, #1
 8003c24:	fb00 4003 	mla	r0, r0, r3, r4
 8003c28:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003c2c:	e7eb      	b.n	8003c06 <_strtol_l.constprop.0+0x6a>
 8003c2e:	2c2b      	cmp	r4, #43	; 0x2b
 8003c30:	bf04      	itt	eq
 8003c32:	782c      	ldrbeq	r4, [r5, #0]
 8003c34:	1c95      	addeq	r5, r2, #2
 8003c36:	e7ce      	b.n	8003bd6 <_strtol_l.constprop.0+0x3a>
 8003c38:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8003c3c:	2f19      	cmp	r7, #25
 8003c3e:	d801      	bhi.n	8003c44 <_strtol_l.constprop.0+0xa8>
 8003c40:	3c37      	subs	r4, #55	; 0x37
 8003c42:	e7e5      	b.n	8003c10 <_strtol_l.constprop.0+0x74>
 8003c44:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8003c48:	2f19      	cmp	r7, #25
 8003c4a:	d804      	bhi.n	8003c56 <_strtol_l.constprop.0+0xba>
 8003c4c:	3c57      	subs	r4, #87	; 0x57
 8003c4e:	e7df      	b.n	8003c10 <_strtol_l.constprop.0+0x74>
 8003c50:	f04f 32ff 	mov.w	r2, #4294967295
 8003c54:	e7e8      	b.n	8003c28 <_strtol_l.constprop.0+0x8c>
 8003c56:	1c53      	adds	r3, r2, #1
 8003c58:	d108      	bne.n	8003c6c <_strtol_l.constprop.0+0xd0>
 8003c5a:	2322      	movs	r3, #34	; 0x22
 8003c5c:	4660      	mov	r0, ip
 8003c5e:	f8ce 3000 	str.w	r3, [lr]
 8003c62:	f1b8 0f00 	cmp.w	r8, #0
 8003c66:	d0a6      	beq.n	8003bb6 <_strtol_l.constprop.0+0x1a>
 8003c68:	1e69      	subs	r1, r5, #1
 8003c6a:	e006      	b.n	8003c7a <_strtol_l.constprop.0+0xde>
 8003c6c:	b106      	cbz	r6, 8003c70 <_strtol_l.constprop.0+0xd4>
 8003c6e:	4240      	negs	r0, r0
 8003c70:	f1b8 0f00 	cmp.w	r8, #0
 8003c74:	d09f      	beq.n	8003bb6 <_strtol_l.constprop.0+0x1a>
 8003c76:	2a00      	cmp	r2, #0
 8003c78:	d1f6      	bne.n	8003c68 <_strtol_l.constprop.0+0xcc>
 8003c7a:	f8c8 1000 	str.w	r1, [r8]
 8003c7e:	e79a      	b.n	8003bb6 <_strtol_l.constprop.0+0x1a>
 8003c80:	2430      	movs	r4, #48	; 0x30
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1b5      	bne.n	8003bf2 <_strtol_l.constprop.0+0x56>
 8003c86:	2308      	movs	r3, #8
 8003c88:	e7b3      	b.n	8003bf2 <_strtol_l.constprop.0+0x56>
 8003c8a:	2c30      	cmp	r4, #48	; 0x30
 8003c8c:	d0a9      	beq.n	8003be2 <_strtol_l.constprop.0+0x46>
 8003c8e:	230a      	movs	r3, #10
 8003c90:	e7af      	b.n	8003bf2 <_strtol_l.constprop.0+0x56>
 8003c92:	bf00      	nop
 8003c94:	08003e0a 	.word	0x08003e0a

08003c98 <_strtol_r>:
 8003c98:	f7ff bf80 	b.w	8003b9c <_strtol_l.constprop.0>

08003c9c <_strtoul_l.constprop.0>:
 8003c9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003ca0:	4686      	mov	lr, r0
 8003ca2:	460d      	mov	r5, r1
 8003ca4:	4f35      	ldr	r7, [pc, #212]	; (8003d7c <_strtoul_l.constprop.0+0xe0>)
 8003ca6:	4628      	mov	r0, r5
 8003ca8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003cac:	5d3e      	ldrb	r6, [r7, r4]
 8003cae:	f016 0608 	ands.w	r6, r6, #8
 8003cb2:	d1f8      	bne.n	8003ca6 <_strtoul_l.constprop.0+0xa>
 8003cb4:	2c2d      	cmp	r4, #45	; 0x2d
 8003cb6:	d130      	bne.n	8003d1a <_strtoul_l.constprop.0+0x7e>
 8003cb8:	2601      	movs	r6, #1
 8003cba:	782c      	ldrb	r4, [r5, #0]
 8003cbc:	1c85      	adds	r5, r0, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d057      	beq.n	8003d72 <_strtoul_l.constprop.0+0xd6>
 8003cc2:	2b10      	cmp	r3, #16
 8003cc4:	d109      	bne.n	8003cda <_strtoul_l.constprop.0+0x3e>
 8003cc6:	2c30      	cmp	r4, #48	; 0x30
 8003cc8:	d107      	bne.n	8003cda <_strtoul_l.constprop.0+0x3e>
 8003cca:	7828      	ldrb	r0, [r5, #0]
 8003ccc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8003cd0:	2858      	cmp	r0, #88	; 0x58
 8003cd2:	d149      	bne.n	8003d68 <_strtoul_l.constprop.0+0xcc>
 8003cd4:	2310      	movs	r3, #16
 8003cd6:	786c      	ldrb	r4, [r5, #1]
 8003cd8:	3502      	adds	r5, #2
 8003cda:	f04f 38ff 	mov.w	r8, #4294967295
 8003cde:	fbb8 f8f3 	udiv	r8, r8, r3
 8003ce2:	2700      	movs	r7, #0
 8003ce4:	fb03 f908 	mul.w	r9, r3, r8
 8003ce8:	4638      	mov	r0, r7
 8003cea:	ea6f 0909 	mvn.w	r9, r9
 8003cee:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8003cf2:	f1bc 0f09 	cmp.w	ip, #9
 8003cf6:	d815      	bhi.n	8003d24 <_strtoul_l.constprop.0+0x88>
 8003cf8:	4664      	mov	r4, ip
 8003cfa:	42a3      	cmp	r3, r4
 8003cfc:	dd23      	ble.n	8003d46 <_strtoul_l.constprop.0+0xaa>
 8003cfe:	f1b7 3fff 	cmp.w	r7, #4294967295
 8003d02:	d007      	beq.n	8003d14 <_strtoul_l.constprop.0+0x78>
 8003d04:	4580      	cmp	r8, r0
 8003d06:	d31b      	bcc.n	8003d40 <_strtoul_l.constprop.0+0xa4>
 8003d08:	d101      	bne.n	8003d0e <_strtoul_l.constprop.0+0x72>
 8003d0a:	45a1      	cmp	r9, r4
 8003d0c:	db18      	blt.n	8003d40 <_strtoul_l.constprop.0+0xa4>
 8003d0e:	2701      	movs	r7, #1
 8003d10:	fb00 4003 	mla	r0, r0, r3, r4
 8003d14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003d18:	e7e9      	b.n	8003cee <_strtoul_l.constprop.0+0x52>
 8003d1a:	2c2b      	cmp	r4, #43	; 0x2b
 8003d1c:	bf04      	itt	eq
 8003d1e:	782c      	ldrbeq	r4, [r5, #0]
 8003d20:	1c85      	addeq	r5, r0, #2
 8003d22:	e7cc      	b.n	8003cbe <_strtoul_l.constprop.0+0x22>
 8003d24:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8003d28:	f1bc 0f19 	cmp.w	ip, #25
 8003d2c:	d801      	bhi.n	8003d32 <_strtoul_l.constprop.0+0x96>
 8003d2e:	3c37      	subs	r4, #55	; 0x37
 8003d30:	e7e3      	b.n	8003cfa <_strtoul_l.constprop.0+0x5e>
 8003d32:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8003d36:	f1bc 0f19 	cmp.w	ip, #25
 8003d3a:	d804      	bhi.n	8003d46 <_strtoul_l.constprop.0+0xaa>
 8003d3c:	3c57      	subs	r4, #87	; 0x57
 8003d3e:	e7dc      	b.n	8003cfa <_strtoul_l.constprop.0+0x5e>
 8003d40:	f04f 37ff 	mov.w	r7, #4294967295
 8003d44:	e7e6      	b.n	8003d14 <_strtoul_l.constprop.0+0x78>
 8003d46:	1c7b      	adds	r3, r7, #1
 8003d48:	d106      	bne.n	8003d58 <_strtoul_l.constprop.0+0xbc>
 8003d4a:	2322      	movs	r3, #34	; 0x22
 8003d4c:	4638      	mov	r0, r7
 8003d4e:	f8ce 3000 	str.w	r3, [lr]
 8003d52:	b932      	cbnz	r2, 8003d62 <_strtoul_l.constprop.0+0xc6>
 8003d54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003d58:	b106      	cbz	r6, 8003d5c <_strtoul_l.constprop.0+0xc0>
 8003d5a:	4240      	negs	r0, r0
 8003d5c:	2a00      	cmp	r2, #0
 8003d5e:	d0f9      	beq.n	8003d54 <_strtoul_l.constprop.0+0xb8>
 8003d60:	b107      	cbz	r7, 8003d64 <_strtoul_l.constprop.0+0xc8>
 8003d62:	1e69      	subs	r1, r5, #1
 8003d64:	6011      	str	r1, [r2, #0]
 8003d66:	e7f5      	b.n	8003d54 <_strtoul_l.constprop.0+0xb8>
 8003d68:	2430      	movs	r4, #48	; 0x30
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d1b5      	bne.n	8003cda <_strtoul_l.constprop.0+0x3e>
 8003d6e:	2308      	movs	r3, #8
 8003d70:	e7b3      	b.n	8003cda <_strtoul_l.constprop.0+0x3e>
 8003d72:	2c30      	cmp	r4, #48	; 0x30
 8003d74:	d0a9      	beq.n	8003cca <_strtoul_l.constprop.0+0x2e>
 8003d76:	230a      	movs	r3, #10
 8003d78:	e7af      	b.n	8003cda <_strtoul_l.constprop.0+0x3e>
 8003d7a:	bf00      	nop
 8003d7c:	08003e0a 	.word	0x08003e0a

08003d80 <_strtoul_r>:
 8003d80:	f7ff bf8c 	b.w	8003c9c <_strtoul_l.constprop.0>

08003d84 <_malloc_usable_size_r>:
 8003d84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d88:	1f18      	subs	r0, r3, #4
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	bfbc      	itt	lt
 8003d8e:	580b      	ldrlt	r3, [r1, r0]
 8003d90:	18c0      	addlt	r0, r0, r3
 8003d92:	4770      	bx	lr

08003d94 <_init>:
 8003d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d96:	bf00      	nop
 8003d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d9a:	bc08      	pop	{r3}
 8003d9c:	469e      	mov	lr, r3
 8003d9e:	4770      	bx	lr

08003da0 <_fini>:
 8003da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003da2:	bf00      	nop
 8003da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003da6:	bc08      	pop	{r3}
 8003da8:	469e      	mov	lr, r3
 8003daa:	4770      	bx	lr
