// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "12/23/2020 09:31:04"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test_xor_int (
	inp1,
	inp2,
	outp);
input 	[7:0] inp1;
input 	[7:0] inp2;
output 	[31:0] outp;

// Design Ports Information
// outp[0]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[1]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[2]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[3]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[4]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[5]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[6]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[7]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[9]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[10]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[11]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[12]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[13]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[14]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[15]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[16]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[17]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[18]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[19]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[20]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[21]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[22]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[23]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[24]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[25]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[26]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[27]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[28]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[29]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[30]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outp[31]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inp1[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp2[0]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp1[1]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp2[1]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp1[2]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp2[2]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp1[3]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp2[3]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp1[4]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp2[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp1[5]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp2[5]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp1[6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp2[6]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp1[7]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inp2[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \temp~0_combout ;
wire \temp~1_combout ;
wire \temp~2_combout ;
wire \temp~3_combout ;
wire \temp~4_combout ;
wire \temp~5_combout ;
wire \temp~6_combout ;
wire \temp~7_combout ;
wire [7:0] \inp1~combout ;
wire [7:0] \inp2~combout ;


// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp1[0]));
// synopsys translate_off
defparam \inp1[0]~I .input_async_reset = "none";
defparam \inp1[0]~I .input_power_up = "low";
defparam \inp1[0]~I .input_register_mode = "none";
defparam \inp1[0]~I .input_sync_reset = "none";
defparam \inp1[0]~I .oe_async_reset = "none";
defparam \inp1[0]~I .oe_power_up = "low";
defparam \inp1[0]~I .oe_register_mode = "none";
defparam \inp1[0]~I .oe_sync_reset = "none";
defparam \inp1[0]~I .operation_mode = "input";
defparam \inp1[0]~I .output_async_reset = "none";
defparam \inp1[0]~I .output_power_up = "low";
defparam \inp1[0]~I .output_register_mode = "none";
defparam \inp1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp2[0]));
// synopsys translate_off
defparam \inp2[0]~I .input_async_reset = "none";
defparam \inp2[0]~I .input_power_up = "low";
defparam \inp2[0]~I .input_register_mode = "none";
defparam \inp2[0]~I .input_sync_reset = "none";
defparam \inp2[0]~I .oe_async_reset = "none";
defparam \inp2[0]~I .oe_power_up = "low";
defparam \inp2[0]~I .oe_register_mode = "none";
defparam \inp2[0]~I .oe_sync_reset = "none";
defparam \inp2[0]~I .operation_mode = "input";
defparam \inp2[0]~I .output_async_reset = "none";
defparam \inp2[0]~I .output_power_up = "low";
defparam \inp2[0]~I .output_register_mode = "none";
defparam \inp2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N16
cycloneii_lcell_comb \temp~0 (
// Equation(s):
// \temp~0_combout  = \inp1~combout [0] $ (\inp2~combout [0])

	.dataa(vcc),
	.datab(\inp1~combout [0]),
	.datac(vcc),
	.datad(\inp2~combout [0]),
	.cin(gnd),
	.combout(\temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \temp~0 .lut_mask = 16'h33CC;
defparam \temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp1[1]));
// synopsys translate_off
defparam \inp1[1]~I .input_async_reset = "none";
defparam \inp1[1]~I .input_power_up = "low";
defparam \inp1[1]~I .input_register_mode = "none";
defparam \inp1[1]~I .input_sync_reset = "none";
defparam \inp1[1]~I .oe_async_reset = "none";
defparam \inp1[1]~I .oe_power_up = "low";
defparam \inp1[1]~I .oe_register_mode = "none";
defparam \inp1[1]~I .oe_sync_reset = "none";
defparam \inp1[1]~I .operation_mode = "input";
defparam \inp1[1]~I .output_async_reset = "none";
defparam \inp1[1]~I .output_power_up = "low";
defparam \inp1[1]~I .output_register_mode = "none";
defparam \inp1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp2[1]));
// synopsys translate_off
defparam \inp2[1]~I .input_async_reset = "none";
defparam \inp2[1]~I .input_power_up = "low";
defparam \inp2[1]~I .input_register_mode = "none";
defparam \inp2[1]~I .input_sync_reset = "none";
defparam \inp2[1]~I .oe_async_reset = "none";
defparam \inp2[1]~I .oe_power_up = "low";
defparam \inp2[1]~I .oe_register_mode = "none";
defparam \inp2[1]~I .oe_sync_reset = "none";
defparam \inp2[1]~I .operation_mode = "input";
defparam \inp2[1]~I .output_async_reset = "none";
defparam \inp2[1]~I .output_power_up = "low";
defparam \inp2[1]~I .output_register_mode = "none";
defparam \inp2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y50_N0
cycloneii_lcell_comb \temp~1 (
// Equation(s):
// \temp~1_combout  = \inp1~combout [1] $ (\inp2~combout [1])

	.dataa(vcc),
	.datab(\inp1~combout [1]),
	.datac(vcc),
	.datad(\inp2~combout [1]),
	.cin(gnd),
	.combout(\temp~1_combout ),
	.cout());
// synopsys translate_off
defparam \temp~1 .lut_mask = 16'h33CC;
defparam \temp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp1[2]));
// synopsys translate_off
defparam \inp1[2]~I .input_async_reset = "none";
defparam \inp1[2]~I .input_power_up = "low";
defparam \inp1[2]~I .input_register_mode = "none";
defparam \inp1[2]~I .input_sync_reset = "none";
defparam \inp1[2]~I .oe_async_reset = "none";
defparam \inp1[2]~I .oe_power_up = "low";
defparam \inp1[2]~I .oe_register_mode = "none";
defparam \inp1[2]~I .oe_sync_reset = "none";
defparam \inp1[2]~I .operation_mode = "input";
defparam \inp1[2]~I .output_async_reset = "none";
defparam \inp1[2]~I .output_power_up = "low";
defparam \inp1[2]~I .output_register_mode = "none";
defparam \inp1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp2[2]));
// synopsys translate_off
defparam \inp2[2]~I .input_async_reset = "none";
defparam \inp2[2]~I .input_power_up = "low";
defparam \inp2[2]~I .input_register_mode = "none";
defparam \inp2[2]~I .input_sync_reset = "none";
defparam \inp2[2]~I .oe_async_reset = "none";
defparam \inp2[2]~I .oe_power_up = "low";
defparam \inp2[2]~I .oe_register_mode = "none";
defparam \inp2[2]~I .oe_sync_reset = "none";
defparam \inp2[2]~I .operation_mode = "input";
defparam \inp2[2]~I .output_async_reset = "none";
defparam \inp2[2]~I .output_power_up = "low";
defparam \inp2[2]~I .output_register_mode = "none";
defparam \inp2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N0
cycloneii_lcell_comb \temp~2 (
// Equation(s):
// \temp~2_combout  = \inp1~combout [2] $ (\inp2~combout [2])

	.dataa(\inp1~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inp2~combout [2]),
	.cin(gnd),
	.combout(\temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \temp~2 .lut_mask = 16'h55AA;
defparam \temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp2[3]));
// synopsys translate_off
defparam \inp2[3]~I .input_async_reset = "none";
defparam \inp2[3]~I .input_power_up = "low";
defparam \inp2[3]~I .input_register_mode = "none";
defparam \inp2[3]~I .input_sync_reset = "none";
defparam \inp2[3]~I .oe_async_reset = "none";
defparam \inp2[3]~I .oe_power_up = "low";
defparam \inp2[3]~I .oe_register_mode = "none";
defparam \inp2[3]~I .oe_sync_reset = "none";
defparam \inp2[3]~I .operation_mode = "input";
defparam \inp2[3]~I .output_async_reset = "none";
defparam \inp2[3]~I .output_power_up = "low";
defparam \inp2[3]~I .output_register_mode = "none";
defparam \inp2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp1[3]));
// synopsys translate_off
defparam \inp1[3]~I .input_async_reset = "none";
defparam \inp1[3]~I .input_power_up = "low";
defparam \inp1[3]~I .input_register_mode = "none";
defparam \inp1[3]~I .input_sync_reset = "none";
defparam \inp1[3]~I .oe_async_reset = "none";
defparam \inp1[3]~I .oe_power_up = "low";
defparam \inp1[3]~I .oe_register_mode = "none";
defparam \inp1[3]~I .oe_sync_reset = "none";
defparam \inp1[3]~I .operation_mode = "input";
defparam \inp1[3]~I .output_async_reset = "none";
defparam \inp1[3]~I .output_power_up = "low";
defparam \inp1[3]~I .output_register_mode = "none";
defparam \inp1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y39_N16
cycloneii_lcell_comb \temp~3 (
// Equation(s):
// \temp~3_combout  = \inp2~combout [3] $ (\inp1~combout [3])

	.dataa(\inp2~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inp1~combout [3]),
	.cin(gnd),
	.combout(\temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \temp~3 .lut_mask = 16'h55AA;
defparam \temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp1[4]));
// synopsys translate_off
defparam \inp1[4]~I .input_async_reset = "none";
defparam \inp1[4]~I .input_power_up = "low";
defparam \inp1[4]~I .input_register_mode = "none";
defparam \inp1[4]~I .input_sync_reset = "none";
defparam \inp1[4]~I .oe_async_reset = "none";
defparam \inp1[4]~I .oe_power_up = "low";
defparam \inp1[4]~I .oe_register_mode = "none";
defparam \inp1[4]~I .oe_sync_reset = "none";
defparam \inp1[4]~I .operation_mode = "input";
defparam \inp1[4]~I .output_async_reset = "none";
defparam \inp1[4]~I .output_power_up = "low";
defparam \inp1[4]~I .output_register_mode = "none";
defparam \inp1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp2[4]));
// synopsys translate_off
defparam \inp2[4]~I .input_async_reset = "none";
defparam \inp2[4]~I .input_power_up = "low";
defparam \inp2[4]~I .input_register_mode = "none";
defparam \inp2[4]~I .input_sync_reset = "none";
defparam \inp2[4]~I .oe_async_reset = "none";
defparam \inp2[4]~I .oe_power_up = "low";
defparam \inp2[4]~I .oe_register_mode = "none";
defparam \inp2[4]~I .oe_sync_reset = "none";
defparam \inp2[4]~I .operation_mode = "input";
defparam \inp2[4]~I .output_async_reset = "none";
defparam \inp2[4]~I .output_power_up = "low";
defparam \inp2[4]~I .output_register_mode = "none";
defparam \inp2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y50_N8
cycloneii_lcell_comb \temp~4 (
// Equation(s):
// \temp~4_combout  = \inp1~combout [4] $ (\inp2~combout [4])

	.dataa(\inp1~combout [4]),
	.datab(vcc),
	.datac(\inp2~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \temp~4 .lut_mask = 16'h5A5A;
defparam \temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp2~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp2[5]));
// synopsys translate_off
defparam \inp2[5]~I .input_async_reset = "none";
defparam \inp2[5]~I .input_power_up = "low";
defparam \inp2[5]~I .input_register_mode = "none";
defparam \inp2[5]~I .input_sync_reset = "none";
defparam \inp2[5]~I .oe_async_reset = "none";
defparam \inp2[5]~I .oe_power_up = "low";
defparam \inp2[5]~I .oe_register_mode = "none";
defparam \inp2[5]~I .oe_sync_reset = "none";
defparam \inp2[5]~I .operation_mode = "input";
defparam \inp2[5]~I .output_async_reset = "none";
defparam \inp2[5]~I .output_power_up = "low";
defparam \inp2[5]~I .output_register_mode = "none";
defparam \inp2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp1[5]));
// synopsys translate_off
defparam \inp1[5]~I .input_async_reset = "none";
defparam \inp1[5]~I .input_power_up = "low";
defparam \inp1[5]~I .input_register_mode = "none";
defparam \inp1[5]~I .input_sync_reset = "none";
defparam \inp1[5]~I .oe_async_reset = "none";
defparam \inp1[5]~I .oe_power_up = "low";
defparam \inp1[5]~I .oe_register_mode = "none";
defparam \inp1[5]~I .oe_sync_reset = "none";
defparam \inp1[5]~I .operation_mode = "input";
defparam \inp1[5]~I .output_async_reset = "none";
defparam \inp1[5]~I .output_power_up = "low";
defparam \inp1[5]~I .output_register_mode = "none";
defparam \inp1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N0
cycloneii_lcell_comb \temp~5 (
// Equation(s):
// \temp~5_combout  = \inp2~combout [5] $ (\inp1~combout [5])

	.dataa(vcc),
	.datab(\inp2~combout [5]),
	.datac(vcc),
	.datad(\inp1~combout [5]),
	.cin(gnd),
	.combout(\temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \temp~5 .lut_mask = 16'h33CC;
defparam \temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp2~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp2[6]));
// synopsys translate_off
defparam \inp2[6]~I .input_async_reset = "none";
defparam \inp2[6]~I .input_power_up = "low";
defparam \inp2[6]~I .input_register_mode = "none";
defparam \inp2[6]~I .input_sync_reset = "none";
defparam \inp2[6]~I .oe_async_reset = "none";
defparam \inp2[6]~I .oe_power_up = "low";
defparam \inp2[6]~I .oe_register_mode = "none";
defparam \inp2[6]~I .oe_sync_reset = "none";
defparam \inp2[6]~I .operation_mode = "input";
defparam \inp2[6]~I .output_async_reset = "none";
defparam \inp2[6]~I .output_power_up = "low";
defparam \inp2[6]~I .output_register_mode = "none";
defparam \inp2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp1[6]));
// synopsys translate_off
defparam \inp1[6]~I .input_async_reset = "none";
defparam \inp1[6]~I .input_power_up = "low";
defparam \inp1[6]~I .input_register_mode = "none";
defparam \inp1[6]~I .input_sync_reset = "none";
defparam \inp1[6]~I .oe_async_reset = "none";
defparam \inp1[6]~I .oe_power_up = "low";
defparam \inp1[6]~I .oe_register_mode = "none";
defparam \inp1[6]~I .oe_sync_reset = "none";
defparam \inp1[6]~I .operation_mode = "input";
defparam \inp1[6]~I .output_async_reset = "none";
defparam \inp1[6]~I .output_power_up = "low";
defparam \inp1[6]~I .output_register_mode = "none";
defparam \inp1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N0
cycloneii_lcell_comb \temp~6 (
// Equation(s):
// \temp~6_combout  = \inp2~combout [6] $ (\inp1~combout [6])

	.dataa(\inp2~combout [6]),
	.datab(vcc),
	.datac(\inp1~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \temp~6 .lut_mask = 16'h5A5A;
defparam \temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp2~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp2[7]));
// synopsys translate_off
defparam \inp2[7]~I .input_async_reset = "none";
defparam \inp2[7]~I .input_power_up = "low";
defparam \inp2[7]~I .input_register_mode = "none";
defparam \inp2[7]~I .input_sync_reset = "none";
defparam \inp2[7]~I .oe_async_reset = "none";
defparam \inp2[7]~I .oe_power_up = "low";
defparam \inp2[7]~I .oe_register_mode = "none";
defparam \inp2[7]~I .oe_sync_reset = "none";
defparam \inp2[7]~I .operation_mode = "input";
defparam \inp2[7]~I .output_async_reset = "none";
defparam \inp2[7]~I .output_power_up = "low";
defparam \inp2[7]~I .output_register_mode = "none";
defparam \inp2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inp1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inp1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inp1[7]));
// synopsys translate_off
defparam \inp1[7]~I .input_async_reset = "none";
defparam \inp1[7]~I .input_power_up = "low";
defparam \inp1[7]~I .input_register_mode = "none";
defparam \inp1[7]~I .input_sync_reset = "none";
defparam \inp1[7]~I .oe_async_reset = "none";
defparam \inp1[7]~I .oe_power_up = "low";
defparam \inp1[7]~I .oe_register_mode = "none";
defparam \inp1[7]~I .oe_sync_reset = "none";
defparam \inp1[7]~I .operation_mode = "input";
defparam \inp1[7]~I .output_async_reset = "none";
defparam \inp1[7]~I .output_power_up = "low";
defparam \inp1[7]~I .output_register_mode = "none";
defparam \inp1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y50_N0
cycloneii_lcell_comb \temp~7 (
// Equation(s):
// \temp~7_combout  = \inp2~combout [7] $ (\inp1~combout [7])

	.dataa(vcc),
	.datab(\inp2~combout [7]),
	.datac(vcc),
	.datad(\inp1~combout [7]),
	.cin(gnd),
	.combout(\temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \temp~7 .lut_mask = 16'h33CC;
defparam \temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[0]~I (
	.datain(\temp~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[0]));
// synopsys translate_off
defparam \outp[0]~I .input_async_reset = "none";
defparam \outp[0]~I .input_power_up = "low";
defparam \outp[0]~I .input_register_mode = "none";
defparam \outp[0]~I .input_sync_reset = "none";
defparam \outp[0]~I .oe_async_reset = "none";
defparam \outp[0]~I .oe_power_up = "low";
defparam \outp[0]~I .oe_register_mode = "none";
defparam \outp[0]~I .oe_sync_reset = "none";
defparam \outp[0]~I .operation_mode = "output";
defparam \outp[0]~I .output_async_reset = "none";
defparam \outp[0]~I .output_power_up = "low";
defparam \outp[0]~I .output_register_mode = "none";
defparam \outp[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[1]~I (
	.datain(\temp~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[1]));
// synopsys translate_off
defparam \outp[1]~I .input_async_reset = "none";
defparam \outp[1]~I .input_power_up = "low";
defparam \outp[1]~I .input_register_mode = "none";
defparam \outp[1]~I .input_sync_reset = "none";
defparam \outp[1]~I .oe_async_reset = "none";
defparam \outp[1]~I .oe_power_up = "low";
defparam \outp[1]~I .oe_register_mode = "none";
defparam \outp[1]~I .oe_sync_reset = "none";
defparam \outp[1]~I .operation_mode = "output";
defparam \outp[1]~I .output_async_reset = "none";
defparam \outp[1]~I .output_power_up = "low";
defparam \outp[1]~I .output_register_mode = "none";
defparam \outp[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[2]~I (
	.datain(\temp~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[2]));
// synopsys translate_off
defparam \outp[2]~I .input_async_reset = "none";
defparam \outp[2]~I .input_power_up = "low";
defparam \outp[2]~I .input_register_mode = "none";
defparam \outp[2]~I .input_sync_reset = "none";
defparam \outp[2]~I .oe_async_reset = "none";
defparam \outp[2]~I .oe_power_up = "low";
defparam \outp[2]~I .oe_register_mode = "none";
defparam \outp[2]~I .oe_sync_reset = "none";
defparam \outp[2]~I .operation_mode = "output";
defparam \outp[2]~I .output_async_reset = "none";
defparam \outp[2]~I .output_power_up = "low";
defparam \outp[2]~I .output_register_mode = "none";
defparam \outp[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[3]~I (
	.datain(\temp~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[3]));
// synopsys translate_off
defparam \outp[3]~I .input_async_reset = "none";
defparam \outp[3]~I .input_power_up = "low";
defparam \outp[3]~I .input_register_mode = "none";
defparam \outp[3]~I .input_sync_reset = "none";
defparam \outp[3]~I .oe_async_reset = "none";
defparam \outp[3]~I .oe_power_up = "low";
defparam \outp[3]~I .oe_register_mode = "none";
defparam \outp[3]~I .oe_sync_reset = "none";
defparam \outp[3]~I .operation_mode = "output";
defparam \outp[3]~I .output_async_reset = "none";
defparam \outp[3]~I .output_power_up = "low";
defparam \outp[3]~I .output_register_mode = "none";
defparam \outp[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[4]~I (
	.datain(\temp~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[4]));
// synopsys translate_off
defparam \outp[4]~I .input_async_reset = "none";
defparam \outp[4]~I .input_power_up = "low";
defparam \outp[4]~I .input_register_mode = "none";
defparam \outp[4]~I .input_sync_reset = "none";
defparam \outp[4]~I .oe_async_reset = "none";
defparam \outp[4]~I .oe_power_up = "low";
defparam \outp[4]~I .oe_register_mode = "none";
defparam \outp[4]~I .oe_sync_reset = "none";
defparam \outp[4]~I .operation_mode = "output";
defparam \outp[4]~I .output_async_reset = "none";
defparam \outp[4]~I .output_power_up = "low";
defparam \outp[4]~I .output_register_mode = "none";
defparam \outp[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[5]~I (
	.datain(\temp~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[5]));
// synopsys translate_off
defparam \outp[5]~I .input_async_reset = "none";
defparam \outp[5]~I .input_power_up = "low";
defparam \outp[5]~I .input_register_mode = "none";
defparam \outp[5]~I .input_sync_reset = "none";
defparam \outp[5]~I .oe_async_reset = "none";
defparam \outp[5]~I .oe_power_up = "low";
defparam \outp[5]~I .oe_register_mode = "none";
defparam \outp[5]~I .oe_sync_reset = "none";
defparam \outp[5]~I .operation_mode = "output";
defparam \outp[5]~I .output_async_reset = "none";
defparam \outp[5]~I .output_power_up = "low";
defparam \outp[5]~I .output_register_mode = "none";
defparam \outp[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[6]~I (
	.datain(\temp~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[6]));
// synopsys translate_off
defparam \outp[6]~I .input_async_reset = "none";
defparam \outp[6]~I .input_power_up = "low";
defparam \outp[6]~I .input_register_mode = "none";
defparam \outp[6]~I .input_sync_reset = "none";
defparam \outp[6]~I .oe_async_reset = "none";
defparam \outp[6]~I .oe_power_up = "low";
defparam \outp[6]~I .oe_register_mode = "none";
defparam \outp[6]~I .oe_sync_reset = "none";
defparam \outp[6]~I .operation_mode = "output";
defparam \outp[6]~I .output_async_reset = "none";
defparam \outp[6]~I .output_power_up = "low";
defparam \outp[6]~I .output_register_mode = "none";
defparam \outp[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[7]~I (
	.datain(\temp~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[7]));
// synopsys translate_off
defparam \outp[7]~I .input_async_reset = "none";
defparam \outp[7]~I .input_power_up = "low";
defparam \outp[7]~I .input_register_mode = "none";
defparam \outp[7]~I .input_sync_reset = "none";
defparam \outp[7]~I .oe_async_reset = "none";
defparam \outp[7]~I .oe_power_up = "low";
defparam \outp[7]~I .oe_register_mode = "none";
defparam \outp[7]~I .oe_sync_reset = "none";
defparam \outp[7]~I .operation_mode = "output";
defparam \outp[7]~I .output_async_reset = "none";
defparam \outp[7]~I .output_power_up = "low";
defparam \outp[7]~I .output_register_mode = "none";
defparam \outp[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[8]));
// synopsys translate_off
defparam \outp[8]~I .input_async_reset = "none";
defparam \outp[8]~I .input_power_up = "low";
defparam \outp[8]~I .input_register_mode = "none";
defparam \outp[8]~I .input_sync_reset = "none";
defparam \outp[8]~I .oe_async_reset = "none";
defparam \outp[8]~I .oe_power_up = "low";
defparam \outp[8]~I .oe_register_mode = "none";
defparam \outp[8]~I .oe_sync_reset = "none";
defparam \outp[8]~I .operation_mode = "output";
defparam \outp[8]~I .output_async_reset = "none";
defparam \outp[8]~I .output_power_up = "low";
defparam \outp[8]~I .output_register_mode = "none";
defparam \outp[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[9]));
// synopsys translate_off
defparam \outp[9]~I .input_async_reset = "none";
defparam \outp[9]~I .input_power_up = "low";
defparam \outp[9]~I .input_register_mode = "none";
defparam \outp[9]~I .input_sync_reset = "none";
defparam \outp[9]~I .oe_async_reset = "none";
defparam \outp[9]~I .oe_power_up = "low";
defparam \outp[9]~I .oe_register_mode = "none";
defparam \outp[9]~I .oe_sync_reset = "none";
defparam \outp[9]~I .operation_mode = "output";
defparam \outp[9]~I .output_async_reset = "none";
defparam \outp[9]~I .output_power_up = "low";
defparam \outp[9]~I .output_register_mode = "none";
defparam \outp[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[10]));
// synopsys translate_off
defparam \outp[10]~I .input_async_reset = "none";
defparam \outp[10]~I .input_power_up = "low";
defparam \outp[10]~I .input_register_mode = "none";
defparam \outp[10]~I .input_sync_reset = "none";
defparam \outp[10]~I .oe_async_reset = "none";
defparam \outp[10]~I .oe_power_up = "low";
defparam \outp[10]~I .oe_register_mode = "none";
defparam \outp[10]~I .oe_sync_reset = "none";
defparam \outp[10]~I .operation_mode = "output";
defparam \outp[10]~I .output_async_reset = "none";
defparam \outp[10]~I .output_power_up = "low";
defparam \outp[10]~I .output_register_mode = "none";
defparam \outp[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[11]));
// synopsys translate_off
defparam \outp[11]~I .input_async_reset = "none";
defparam \outp[11]~I .input_power_up = "low";
defparam \outp[11]~I .input_register_mode = "none";
defparam \outp[11]~I .input_sync_reset = "none";
defparam \outp[11]~I .oe_async_reset = "none";
defparam \outp[11]~I .oe_power_up = "low";
defparam \outp[11]~I .oe_register_mode = "none";
defparam \outp[11]~I .oe_sync_reset = "none";
defparam \outp[11]~I .operation_mode = "output";
defparam \outp[11]~I .output_async_reset = "none";
defparam \outp[11]~I .output_power_up = "low";
defparam \outp[11]~I .output_register_mode = "none";
defparam \outp[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[12]));
// synopsys translate_off
defparam \outp[12]~I .input_async_reset = "none";
defparam \outp[12]~I .input_power_up = "low";
defparam \outp[12]~I .input_register_mode = "none";
defparam \outp[12]~I .input_sync_reset = "none";
defparam \outp[12]~I .oe_async_reset = "none";
defparam \outp[12]~I .oe_power_up = "low";
defparam \outp[12]~I .oe_register_mode = "none";
defparam \outp[12]~I .oe_sync_reset = "none";
defparam \outp[12]~I .operation_mode = "output";
defparam \outp[12]~I .output_async_reset = "none";
defparam \outp[12]~I .output_power_up = "low";
defparam \outp[12]~I .output_register_mode = "none";
defparam \outp[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[13]));
// synopsys translate_off
defparam \outp[13]~I .input_async_reset = "none";
defparam \outp[13]~I .input_power_up = "low";
defparam \outp[13]~I .input_register_mode = "none";
defparam \outp[13]~I .input_sync_reset = "none";
defparam \outp[13]~I .oe_async_reset = "none";
defparam \outp[13]~I .oe_power_up = "low";
defparam \outp[13]~I .oe_register_mode = "none";
defparam \outp[13]~I .oe_sync_reset = "none";
defparam \outp[13]~I .operation_mode = "output";
defparam \outp[13]~I .output_async_reset = "none";
defparam \outp[13]~I .output_power_up = "low";
defparam \outp[13]~I .output_register_mode = "none";
defparam \outp[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[14]));
// synopsys translate_off
defparam \outp[14]~I .input_async_reset = "none";
defparam \outp[14]~I .input_power_up = "low";
defparam \outp[14]~I .input_register_mode = "none";
defparam \outp[14]~I .input_sync_reset = "none";
defparam \outp[14]~I .oe_async_reset = "none";
defparam \outp[14]~I .oe_power_up = "low";
defparam \outp[14]~I .oe_register_mode = "none";
defparam \outp[14]~I .oe_sync_reset = "none";
defparam \outp[14]~I .operation_mode = "output";
defparam \outp[14]~I .output_async_reset = "none";
defparam \outp[14]~I .output_power_up = "low";
defparam \outp[14]~I .output_register_mode = "none";
defparam \outp[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[15]));
// synopsys translate_off
defparam \outp[15]~I .input_async_reset = "none";
defparam \outp[15]~I .input_power_up = "low";
defparam \outp[15]~I .input_register_mode = "none";
defparam \outp[15]~I .input_sync_reset = "none";
defparam \outp[15]~I .oe_async_reset = "none";
defparam \outp[15]~I .oe_power_up = "low";
defparam \outp[15]~I .oe_register_mode = "none";
defparam \outp[15]~I .oe_sync_reset = "none";
defparam \outp[15]~I .operation_mode = "output";
defparam \outp[15]~I .output_async_reset = "none";
defparam \outp[15]~I .output_power_up = "low";
defparam \outp[15]~I .output_register_mode = "none";
defparam \outp[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[16]));
// synopsys translate_off
defparam \outp[16]~I .input_async_reset = "none";
defparam \outp[16]~I .input_power_up = "low";
defparam \outp[16]~I .input_register_mode = "none";
defparam \outp[16]~I .input_sync_reset = "none";
defparam \outp[16]~I .oe_async_reset = "none";
defparam \outp[16]~I .oe_power_up = "low";
defparam \outp[16]~I .oe_register_mode = "none";
defparam \outp[16]~I .oe_sync_reset = "none";
defparam \outp[16]~I .operation_mode = "output";
defparam \outp[16]~I .output_async_reset = "none";
defparam \outp[16]~I .output_power_up = "low";
defparam \outp[16]~I .output_register_mode = "none";
defparam \outp[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[17]));
// synopsys translate_off
defparam \outp[17]~I .input_async_reset = "none";
defparam \outp[17]~I .input_power_up = "low";
defparam \outp[17]~I .input_register_mode = "none";
defparam \outp[17]~I .input_sync_reset = "none";
defparam \outp[17]~I .oe_async_reset = "none";
defparam \outp[17]~I .oe_power_up = "low";
defparam \outp[17]~I .oe_register_mode = "none";
defparam \outp[17]~I .oe_sync_reset = "none";
defparam \outp[17]~I .operation_mode = "output";
defparam \outp[17]~I .output_async_reset = "none";
defparam \outp[17]~I .output_power_up = "low";
defparam \outp[17]~I .output_register_mode = "none";
defparam \outp[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[18]));
// synopsys translate_off
defparam \outp[18]~I .input_async_reset = "none";
defparam \outp[18]~I .input_power_up = "low";
defparam \outp[18]~I .input_register_mode = "none";
defparam \outp[18]~I .input_sync_reset = "none";
defparam \outp[18]~I .oe_async_reset = "none";
defparam \outp[18]~I .oe_power_up = "low";
defparam \outp[18]~I .oe_register_mode = "none";
defparam \outp[18]~I .oe_sync_reset = "none";
defparam \outp[18]~I .operation_mode = "output";
defparam \outp[18]~I .output_async_reset = "none";
defparam \outp[18]~I .output_power_up = "low";
defparam \outp[18]~I .output_register_mode = "none";
defparam \outp[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[19]));
// synopsys translate_off
defparam \outp[19]~I .input_async_reset = "none";
defparam \outp[19]~I .input_power_up = "low";
defparam \outp[19]~I .input_register_mode = "none";
defparam \outp[19]~I .input_sync_reset = "none";
defparam \outp[19]~I .oe_async_reset = "none";
defparam \outp[19]~I .oe_power_up = "low";
defparam \outp[19]~I .oe_register_mode = "none";
defparam \outp[19]~I .oe_sync_reset = "none";
defparam \outp[19]~I .operation_mode = "output";
defparam \outp[19]~I .output_async_reset = "none";
defparam \outp[19]~I .output_power_up = "low";
defparam \outp[19]~I .output_register_mode = "none";
defparam \outp[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[20]));
// synopsys translate_off
defparam \outp[20]~I .input_async_reset = "none";
defparam \outp[20]~I .input_power_up = "low";
defparam \outp[20]~I .input_register_mode = "none";
defparam \outp[20]~I .input_sync_reset = "none";
defparam \outp[20]~I .oe_async_reset = "none";
defparam \outp[20]~I .oe_power_up = "low";
defparam \outp[20]~I .oe_register_mode = "none";
defparam \outp[20]~I .oe_sync_reset = "none";
defparam \outp[20]~I .operation_mode = "output";
defparam \outp[20]~I .output_async_reset = "none";
defparam \outp[20]~I .output_power_up = "low";
defparam \outp[20]~I .output_register_mode = "none";
defparam \outp[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[21]));
// synopsys translate_off
defparam \outp[21]~I .input_async_reset = "none";
defparam \outp[21]~I .input_power_up = "low";
defparam \outp[21]~I .input_register_mode = "none";
defparam \outp[21]~I .input_sync_reset = "none";
defparam \outp[21]~I .oe_async_reset = "none";
defparam \outp[21]~I .oe_power_up = "low";
defparam \outp[21]~I .oe_register_mode = "none";
defparam \outp[21]~I .oe_sync_reset = "none";
defparam \outp[21]~I .operation_mode = "output";
defparam \outp[21]~I .output_async_reset = "none";
defparam \outp[21]~I .output_power_up = "low";
defparam \outp[21]~I .output_register_mode = "none";
defparam \outp[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[22]));
// synopsys translate_off
defparam \outp[22]~I .input_async_reset = "none";
defparam \outp[22]~I .input_power_up = "low";
defparam \outp[22]~I .input_register_mode = "none";
defparam \outp[22]~I .input_sync_reset = "none";
defparam \outp[22]~I .oe_async_reset = "none";
defparam \outp[22]~I .oe_power_up = "low";
defparam \outp[22]~I .oe_register_mode = "none";
defparam \outp[22]~I .oe_sync_reset = "none";
defparam \outp[22]~I .operation_mode = "output";
defparam \outp[22]~I .output_async_reset = "none";
defparam \outp[22]~I .output_power_up = "low";
defparam \outp[22]~I .output_register_mode = "none";
defparam \outp[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[23]));
// synopsys translate_off
defparam \outp[23]~I .input_async_reset = "none";
defparam \outp[23]~I .input_power_up = "low";
defparam \outp[23]~I .input_register_mode = "none";
defparam \outp[23]~I .input_sync_reset = "none";
defparam \outp[23]~I .oe_async_reset = "none";
defparam \outp[23]~I .oe_power_up = "low";
defparam \outp[23]~I .oe_register_mode = "none";
defparam \outp[23]~I .oe_sync_reset = "none";
defparam \outp[23]~I .operation_mode = "output";
defparam \outp[23]~I .output_async_reset = "none";
defparam \outp[23]~I .output_power_up = "low";
defparam \outp[23]~I .output_register_mode = "none";
defparam \outp[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[24]));
// synopsys translate_off
defparam \outp[24]~I .input_async_reset = "none";
defparam \outp[24]~I .input_power_up = "low";
defparam \outp[24]~I .input_register_mode = "none";
defparam \outp[24]~I .input_sync_reset = "none";
defparam \outp[24]~I .oe_async_reset = "none";
defparam \outp[24]~I .oe_power_up = "low";
defparam \outp[24]~I .oe_register_mode = "none";
defparam \outp[24]~I .oe_sync_reset = "none";
defparam \outp[24]~I .operation_mode = "output";
defparam \outp[24]~I .output_async_reset = "none";
defparam \outp[24]~I .output_power_up = "low";
defparam \outp[24]~I .output_register_mode = "none";
defparam \outp[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[25]));
// synopsys translate_off
defparam \outp[25]~I .input_async_reset = "none";
defparam \outp[25]~I .input_power_up = "low";
defparam \outp[25]~I .input_register_mode = "none";
defparam \outp[25]~I .input_sync_reset = "none";
defparam \outp[25]~I .oe_async_reset = "none";
defparam \outp[25]~I .oe_power_up = "low";
defparam \outp[25]~I .oe_register_mode = "none";
defparam \outp[25]~I .oe_sync_reset = "none";
defparam \outp[25]~I .operation_mode = "output";
defparam \outp[25]~I .output_async_reset = "none";
defparam \outp[25]~I .output_power_up = "low";
defparam \outp[25]~I .output_register_mode = "none";
defparam \outp[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[26]));
// synopsys translate_off
defparam \outp[26]~I .input_async_reset = "none";
defparam \outp[26]~I .input_power_up = "low";
defparam \outp[26]~I .input_register_mode = "none";
defparam \outp[26]~I .input_sync_reset = "none";
defparam \outp[26]~I .oe_async_reset = "none";
defparam \outp[26]~I .oe_power_up = "low";
defparam \outp[26]~I .oe_register_mode = "none";
defparam \outp[26]~I .oe_sync_reset = "none";
defparam \outp[26]~I .operation_mode = "output";
defparam \outp[26]~I .output_async_reset = "none";
defparam \outp[26]~I .output_power_up = "low";
defparam \outp[26]~I .output_register_mode = "none";
defparam \outp[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[27]));
// synopsys translate_off
defparam \outp[27]~I .input_async_reset = "none";
defparam \outp[27]~I .input_power_up = "low";
defparam \outp[27]~I .input_register_mode = "none";
defparam \outp[27]~I .input_sync_reset = "none";
defparam \outp[27]~I .oe_async_reset = "none";
defparam \outp[27]~I .oe_power_up = "low";
defparam \outp[27]~I .oe_register_mode = "none";
defparam \outp[27]~I .oe_sync_reset = "none";
defparam \outp[27]~I .operation_mode = "output";
defparam \outp[27]~I .output_async_reset = "none";
defparam \outp[27]~I .output_power_up = "low";
defparam \outp[27]~I .output_register_mode = "none";
defparam \outp[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[28]));
// synopsys translate_off
defparam \outp[28]~I .input_async_reset = "none";
defparam \outp[28]~I .input_power_up = "low";
defparam \outp[28]~I .input_register_mode = "none";
defparam \outp[28]~I .input_sync_reset = "none";
defparam \outp[28]~I .oe_async_reset = "none";
defparam \outp[28]~I .oe_power_up = "low";
defparam \outp[28]~I .oe_register_mode = "none";
defparam \outp[28]~I .oe_sync_reset = "none";
defparam \outp[28]~I .operation_mode = "output";
defparam \outp[28]~I .output_async_reset = "none";
defparam \outp[28]~I .output_power_up = "low";
defparam \outp[28]~I .output_register_mode = "none";
defparam \outp[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[29]));
// synopsys translate_off
defparam \outp[29]~I .input_async_reset = "none";
defparam \outp[29]~I .input_power_up = "low";
defparam \outp[29]~I .input_register_mode = "none";
defparam \outp[29]~I .input_sync_reset = "none";
defparam \outp[29]~I .oe_async_reset = "none";
defparam \outp[29]~I .oe_power_up = "low";
defparam \outp[29]~I .oe_register_mode = "none";
defparam \outp[29]~I .oe_sync_reset = "none";
defparam \outp[29]~I .operation_mode = "output";
defparam \outp[29]~I .output_async_reset = "none";
defparam \outp[29]~I .output_power_up = "low";
defparam \outp[29]~I .output_register_mode = "none";
defparam \outp[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[30]));
// synopsys translate_off
defparam \outp[30]~I .input_async_reset = "none";
defparam \outp[30]~I .input_power_up = "low";
defparam \outp[30]~I .input_register_mode = "none";
defparam \outp[30]~I .input_sync_reset = "none";
defparam \outp[30]~I .oe_async_reset = "none";
defparam \outp[30]~I .oe_power_up = "low";
defparam \outp[30]~I .oe_register_mode = "none";
defparam \outp[30]~I .oe_sync_reset = "none";
defparam \outp[30]~I .operation_mode = "output";
defparam \outp[30]~I .output_async_reset = "none";
defparam \outp[30]~I .output_power_up = "low";
defparam \outp[30]~I .output_register_mode = "none";
defparam \outp[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outp[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outp[31]));
// synopsys translate_off
defparam \outp[31]~I .input_async_reset = "none";
defparam \outp[31]~I .input_power_up = "low";
defparam \outp[31]~I .input_register_mode = "none";
defparam \outp[31]~I .input_sync_reset = "none";
defparam \outp[31]~I .oe_async_reset = "none";
defparam \outp[31]~I .oe_power_up = "low";
defparam \outp[31]~I .oe_register_mode = "none";
defparam \outp[31]~I .oe_sync_reset = "none";
defparam \outp[31]~I .operation_mode = "output";
defparam \outp[31]~I .output_async_reset = "none";
defparam \outp[31]~I .output_power_up = "low";
defparam \outp[31]~I .output_register_mode = "none";
defparam \outp[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
