Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muestra' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:167]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muestra' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:176]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muestra' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:183]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:191]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muestra' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:192]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:198]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muestra' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:199]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'BFOut_up' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'BFOut_down' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 4 for port 'BlqOut_up' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:242]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'BlqOut_down' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:243]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 14 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:258]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:45]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'sat_in' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:54]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:266]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:278]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 14 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:285]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:296]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:304]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=3)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=3)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=3)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=3)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=3)
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.sat(NBITS_IN=7,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=6,NBITS_OUT=...
Compiling module xil_defaultlib.sat(NBITS_IN=8,NBITS_OUT=2)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=7,NBITS_OUT=...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
