Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: x_HMC_src.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "x_HMC_src.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "x_HMC_src"
Output Format                      : NGC
Target Device                      : xc3s50a-5-vq100

---- Source Options
Top Module Name                    : x_HMC_src
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/karboski/git/HCR_instrument/src/HMC_Redesign/HMC_src.vhd" in Library work.
Architecture behavioral of Entity hmc_src is up to date.
Compiling vhdl file "/home/karboski/git/HCR_instrument/src/HMC_Redesign/x_HMC_src.vhd" in Library work.
Entity <x_hmc_src> compiled.
Entity <x_hmc_src> (Architecture <x_hmc_src>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <x_HMC_src> in library <work> (architecture <x_hmc_src>) with generics.
	TESTBENCH_MODE = false

Analyzing hierarchy for entity <HMC_src> in library <work> (architecture <behavioral>) with generics.
	TESTBENCH_MODE = false


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <x_HMC_src> in library <work> (Architecture <x_hmc_src>).
	TESTBENCH_MODE = false
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "CLKIN_PERIOD =  64.0000000000000000" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM1> in unit <x_HMC_src>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM1> in unit <x_HMC_src>.
WARNING:Xst:819 - "/home/karboski/git/HCR_instrument/src/HMC_Redesign/x_HMC_src.vhd" line 224: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RESETn_CPCI>
WARNING:Xst:819 - "/home/karboski/git/HCR_instrument/src/HMC_Redesign/x_HMC_src.vhd" line 245: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <dcm_locked>
Entity <x_HMC_src> analyzed. Unit <x_HMC_src> generated.

Analyzing generic Entity <HMC_src> in library <work> (Architecture <behavioral>).
	TESTBENCH_MODE = false
WARNING:Xst:790 - "/home/karboski/git/HCR_instrument/src/HMC_Redesign/HMC_src.vhd" line 594: Index value(s) does not match array range, simulation mismatch.
Entity <HMC_src> analyzed. Unit <HMC_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <HMC_src>.
    Related source file is "/home/karboski/git/HCR_instrument/src/HMC_Redesign/HMC_src.vhd".
WARNING:Xst:1780 - Signal <ops_mode_730_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ops_mode_730_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <NOISE_SOURCE_EN> equivalent to <cmd_wg_sw_pos> has been removed
    Register <WG_SW_CTRL_TERMn> equivalent to <cmd_wg_sw_pos> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 27                                             |
    | Inputs             | 11                                             |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESETn                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <pulse_mode>.
    Using one-hot encoding for signal <next_pulse_mode_v$mux0001>.
    Using one-hot encoding for signal <prev_state>.
    Found 1-bit register for signal <HVn_FLAG>.
    Found 1-bit register for signal <MOD_PULSE_HMC>.
    Found 1-bit register for signal <WG_SW_CTRL_NOISEn>.
    Found 1-bit register for signal <WG_SW_ERROR>.
    Found 1-bit register for signal <cmd_wg_sw_pos>.
    Found 1-bit register for signal <count_enable>.
    Found 1-bit register for signal <ems_1_error>.
    Found 1-bit register for signal <ems_2_error>.
    Found 1-bit register for signal <ems_3_error>.
    Found 1-bit register for signal <ems_45_error>.
    Found 1-bit register for signal <ems_67_error>.
    Found 1-bit register for signal <ems_error_prt>.
    Found 7-bit register for signal <ems_out_i>.
    Found 8-bit register for signal <ems_rx_count>.
    Found 8-bit adder for signal <ems_rx_count$addsub0000> created at line 537.
    Found 1-bit register for signal <ems_rx_count_enable>.
    Found 7-bit register for signal <ems_rx_error_vector>.
    Found 7-bit xor2 for signal <ems_rx_error_vector$xor0000> created at line 324.
    Found 1-bit register for signal <ems_rx_ok>.
    Found 8-bit register for signal <ems_tx_count>.
    Found 8-bit adder for signal <ems_tx_count$addsub0000> created at line 515.
    Found 1-bit register for signal <ems_tx_count_enable>.
    Found 1-bit register for signal <ems_tx_error>.
    Found 7-bit register for signal <ems_tx_error_vector>.
    Found 7-bit xor2 for signal <ems_tx_error_vector$xor0000> created at line 323.
    Found 1-bit register for signal <ems_tx_ok>.
    Found 1-bit register for signal <end_cycle>.
    Found 28-bit register for signal <hv_count>.
    Found 28-bit adder for signal <hv_count$addsub0000> created at line 441.
    Found 1-bit register for signal <hv_powerup_dly>.
    Found 1-bit register for signal <l_ems_trig>.
    Found 1-bit register for signal <l_rx_ems_switch_dly>.
    Found 1-bit register for signal <l_rx_gate>.
    Found 1-bit register for signal <l_tx_ems_switch_dly>.
    Found 1-bit register for signal <mod_pulse_error>.
    Found 4-bit register for signal <prev_state>.
    Found 7-bit register for signal <pulse_mode>.
    Found 1-bit register for signal <rx_ems_switch_dly>.
    Found 1-bit register for signal <T0_reg>.
    Found 1-bit register for signal <tx_ems_switch_dly>.
    Found 28-bit register for signal <U6_count>.
    Found 28-bit adder for signal <U6_count$addsub0000> created at line 466.
    Found 1-bit register for signal <U6_count_enable>.
    Found 1-bit register for signal <U6_dly>.
    Found 25-bit register for signal <wg_count>.
    Found 25-bit adder for signal <wg_count$addsub0000> created at line 305.
    Found 1-bit register for signal <wg_dly>.
    Found 1-bit xor2 for signal <wg_dly$xor0000> created at line 292.
    Found 1-bit register for signal <wg_stat_ok>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 156 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <HMC_src> synthesized.


Synthesizing Unit <x_HMC_src>.
    Related source file is "/home/karboski/git/HCR_instrument/src/HMC_Redesign/x_HMC_src.vhd".
    Found 1-bit register for signal <HVn_FLAG>.
    Found 7-bit register for signal <EMS_OUT>.
    Found 1-bit register for signal <MOD_PULSE_HMC>.
    Found 1-bit register for signal <SYNC_PULSE_HMC>.
    Found 1-bit register for signal <HV_ON_HMC>.
    Found 1-bit register for signal <FIL_ON_HMC>.
    Found 1-bit register for signal <WG_SW_CTRL_TERMn>.
    Found 1-bit register for signal <WG_SW_CTRL_NOISEn>.
    Found 1-bit register for signal <NOISE_SOURCE_EN>.
    Found 1-bit register for signal <WG_SW_ERROR>.
    Found 1-bit register for signal <MOD_PULSE_DISABLE>.
    Found 1-bit register for signal <EMS_ERROR_1>.
    Found 1-bit register for signal <EMS_ERROR_2>.
    Found 1-bit register for signal <EMS_ERROR_3>.
    Found 1-bit register for signal <EMS_ERROR_45>.
    Found 1-bit register for signal <EMS_ERROR_67>.
    Found 1-bit register for signal <EMS_ERROR_EVENT>.
    Found 1-bit register for signal <SPARE_STATUS0>.
    Found 1-bit register for signal <SPARE_STATUS1>.
    Found 1-bit register for signal <U6_OE>.
    Found 1-bit register for signal <SPARE2>.
    Found 1-bit register for signal <SPARE3>.
    Found 7-bit register for signal <BIT_EMS_i>.
    Found 1-bit register for signal <dcm_reset>.
    Found 1-bit register for signal <EMS_PWR_ERROR_i>.
    Found 1-bit register for signal <EMS_TRIG_i>.
    Found 1-bit register for signal <FIL_ON_730_i>.
    Found 1-bit register for signal <HV_ON_730_i>.
    Found 1-bit register for signal <HVn_CMD_PENTEK_i>.
    Found 1-bit register for signal <MOD_PULSE_i>.
    Found 3-bit register for signal <OPS_MODE_730_i>.
    Found 3-bit register for signal <OPS_MODE_730_reg>.
    Found 3-bit register for signal <OPS_MODE_730_reg2>.
    Found 3-bit register for signal <OPS_MODE_730_reg3>.
    Found 1-bit register for signal <resetn>.
    Found 1-bit register for signal <RX_GATE_i>.
    Found 1-bit register for signal <STATUS_ACK_i>.
    Found 1-bit register for signal <SYNC_PULSE_CLK_i>.
    Found 1-bit register for signal <T0_i>.
    Found 1-bit register for signal <TEST_BIT_0_i>.
    Found 1-bit register for signal <TEST_BIT_1_i>.
    Found 1-bit register for signal <WG_SW_NOISEn_i>.
    Found 1-bit register for signal <WG_SW_TERMn_i>.
    Summary:
	inferred  63 D-type flip-flop(s).
Unit <x_HMC_src> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 25-bit adder                                          : 1
 28-bit adder                                          : 2
 8-bit adder                                           : 2
# Registers                                            : 83
 1-bit register                                        : 67
 25-bit register                                       : 1
 28-bit register                                       : 2
 3-bit register                                        : 4
 4-bit register                                        : 1
 7-bit register                                        : 6
 8-bit register                                        : 2
# Xors                                                 : 3
 1-bit xor2                                            : 1
 7-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <HMC/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 11
 s3    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 5
 25-bit adder                                          : 1
 28-bit adder                                          : 2
 8-bit adder                                           : 2
# Registers                                            : 222
 Flip-Flops                                            : 222
# Xors                                                 : 3
 1-bit xor2                                            : 1
 7-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <prev_state_3> of sequential type is unconnected in block <HMC_src>.
WARNING:Xst:2677 - Node <prev_state_2> of sequential type is unconnected in block <HMC_src>.
WARNING:Xst:2677 - Node <prev_state_1> of sequential type is unconnected in block <HMC_src>.

Optimizing unit <x_HMC_src> ...

Optimizing unit <HMC_src> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block x_HMC_src, actual ratio is 30.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 221
 Flip-Flops                                            : 221

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : x_HMC_src.ngr
Top Level Output File Name         : x_HMC_src
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 54

Cell Usage :
# BELS                             : 502
#      GND                         : 2
#      INV                         : 10
#      LUT1                        : 78
#      LUT2                        : 13
#      LUT3                        : 89
#      LUT3_L                      : 2
#      LUT4                        : 108
#      LUT4_D                      : 6
#      LUT4_L                      : 8
#      MUXCY                       : 92
#      MUXF5                       : 11
#      VCC                         : 2
#      XORCY                       : 81
# FlipFlops/Latches                : 221
#      FD                          : 52
#      FDC                         : 101
#      FDCE                        : 41
#      FDE                         : 7
#      FDP                         : 18
#      FDPE                        : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 54
#      IBUF                        : 25
#      IBUFG                       : 1
#      OBUF                        : 28
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50avq100-5 

 Number of Slices:                      207  out of    704    29%  
 Number of Slice Flip Flops:            221  out of   1408    15%  
 Number of 4 input LUTs:                314  out of   1408    22%  
 Number of IOs:                          54
 Number of bonded IOBs:                  54  out of     68    79%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
EXT_CLK                            | IBUFG+BUFG             | 10    |
EXT_CLK                            | DCM1:CLKFX             | 211   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+--------------------------+-------+
Control Signal                           | Buffer(FF name)          | Load  |
-----------------------------------------+--------------------------+-------+
HMC/RESETn_inv(HMC/RESETn_inv381_INV_0:O)| NONE(HMC/HVn_FLAG)       | 151   |
RESETn_CPCI_inv(RESETn_CPCI_inv1_INV_0:O)| NONE(OPS_MODE_730_reg2_0)| 10    |
dcm_locked_inv(dcm_locked_inv1_INV_0:O)  | NONE(resetn)             | 1     |
-----------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 21.936ns (Maximum Frequency: 45.588MHz)
   Minimum input arrival time before clock: 1.378ns
   Maximum output required time after clock: 5.248ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'EXT_CLK'
  Clock period: 21.936ns (frequency: 45.588MHz)
  Total number of paths / destination ports: 5123 / 244
-------------------------------------------------------------------------
Delay:               5.484ns (Levels of Logic = 29)
  Source:            HMC/hv_count_1 (FF)
  Destination:       HMC/hv_count_27 (FF)
  Source Clock:      EXT_CLK rising 4.0X
  Destination Clock: EXT_CLK rising 4.0X

  Data Path: HMC/hv_count_1 to HMC/hv_count_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.495   0.488  hv_count_1 (hv_count_1)
     LUT1:I0->O            1   0.561   0.000  Madd_hv_count_addsub0000_cy<1>_rt (Madd_hv_count_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Madd_hv_count_addsub0000_cy<1> (Madd_hv_count_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<2> (Madd_hv_count_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<3> (Madd_hv_count_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<4> (Madd_hv_count_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<5> (Madd_hv_count_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<6> (Madd_hv_count_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<7> (Madd_hv_count_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<8> (Madd_hv_count_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<9> (Madd_hv_count_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<10> (Madd_hv_count_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<11> (Madd_hv_count_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<12> (Madd_hv_count_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<13> (Madd_hv_count_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<14> (Madd_hv_count_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<15> (Madd_hv_count_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<16> (Madd_hv_count_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<17> (Madd_hv_count_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<18> (Madd_hv_count_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<19> (Madd_hv_count_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<20> (Madd_hv_count_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<21> (Madd_hv_count_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<22> (Madd_hv_count_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<23> (Madd_hv_count_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<24> (Madd_hv_count_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Madd_hv_count_addsub0000_cy<25> (Madd_hv_count_addsub0000_cy<25>)
     MUXCY:CI->O           0   0.065   0.000  Madd_hv_count_addsub0000_cy<26> (Madd_hv_count_addsub0000_cy<26>)
     XORCY:CI->O           1   0.654   0.380  Madd_hv_count_addsub0000_xor<27> (hv_count_addsub0000<27>)
     LUT3:I2->O            1   0.561   0.000  hv_count_mux0000<0>1 (hv_count_mux0000<0>)
     FDCE:D                    0.197          hv_count_27
    ----------------------------------------
    Total                      5.484ns (4.616ns logic, 0.868ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EXT_CLK'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 1)
  Source:            OPS_MODE_730<0> (PAD)
  Destination:       OPS_MODE_730_reg_0 (FF)
  Destination Clock: EXT_CLK rising

  Data Path: OPS_MODE_730<0> to OPS_MODE_730_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  OPS_MODE_730_0_IBUF (OPS_MODE_730_0_IBUF)
     FDC:D                     0.197          OPS_MODE_730_reg_0
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EXT_CLK'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            SPARE_STATUS0 (FF)
  Destination:       SPARE_STATUS0 (PAD)
  Source Clock:      EXT_CLK rising 4.0X

  Data Path: SPARE_STATUS0 to SPARE_STATUS0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.495   0.357  SPARE_STATUS0 (SPARE_STATUS0_OBUF)
     OBUF:I->O                 4.396          SPARE_STATUS0_OBUF (SPARE_STATUS0)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.06 secs
 
--> 


Total memory usage is 539324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

