Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 10 00:49:03 2023
| Host         : DESKTOP-V1MUKKM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_timing_summary_routed.rpt -pb traffic_light_timing_summary_routed.pb -rpx traffic_light_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  208         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (208)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (525)
5. checking no_input_delay (6)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (208)
--------------------------
 There are 208 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (525)
--------------------------------------------------
 There are 525 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  560          inf        0.000                      0                  560           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           560 Endpoints
Min Delay           560 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            WALK_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.998ns  (logic 2.139ns (16.457%)  route 10.859ns (83.543%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDCE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X3Y162         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[10]/Q
                         net (fo=77, routed)          5.584     6.040    cnt_reg_n_0_[10]
    SLICE_X5Y167         LUT2 (Prop_lut2_I0_O)        0.124     6.164 r  NORTH[2]_i_100/O
                         net (fo=1, routed)           0.000     6.164    NORTH[2]_i_100_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.696 r  NORTH_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.696    NORTH_reg[2]_i_52_n_0
    SLICE_X5Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  NORTH_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.810    NORTH_reg[2]_i_13_n_0
    SLICE_X5Y169         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.038 f  NORTH_reg[2]_i_7/CO[2]
                         net (fo=5, routed)           1.111     8.149    WALK274_in
    SLICE_X6Y172         LUT4 (Prop_lut4_I1_O)        0.313     8.462 f  WALK[6]_i_13/O
                         net (fo=3, routed)           1.001     9.462    WALK[6]_i_13_n_0
    SLICE_X5Y175         LUT6 (Prop_lut6_I1_O)        0.124     9.586 f  WALK[6]_i_18/O
                         net (fo=2, routed)           1.277    10.863    WALK[6]_i_18_n_0
    SLICE_X8Y168         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  WALK[6]_i_6/O
                         net (fo=4, routed)           1.887    12.874    WALK[6]_i_6_n_0
    SLICE_X0Y175         LUT6 (Prop_lut6_I5_O)        0.124    12.998 r  WALK[2]_i_1/O
                         net (fo=1, routed)           0.000    12.998    WALK[2]_i_1_n_0
    SLICE_X0Y175         FDPE                                         r  WALK_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            WALK_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.830ns  (logic 2.139ns (16.672%)  route 10.691ns (83.328%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDCE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X3Y162         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cnt_reg[10]/Q
                         net (fo=77, routed)          5.584     6.040    cnt_reg_n_0_[10]
    SLICE_X5Y167         LUT2 (Prop_lut2_I0_O)        0.124     6.164 r  NORTH[2]_i_100/O
                         net (fo=1, routed)           0.000     6.164    NORTH[2]_i_100_n_0
    SLICE_X5Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.696 r  NORTH_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.696    NORTH_reg[2]_i_52_n_0
    SLICE_X5Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  NORTH_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.810    NORTH_reg[2]_i_13_n_0
    SLICE_X5Y169         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.038 f  NORTH_reg[2]_i_7/CO[2]
                         net (fo=5, routed)           1.111     8.149    WALK274_in
    SLICE_X6Y172         LUT4 (Prop_lut4_I1_O)        0.313     8.462 f  WALK[6]_i_13/O
                         net (fo=3, routed)           1.001     9.462    WALK[6]_i_13_n_0
    SLICE_X5Y175         LUT6 (Prop_lut6_I1_O)        0.124     9.586 f  WALK[6]_i_18/O
                         net (fo=2, routed)           1.277    10.863    WALK[6]_i_18_n_0
    SLICE_X8Y168         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  WALK[6]_i_6/O
                         net (fo=4, routed)           1.719    12.706    WALK[6]_i_6_n_0
    SLICE_X0Y174         LUT6 (Prop_lut6_I5_O)        0.124    12.830 r  WALK[0]_i_1/O
                         net (fo=1, routed)           0.000    12.830    WALK[0]_i_1_n_0
    SLICE_X0Y174         FDPE                                         r  WALK_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SOUTH_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.737ns  (logic 2.322ns (18.230%)  route 10.415ns (81.770%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDCE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X2Y163         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnt_reg[16]/Q
                         net (fo=77, routed)          5.339     5.857    cnt_reg_n_0_[16]
    SLICE_X7Y177         LUT2 (Prop_lut2_I1_O)        0.124     5.981 r  NORTH[3]_i_661/O
                         net (fo=1, routed)           0.000     5.981    NORTH[3]_i_661_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.531 r  NORTH_reg[3]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.531    NORTH_reg[3]_i_493_n_0
    SLICE_X7Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  NORTH_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000     6.645    NORTH_reg[3]_i_307_n_0
    SLICE_X7Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.916 r  NORTH_reg[3]_i_142/CO[0]
                         net (fo=1, routed)           0.950     7.866    WALK265_in
    SLICE_X5Y176         LUT2 (Prop_lut2_I0_O)        0.373     8.239 f  NORTH[3]_i_48/O
                         net (fo=3, routed)           1.151     9.390    NORTH[3]_i_48_n_0
    SLICE_X6Y172         LUT6 (Prop_lut6_I2_O)        0.124     9.514 r  NORTH[3]_i_18/O
                         net (fo=1, routed)           1.127    10.642    NORTH[3]_i_18_n_0
    SLICE_X5Y175         LUT5 (Prop_lut5_I1_O)        0.124    10.766 f  NORTH[3]_i_6/O
                         net (fo=1, routed)           1.026    11.792    NORTH[3]_i_6_n_0
    SLICE_X1Y174         LUT6 (Prop_lut6_I5_O)        0.124    11.916 r  NORTH[3]_i_1/O
                         net (fo=24, routed)          0.821    12.737    NORTH[3]_i_1_n_0
    SLICE_X0Y178         FDPE                                         r  SOUTH_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            WALK_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.737ns  (logic 2.322ns (18.230%)  route 10.415ns (81.770%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDCE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X2Y163         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnt_reg[16]/Q
                         net (fo=77, routed)          5.339     5.857    cnt_reg_n_0_[16]
    SLICE_X7Y177         LUT2 (Prop_lut2_I1_O)        0.124     5.981 r  NORTH[3]_i_661/O
                         net (fo=1, routed)           0.000     5.981    NORTH[3]_i_661_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.531 r  NORTH_reg[3]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.531    NORTH_reg[3]_i_493_n_0
    SLICE_X7Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  NORTH_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000     6.645    NORTH_reg[3]_i_307_n_0
    SLICE_X7Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.916 r  NORTH_reg[3]_i_142/CO[0]
                         net (fo=1, routed)           0.950     7.866    WALK265_in
    SLICE_X5Y176         LUT2 (Prop_lut2_I0_O)        0.373     8.239 f  NORTH[3]_i_48/O
                         net (fo=3, routed)           1.151     9.390    NORTH[3]_i_48_n_0
    SLICE_X6Y172         LUT6 (Prop_lut6_I2_O)        0.124     9.514 r  NORTH[3]_i_18/O
                         net (fo=1, routed)           1.127    10.642    NORTH[3]_i_18_n_0
    SLICE_X5Y175         LUT5 (Prop_lut5_I1_O)        0.124    10.766 f  NORTH[3]_i_6/O
                         net (fo=1, routed)           1.026    11.792    NORTH[3]_i_6_n_0
    SLICE_X1Y174         LUT6 (Prop_lut6_I5_O)        0.124    11.916 r  NORTH[3]_i_1/O
                         net (fo=24, routed)          0.821    12.737    NORTH[3]_i_1_n_0
    SLICE_X0Y178         FDPE                                         r  WALK_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            NORTH_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 2.322ns (18.419%)  route 10.285ns (81.581%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDCE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X2Y163         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnt_reg[16]/Q
                         net (fo=77, routed)          5.339     5.857    cnt_reg_n_0_[16]
    SLICE_X7Y177         LUT2 (Prop_lut2_I1_O)        0.124     5.981 r  NORTH[3]_i_661/O
                         net (fo=1, routed)           0.000     5.981    NORTH[3]_i_661_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.531 r  NORTH_reg[3]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.531    NORTH_reg[3]_i_493_n_0
    SLICE_X7Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  NORTH_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000     6.645    NORTH_reg[3]_i_307_n_0
    SLICE_X7Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.916 r  NORTH_reg[3]_i_142/CO[0]
                         net (fo=1, routed)           0.950     7.866    WALK265_in
    SLICE_X5Y176         LUT2 (Prop_lut2_I0_O)        0.373     8.239 f  NORTH[3]_i_48/O
                         net (fo=3, routed)           1.151     9.390    NORTH[3]_i_48_n_0
    SLICE_X6Y172         LUT6 (Prop_lut6_I2_O)        0.124     9.514 r  NORTH[3]_i_18/O
                         net (fo=1, routed)           1.127    10.642    NORTH[3]_i_18_n_0
    SLICE_X5Y175         LUT5 (Prop_lut5_I1_O)        0.124    10.766 f  NORTH[3]_i_6/O
                         net (fo=1, routed)           1.026    11.792    NORTH[3]_i_6_n_0
    SLICE_X1Y174         LUT6 (Prop_lut6_I5_O)        0.124    11.916 r  NORTH[3]_i_1/O
                         net (fo=24, routed)          0.691    12.607    NORTH[3]_i_1_n_0
    SLICE_X0Y177         FDPE                                         r  NORTH_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SOUTH_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 2.322ns (18.419%)  route 10.285ns (81.581%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDCE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X2Y163         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnt_reg[16]/Q
                         net (fo=77, routed)          5.339     5.857    cnt_reg_n_0_[16]
    SLICE_X7Y177         LUT2 (Prop_lut2_I1_O)        0.124     5.981 r  NORTH[3]_i_661/O
                         net (fo=1, routed)           0.000     5.981    NORTH[3]_i_661_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.531 r  NORTH_reg[3]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.531    NORTH_reg[3]_i_493_n_0
    SLICE_X7Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  NORTH_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000     6.645    NORTH_reg[3]_i_307_n_0
    SLICE_X7Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.916 r  NORTH_reg[3]_i_142/CO[0]
                         net (fo=1, routed)           0.950     7.866    WALK265_in
    SLICE_X5Y176         LUT2 (Prop_lut2_I0_O)        0.373     8.239 f  NORTH[3]_i_48/O
                         net (fo=3, routed)           1.151     9.390    NORTH[3]_i_48_n_0
    SLICE_X6Y172         LUT6 (Prop_lut6_I2_O)        0.124     9.514 r  NORTH[3]_i_18/O
                         net (fo=1, routed)           1.127    10.642    NORTH[3]_i_18_n_0
    SLICE_X5Y175         LUT5 (Prop_lut5_I1_O)        0.124    10.766 f  NORTH[3]_i_6/O
                         net (fo=1, routed)           1.026    11.792    NORTH[3]_i_6_n_0
    SLICE_X1Y174         LUT6 (Prop_lut6_I5_O)        0.124    11.916 r  NORTH[3]_i_1/O
                         net (fo=24, routed)          0.691    12.607    NORTH[3]_i_1_n_0
    SLICE_X0Y177         FDPE                                         r  SOUTH_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            WEST_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 2.322ns (18.419%)  route 10.285ns (81.581%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDCE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X2Y163         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnt_reg[16]/Q
                         net (fo=77, routed)          5.339     5.857    cnt_reg_n_0_[16]
    SLICE_X7Y177         LUT2 (Prop_lut2_I1_O)        0.124     5.981 r  NORTH[3]_i_661/O
                         net (fo=1, routed)           0.000     5.981    NORTH[3]_i_661_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.531 r  NORTH_reg[3]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.531    NORTH_reg[3]_i_493_n_0
    SLICE_X7Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  NORTH_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000     6.645    NORTH_reg[3]_i_307_n_0
    SLICE_X7Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.916 r  NORTH_reg[3]_i_142/CO[0]
                         net (fo=1, routed)           0.950     7.866    WALK265_in
    SLICE_X5Y176         LUT2 (Prop_lut2_I0_O)        0.373     8.239 f  NORTH[3]_i_48/O
                         net (fo=3, routed)           1.151     9.390    NORTH[3]_i_48_n_0
    SLICE_X6Y172         LUT6 (Prop_lut6_I2_O)        0.124     9.514 r  NORTH[3]_i_18/O
                         net (fo=1, routed)           1.127    10.642    NORTH[3]_i_18_n_0
    SLICE_X5Y175         LUT5 (Prop_lut5_I1_O)        0.124    10.766 f  NORTH[3]_i_6/O
                         net (fo=1, routed)           1.026    11.792    NORTH[3]_i_6_n_0
    SLICE_X1Y174         LUT6 (Prop_lut6_I5_O)        0.124    11.916 r  NORTH[3]_i_1/O
                         net (fo=24, routed)          0.691    12.607    NORTH[3]_i_1_n_0
    SLICE_X0Y177         FDPE                                         r  WEST_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            NORTH_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.595ns  (logic 2.322ns (18.436%)  route 10.273ns (81.564%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDCE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X2Y163         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnt_reg[16]/Q
                         net (fo=77, routed)          5.339     5.857    cnt_reg_n_0_[16]
    SLICE_X7Y177         LUT2 (Prop_lut2_I1_O)        0.124     5.981 r  NORTH[3]_i_661/O
                         net (fo=1, routed)           0.000     5.981    NORTH[3]_i_661_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.531 r  NORTH_reg[3]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.531    NORTH_reg[3]_i_493_n_0
    SLICE_X7Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  NORTH_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000     6.645    NORTH_reg[3]_i_307_n_0
    SLICE_X7Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.916 r  NORTH_reg[3]_i_142/CO[0]
                         net (fo=1, routed)           0.950     7.866    WALK265_in
    SLICE_X5Y176         LUT2 (Prop_lut2_I0_O)        0.373     8.239 f  NORTH[3]_i_48/O
                         net (fo=3, routed)           1.151     9.390    NORTH[3]_i_48_n_0
    SLICE_X6Y172         LUT6 (Prop_lut6_I2_O)        0.124     9.514 r  NORTH[3]_i_18/O
                         net (fo=1, routed)           1.127    10.642    NORTH[3]_i_18_n_0
    SLICE_X5Y175         LUT5 (Prop_lut5_I1_O)        0.124    10.766 f  NORTH[3]_i_6/O
                         net (fo=1, routed)           1.026    11.792    NORTH[3]_i_6_n_0
    SLICE_X1Y174         LUT6 (Prop_lut6_I5_O)        0.124    11.916 r  NORTH[3]_i_1/O
                         net (fo=24, routed)          0.679    12.595    NORTH[3]_i_1_n_0
    SLICE_X1Y176         FDPE                                         r  NORTH_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            WALK_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.571ns  (logic 2.322ns (18.471%)  route 10.249ns (81.529%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDCE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X2Y163         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnt_reg[16]/Q
                         net (fo=77, routed)          5.339     5.857    cnt_reg_n_0_[16]
    SLICE_X7Y177         LUT2 (Prop_lut2_I1_O)        0.124     5.981 r  NORTH[3]_i_661/O
                         net (fo=1, routed)           0.000     5.981    NORTH[3]_i_661_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.531 r  NORTH_reg[3]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.531    NORTH_reg[3]_i_493_n_0
    SLICE_X7Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  NORTH_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000     6.645    NORTH_reg[3]_i_307_n_0
    SLICE_X7Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.916 r  NORTH_reg[3]_i_142/CO[0]
                         net (fo=1, routed)           0.950     7.866    WALK265_in
    SLICE_X5Y176         LUT2 (Prop_lut2_I0_O)        0.373     8.239 f  NORTH[3]_i_48/O
                         net (fo=3, routed)           1.151     9.390    NORTH[3]_i_48_n_0
    SLICE_X6Y172         LUT6 (Prop_lut6_I2_O)        0.124     9.514 r  NORTH[3]_i_18/O
                         net (fo=1, routed)           1.127    10.642    NORTH[3]_i_18_n_0
    SLICE_X5Y175         LUT5 (Prop_lut5_I1_O)        0.124    10.766 f  NORTH[3]_i_6/O
                         net (fo=1, routed)           1.026    11.792    NORTH[3]_i_6_n_0
    SLICE_X1Y174         LUT6 (Prop_lut6_I5_O)        0.124    11.916 r  NORTH[3]_i_1/O
                         net (fo=24, routed)          0.655    12.571    NORTH[3]_i_1_n_0
    SLICE_X0Y170         FDPE                                         r  WALK_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            WALK_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.571ns  (logic 2.322ns (18.471%)  route 10.249ns (81.529%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDCE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X2Y163         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnt_reg[16]/Q
                         net (fo=77, routed)          5.339     5.857    cnt_reg_n_0_[16]
    SLICE_X7Y177         LUT2 (Prop_lut2_I1_O)        0.124     5.981 r  NORTH[3]_i_661/O
                         net (fo=1, routed)           0.000     5.981    NORTH[3]_i_661_n_0
    SLICE_X7Y177         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.531 r  NORTH_reg[3]_i_493/CO[3]
                         net (fo=1, routed)           0.000     6.531    NORTH_reg[3]_i_493_n_0
    SLICE_X7Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  NORTH_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000     6.645    NORTH_reg[3]_i_307_n_0
    SLICE_X7Y179         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.916 r  NORTH_reg[3]_i_142/CO[0]
                         net (fo=1, routed)           0.950     7.866    WALK265_in
    SLICE_X5Y176         LUT2 (Prop_lut2_I0_O)        0.373     8.239 f  NORTH[3]_i_48/O
                         net (fo=3, routed)           1.151     9.390    NORTH[3]_i_48_n_0
    SLICE_X6Y172         LUT6 (Prop_lut6_I2_O)        0.124     9.514 r  NORTH[3]_i_18/O
                         net (fo=1, routed)           1.127    10.642    NORTH[3]_i_18_n_0
    SLICE_X5Y175         LUT5 (Prop_lut5_I1_O)        0.124    10.766 f  NORTH[3]_i_6/O
                         net (fo=1, routed)           1.026    11.792    NORTH[3]_i_6_n_0
    SLICE_X1Y174         LUT6 (Prop_lut6_I5_O)        0.124    11.916 r  NORTH[3]_i_1/O
                         net (fo=24, routed)          0.655    12.571    NORTH[3]_i_1_n_0
    SLICE_X0Y170         FDPE                                         r  WALK_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/sec_ten_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            C1/O2/btn_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.066%)  route 0.123ns (48.934%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y156        FDCE                         0.000     0.000 r  C1/sec_ten_reg/C
    SLICE_X82Y156        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  C1/sec_ten_reg/Q
                         net (fo=2, routed)           0.123     0.251    C1/O2/D[5]
    SLICE_X83Y155        FDCE                                         r  C1/O2/btn_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y155        FDCE                         0.000     0.000 r  O1/btn_reg_reg[1]/C
    SLICE_X83Y155        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.095     0.236    O1/btn_reg[1]
    SLICE_X82Y155        LUT2 (Prop_lut2_I1_O)        0.045     0.281 r  O1/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[1]_i_1_n_0
    SLICE_X82Y155        FDCE                                         r  O1/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDCE                         0.000     0.000 r  O1/btn_reg_reg[0]/C
    SLICE_X13Y158        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[0]
    SLICE_X13Y158        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[0]_i_1_n_0
    SLICE_X13Y158        FDCE                                         r  O1/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/O2/btn_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C1/O2/btn_trig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y155        FDCE                         0.000     0.000 r  C1/O2/btn_reg_reg[2]/C
    SLICE_X83Y155        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  C1/O2/btn_reg_reg[2]/Q
                         net (fo=1, routed)           0.097     0.238    C1/O2/btn_reg[2]
    SLICE_X82Y155        LUT2 (Prop_lut2_I1_O)        0.045     0.283 r  C1/O2/btn_trig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.283    C1/O2/btn_trig[2]_i_1_n_0
    SLICE_X82Y155        FDCE                                         r  C1/O2/btn_trig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/O2/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C1/O2/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y153        FDCE                         0.000     0.000 r  C1/O2/btn_reg_reg[0]/C
    SLICE_X79Y153        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  C1/O2/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.098     0.239    C1/O2/btn_reg[0]
    SLICE_X78Y153        LUT2 (Prop_lut2_I1_O)        0.045     0.284 r  C1/O2/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.284    C1/O2/btn_trig[0]_i_1_n_0
    SLICE_X78Y153        FDCE                                         r  C1/O2/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/O2/btn_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C1/O2/btn_trig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        FDCE                         0.000     0.000 r  C1/O2/btn_reg_reg[3]/C
    SLICE_X78Y155        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  C1/O2/btn_reg_reg[3]/Q
                         net (fo=1, routed)           0.062     0.190    C1/O2/btn_reg[3]
    SLICE_X78Y155        LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  C1/O2/btn_trig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.289    C1/O2/btn_trig[3]_i_1_n_0
    SLICE_X78Y155        FDCE                                         r  C1/O2/btn_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/O2/btn_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C1/O2/btn_trig_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y147        FDCE                         0.000     0.000 r  C1/O2/btn_reg_reg[6]/C
    SLICE_X82Y147        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  C1/O2/btn_reg_reg[6]/Q
                         net (fo=1, routed)           0.062     0.190    C1/O2/btn_reg[6]
    SLICE_X82Y147        LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  C1/O2/btn_trig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.289    C1/O2/btn_trig[6]_i_1_n_0
    SLICE_X82Y147        FDCE                                         r  C1/O2/btn_trig_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/O2/btn_trig_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C1/min_one_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.002%)  route 0.159ns (52.998%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y155        FDCE                         0.000     0.000 r  C1/O2/btn_trig_reg[5]/C
    SLICE_X82Y155        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C1/O2/btn_trig_reg[5]/Q
                         net (fo=5, routed)           0.159     0.300    C1/sec_ten_t
    SLICE_X84Y157        FDCE                                         r  C1/min_one_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/O2/btn_trig_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C1/sec_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.002%)  route 0.159ns (52.998%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y155        FDCE                         0.000     0.000 r  C1/O2/btn_trig_reg[5]/C
    SLICE_X82Y155        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C1/O2/btn_trig_reg[5]/Q
                         net (fo=5, routed)           0.159     0.300    C1/sec_ten_t
    SLICE_X84Y157        FDCE                                         r  C1/sec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/O2/btn_trig_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C1/sec_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.002%)  route 0.159ns (52.998%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y155        FDCE                         0.000     0.000 r  C1/O2/btn_trig_reg[5]/C
    SLICE_X82Y155        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C1/O2/btn_trig_reg[5]/Q
                         net (fo=5, routed)           0.159     0.300    C1/sec_ten_t
    SLICE_X84Y157        FDCE                                         r  C1/sec_reg[5]/CE
  -------------------------------------------------------------------    -------------------





