///Register `VCTR24` reader
pub type R = crate::R<VCTR24rs>;
///Register `VCTR24` writer
pub type W = crate::W<VCTR24rs>;
///Field `B768` reader - B768
pub type B768_R = crate::BitReader;
///Field `B768` writer - B768
pub type B768_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B769` reader - B769
pub type B769_R = crate::BitReader;
///Field `B769` writer - B769
pub type B769_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B770` reader - B770
pub type B770_R = crate::BitReader;
///Field `B770` writer - B770
pub type B770_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B771` reader - B771
pub type B771_R = crate::BitReader;
///Field `B771` writer - B771
pub type B771_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B772` reader - B772
pub type B772_R = crate::BitReader;
///Field `B772` writer - B772
pub type B772_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B773` reader - B773
pub type B773_R = crate::BitReader;
///Field `B773` writer - B773
pub type B773_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B774` reader - B774
pub type B774_R = crate::BitReader;
///Field `B774` writer - B774
pub type B774_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B775` reader - B775
pub type B775_R = crate::BitReader;
///Field `B775` writer - B775
pub type B775_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B776` reader - B776
pub type B776_R = crate::BitReader;
///Field `B776` writer - B776
pub type B776_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B777` reader - B777
pub type B777_R = crate::BitReader;
///Field `B777` writer - B777
pub type B777_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B778` reader - B778
pub type B778_R = crate::BitReader;
///Field `B778` writer - B778
pub type B778_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B779` reader - B779
pub type B779_R = crate::BitReader;
///Field `B779` writer - B779
pub type B779_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B780` reader - B780
pub type B780_R = crate::BitReader;
///Field `B780` writer - B780
pub type B780_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B781` reader - B781
pub type B781_R = crate::BitReader;
///Field `B781` writer - B781
pub type B781_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B782` reader - B782
pub type B782_R = crate::BitReader;
///Field `B782` writer - B782
pub type B782_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B783` reader - B783
pub type B783_R = crate::BitReader;
///Field `B783` writer - B783
pub type B783_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B784` reader - B784
pub type B784_R = crate::BitReader;
///Field `B784` writer - B784
pub type B784_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B785` reader - B785
pub type B785_R = crate::BitReader;
///Field `B785` writer - B785
pub type B785_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B786` reader - B786
pub type B786_R = crate::BitReader;
///Field `B786` writer - B786
pub type B786_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B787` reader - B787
pub type B787_R = crate::BitReader;
///Field `B787` writer - B787
pub type B787_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B788` reader - B788
pub type B788_R = crate::BitReader;
///Field `B788` writer - B788
pub type B788_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B789` reader - B789
pub type B789_R = crate::BitReader;
///Field `B789` writer - B789
pub type B789_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B790` reader - B790
pub type B790_R = crate::BitReader;
///Field `B790` writer - B790
pub type B790_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B791` reader - B791
pub type B791_R = crate::BitReader;
///Field `B791` writer - B791
pub type B791_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B792` reader - B792
pub type B792_R = crate::BitReader;
///Field `B792` writer - B792
pub type B792_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B793` reader - B793
pub type B793_R = crate::BitReader;
///Field `B793` writer - B793
pub type B793_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B794` reader - B794
pub type B794_R = crate::BitReader;
///Field `B794` writer - B794
pub type B794_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B795` reader - B795
pub type B795_R = crate::BitReader;
///Field `B795` writer - B795
pub type B795_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B796` reader - B796
pub type B796_R = crate::BitReader;
///Field `B796` writer - B796
pub type B796_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B797` reader - B797
pub type B797_R = crate::BitReader;
///Field `B797` writer - B797
pub type B797_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B798` reader - B798
pub type B798_R = crate::BitReader;
///Field `B798` writer - B798
pub type B798_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B799` reader - B799
pub type B799_R = crate::BitReader;
///Field `B799` writer - B799
pub type B799_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B768
    #[inline(always)]
    pub fn b768(&self) -> B768_R {
        B768_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B769
    #[inline(always)]
    pub fn b769(&self) -> B769_R {
        B769_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B770
    #[inline(always)]
    pub fn b770(&self) -> B770_R {
        B770_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B771
    #[inline(always)]
    pub fn b771(&self) -> B771_R {
        B771_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B772
    #[inline(always)]
    pub fn b772(&self) -> B772_R {
        B772_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B773
    #[inline(always)]
    pub fn b773(&self) -> B773_R {
        B773_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B774
    #[inline(always)]
    pub fn b774(&self) -> B774_R {
        B774_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B775
    #[inline(always)]
    pub fn b775(&self) -> B775_R {
        B775_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B776
    #[inline(always)]
    pub fn b776(&self) -> B776_R {
        B776_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B777
    #[inline(always)]
    pub fn b777(&self) -> B777_R {
        B777_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B778
    #[inline(always)]
    pub fn b778(&self) -> B778_R {
        B778_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B779
    #[inline(always)]
    pub fn b779(&self) -> B779_R {
        B779_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B780
    #[inline(always)]
    pub fn b780(&self) -> B780_R {
        B780_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B781
    #[inline(always)]
    pub fn b781(&self) -> B781_R {
        B781_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B782
    #[inline(always)]
    pub fn b782(&self) -> B782_R {
        B782_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B783
    #[inline(always)]
    pub fn b783(&self) -> B783_R {
        B783_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B784
    #[inline(always)]
    pub fn b784(&self) -> B784_R {
        B784_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B785
    #[inline(always)]
    pub fn b785(&self) -> B785_R {
        B785_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B786
    #[inline(always)]
    pub fn b786(&self) -> B786_R {
        B786_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B787
    #[inline(always)]
    pub fn b787(&self) -> B787_R {
        B787_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B788
    #[inline(always)]
    pub fn b788(&self) -> B788_R {
        B788_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B789
    #[inline(always)]
    pub fn b789(&self) -> B789_R {
        B789_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B790
    #[inline(always)]
    pub fn b790(&self) -> B790_R {
        B790_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B791
    #[inline(always)]
    pub fn b791(&self) -> B791_R {
        B791_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B792
    #[inline(always)]
    pub fn b792(&self) -> B792_R {
        B792_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B793
    #[inline(always)]
    pub fn b793(&self) -> B793_R {
        B793_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B794
    #[inline(always)]
    pub fn b794(&self) -> B794_R {
        B794_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B795
    #[inline(always)]
    pub fn b795(&self) -> B795_R {
        B795_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B796
    #[inline(always)]
    pub fn b796(&self) -> B796_R {
        B796_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B797
    #[inline(always)]
    pub fn b797(&self) -> B797_R {
        B797_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B798
    #[inline(always)]
    pub fn b798(&self) -> B798_R {
        B798_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B799
    #[inline(always)]
    pub fn b799(&self) -> B799_R {
        B799_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR24")
            .field("b768", &self.b768())
            .field("b769", &self.b769())
            .field("b770", &self.b770())
            .field("b771", &self.b771())
            .field("b772", &self.b772())
            .field("b773", &self.b773())
            .field("b774", &self.b774())
            .field("b775", &self.b775())
            .field("b776", &self.b776())
            .field("b777", &self.b777())
            .field("b778", &self.b778())
            .field("b779", &self.b779())
            .field("b780", &self.b780())
            .field("b781", &self.b781())
            .field("b782", &self.b782())
            .field("b783", &self.b783())
            .field("b784", &self.b784())
            .field("b785", &self.b785())
            .field("b786", &self.b786())
            .field("b787", &self.b787())
            .field("b788", &self.b788())
            .field("b789", &self.b789())
            .field("b790", &self.b790())
            .field("b791", &self.b791())
            .field("b792", &self.b792())
            .field("b793", &self.b793())
            .field("b794", &self.b794())
            .field("b795", &self.b795())
            .field("b796", &self.b796())
            .field("b797", &self.b797())
            .field("b798", &self.b798())
            .field("b799", &self.b799())
            .finish()
    }
}
impl W {
    ///Bit 0 - B768
    #[inline(always)]
    pub fn b768(&mut self) -> B768_W<VCTR24rs> {
        B768_W::new(self, 0)
    }
    ///Bit 1 - B769
    #[inline(always)]
    pub fn b769(&mut self) -> B769_W<VCTR24rs> {
        B769_W::new(self, 1)
    }
    ///Bit 2 - B770
    #[inline(always)]
    pub fn b770(&mut self) -> B770_W<VCTR24rs> {
        B770_W::new(self, 2)
    }
    ///Bit 3 - B771
    #[inline(always)]
    pub fn b771(&mut self) -> B771_W<VCTR24rs> {
        B771_W::new(self, 3)
    }
    ///Bit 4 - B772
    #[inline(always)]
    pub fn b772(&mut self) -> B772_W<VCTR24rs> {
        B772_W::new(self, 4)
    }
    ///Bit 5 - B773
    #[inline(always)]
    pub fn b773(&mut self) -> B773_W<VCTR24rs> {
        B773_W::new(self, 5)
    }
    ///Bit 6 - B774
    #[inline(always)]
    pub fn b774(&mut self) -> B774_W<VCTR24rs> {
        B774_W::new(self, 6)
    }
    ///Bit 7 - B775
    #[inline(always)]
    pub fn b775(&mut self) -> B775_W<VCTR24rs> {
        B775_W::new(self, 7)
    }
    ///Bit 8 - B776
    #[inline(always)]
    pub fn b776(&mut self) -> B776_W<VCTR24rs> {
        B776_W::new(self, 8)
    }
    ///Bit 9 - B777
    #[inline(always)]
    pub fn b777(&mut self) -> B777_W<VCTR24rs> {
        B777_W::new(self, 9)
    }
    ///Bit 10 - B778
    #[inline(always)]
    pub fn b778(&mut self) -> B778_W<VCTR24rs> {
        B778_W::new(self, 10)
    }
    ///Bit 11 - B779
    #[inline(always)]
    pub fn b779(&mut self) -> B779_W<VCTR24rs> {
        B779_W::new(self, 11)
    }
    ///Bit 12 - B780
    #[inline(always)]
    pub fn b780(&mut self) -> B780_W<VCTR24rs> {
        B780_W::new(self, 12)
    }
    ///Bit 13 - B781
    #[inline(always)]
    pub fn b781(&mut self) -> B781_W<VCTR24rs> {
        B781_W::new(self, 13)
    }
    ///Bit 14 - B782
    #[inline(always)]
    pub fn b782(&mut self) -> B782_W<VCTR24rs> {
        B782_W::new(self, 14)
    }
    ///Bit 15 - B783
    #[inline(always)]
    pub fn b783(&mut self) -> B783_W<VCTR24rs> {
        B783_W::new(self, 15)
    }
    ///Bit 16 - B784
    #[inline(always)]
    pub fn b784(&mut self) -> B784_W<VCTR24rs> {
        B784_W::new(self, 16)
    }
    ///Bit 17 - B785
    #[inline(always)]
    pub fn b785(&mut self) -> B785_W<VCTR24rs> {
        B785_W::new(self, 17)
    }
    ///Bit 18 - B786
    #[inline(always)]
    pub fn b786(&mut self) -> B786_W<VCTR24rs> {
        B786_W::new(self, 18)
    }
    ///Bit 19 - B787
    #[inline(always)]
    pub fn b787(&mut self) -> B787_W<VCTR24rs> {
        B787_W::new(self, 19)
    }
    ///Bit 20 - B788
    #[inline(always)]
    pub fn b788(&mut self) -> B788_W<VCTR24rs> {
        B788_W::new(self, 20)
    }
    ///Bit 21 - B789
    #[inline(always)]
    pub fn b789(&mut self) -> B789_W<VCTR24rs> {
        B789_W::new(self, 21)
    }
    ///Bit 22 - B790
    #[inline(always)]
    pub fn b790(&mut self) -> B790_W<VCTR24rs> {
        B790_W::new(self, 22)
    }
    ///Bit 23 - B791
    #[inline(always)]
    pub fn b791(&mut self) -> B791_W<VCTR24rs> {
        B791_W::new(self, 23)
    }
    ///Bit 24 - B792
    #[inline(always)]
    pub fn b792(&mut self) -> B792_W<VCTR24rs> {
        B792_W::new(self, 24)
    }
    ///Bit 25 - B793
    #[inline(always)]
    pub fn b793(&mut self) -> B793_W<VCTR24rs> {
        B793_W::new(self, 25)
    }
    ///Bit 26 - B794
    #[inline(always)]
    pub fn b794(&mut self) -> B794_W<VCTR24rs> {
        B794_W::new(self, 26)
    }
    ///Bit 27 - B795
    #[inline(always)]
    pub fn b795(&mut self) -> B795_W<VCTR24rs> {
        B795_W::new(self, 27)
    }
    ///Bit 28 - B796
    #[inline(always)]
    pub fn b796(&mut self) -> B796_W<VCTR24rs> {
        B796_W::new(self, 28)
    }
    ///Bit 29 - B797
    #[inline(always)]
    pub fn b797(&mut self) -> B797_W<VCTR24rs> {
        B797_W::new(self, 29)
    }
    ///Bit 30 - B798
    #[inline(always)]
    pub fn b798(&mut self) -> B798_W<VCTR24rs> {
        B798_W::new(self, 30)
    }
    ///Bit 31 - B799
    #[inline(always)]
    pub fn b799(&mut self) -> B799_W<VCTR24rs> {
        B799_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr24::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr24::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR24)*/
pub struct VCTR24rs;
impl crate::RegisterSpec for VCTR24rs {
    type Ux = u32;
}
///`read()` method returns [`vctr24::R`](R) reader structure
impl crate::Readable for VCTR24rs {}
///`write(|w| ..)` method takes [`vctr24::W`](W) writer structure
impl crate::Writable for VCTR24rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR24 to value 0xffff_ffff
impl crate::Resettable for VCTR24rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
