// Seed: 2550448927
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    output wire id_8,
    input tri id_9,
    input supply0 id_10
);
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    input wand id_4,
    output wor id_5,
    input wire id_6,
    output wire id_7,
    output supply1 id_8,
    output tri1 id_9,
    input wire id_10,
    output wire id_11,
    input supply1 id_12,
    input tri id_13
);
  assign id_1 = id_2;
  wire id_15;
  module_0(
      id_8, id_11, id_4, id_11, id_4, id_4, id_2, id_5, id_1, id_12, id_13
  );
  assign id_9 = 1'b0;
endmodule
