// Seed: 964072926
module module_0;
  wire id_1;
  always begin
    $display(id_1);
  end
  integer id_4 = 1'b0 - id_3 && 1'b0 && 1;
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = 1'b0 - 1;
  module_0();
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
endmodule
module module_2 (
    input  tri0  id_0,
    input  logic id_1,
    output logic id_2
);
  always id_2 <= id_1;
  assign #id_4 id_2 = 1'd0;
  assign id_2 = id_1;
  reg id_5;
  always begin
    begin
      id_5 <= 1 + id_1;
    end
  end
  module_0();
endmodule
