<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Connections to 2D NoC Peripheral Ring</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part5.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part7.htm">Next &gt;</a></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark7">&zwnj;</a>Connections to 2D NoC Peripheral Ring<a name="bookmark22">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The 2D NoC allows designers to easily communicate between the various device interfaces, as well as connecting the fabric to any of the interfaces on the device, all without using logic or routing resources in the FPGA fabric. The peripheral portion of the 2D NoC connects endpoints using an initiator/responder model, where the initiator initiates transactions and the responder responds to transactions. The peripheral portion of the 2D NoC can connect the following endpoints:</p><p style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;line-height: 148%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_028.png"/></span><span class="s11"> </span>GDDR6 <span><img width="5" height="5" alt="image" src="Image_029.png"/></span><span class="s12"> </span>DDR4</p><p class="s11" style="padding-left: 24pt;text-indent: 0pt;line-height: 11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_030.png"/></span> <span class="p">PCIe</span></p><p style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;line-height: 148%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_031.png"/></span><span class="s11"> </span>Rows and columns of the 2D NoC to fabric logic <span><img width="5" height="5" alt="image" src="Image_032.png"/></span><span class="s12"> </span>FPGA configuration unit (FCU)</p><p class="s11" style="padding-left: 24pt;text-indent: 0pt;line-height: 11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_033.png"/></span> <span class="p">CSRs in the entire FPGA</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part7.htm">FPGA Fabric Logic to GDDR6 or DDR4 Subsystems</a><a class="toc0" href="part8.htm">PCIe to GDDR6 or DDR4 Subsytems</a><a class="toc0" href="part9.htm">PCIe Endpoint to PCIe Endpoint</a><a class="toc0" href="part10.htm">PCIe Endpoint to FCU</a><a class="toc0" href="part11.htm">PCIe Endpoint to/from FPGA Fabric Logic</a><a class="toc0" href="part12.htm">FCU to All Endpoints</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part5.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part7.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
