==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 15 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 26.35 seconds. CPU system time: 1.87 seconds. Elapsed time: 35.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'stage0_parameters.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Analyzing design file 'ReLU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Pointwise_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DW_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'BatchNorm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_stage0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 95.18 seconds. CPU system time: 6.69 seconds. Elapsed time: 105.1 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Compute_mean' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'ReLU' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'Sigmoid(float*, float*, int*)' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'Compute_mul(float*, float*, float*, int*)' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'Pointwise_conv.9.17.18' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_16_4'(BatchNorm.cpp:16:34) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:16:34)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_16_4'(BatchNorm.cpp:16:34) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:16:34)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 32 in loop 'In_Channel'(Pointwise_conv.cpp:28:21) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Pointwise_conv.cpp:28:21)
INFO: [HLS 214-115] Multiple burst reads of length 301056 and bit width 32 in loop 'VITIS_LOOP_15_2'(kernel_stage0.cpp:15:26) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:15:26)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 32 in loop 'VITIS_LOOP_34_2'(kernel_stage0.cpp:34:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:34:26)
INFO: [HLS 214-115] Multiple burst writes of length 24 and bit width 32 in loop 'VITIS_LOOP_34_2'(kernel_stage0.cpp:34:26) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:34:26)
INFO: [HLS 214-115] Multiple burst reads of length 301056 and bit width 32 in loop 'VITIS_LOOP_54_2'(kernel_stage0.cpp:54:26) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:54:26)
INFO: [HLS 214-115] Multiple burst writes of length 301056 and bit width 32 in loop 'VITIS_LOOP_54_2'(kernel_stage0.cpp:54:26) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:54:26)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 32 in loop 'VITIS_LOOP_54_2'(kernel_stage0.cpp:54:26) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:54:26)
INFO: [HLS 214-115] Multiple burst reads of length 576 and bit width 32 in loop 'Output_Channel'(Pointwise_conv.cpp:25:17) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Pointwise_conv.cpp:25:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.77 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 776.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'Pointwise_conv.9.10.15.16.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (DW_conv.cpp:25) in function 'DW_conv.1.2.3.12.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Kernel_Col' (DW_conv.cpp:47) in function 'DW_conv.1.2.14.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_4' (BatchNorm.cpp:16) in function 'BatchNorm.4.5.6.7.11.13.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_4' (kernel_stage0.cpp:16) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (ReLU.cpp:7) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (kernel_stage0.cpp:34) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_4' (kernel_stage0.cpp:57) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'kernel_stage0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'Pointwise_conv.9.10.15.16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Kernel_Col' (DW_conv.cpp:47) in function 'DW_conv.1.2.14.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (Pointwise_conv.cpp:28) in function 'kernel_stage0' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (Pointwise_conv.cpp:28) in function 'Pointwise_conv.9.10.15.16.1' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Output_Channel' (DW_conv.cpp:49) in function 'DW_conv.1.2.14.1' completely with a factor of 24.
INFO: [XFORM 203-102] Partitioning array 'msp_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_norm_num' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 112 for loop 'VITIS_LOOP_16_4' in function 'BatchNorm.4.5.6.7.11.13.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 112 for loop 'VITIS_LOOP_16_4' in function 'BatchNorm.4.5.6.7.11.13.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 776.172 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_3' (kernel_stage0.cpp:16:19) in function 'kernel_stage0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_2' (kernel_stage0.cpp:15:35) in function 'kernel_stage0' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_3' (kernel_stage0.cpp:56:39) in function 'kernel_stage0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_2' (kernel_stage0.cpp:54:35) in function 'kernel_stage0' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (Pointwise_conv.cpp:22:22) in function 'kernel_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (Pointwise_conv.cpp:19:18) in function 'kernel_stage0'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (DW_conv.cpp:49:29) in function 'DW_conv.1.2.3.12.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Kernel_Col' (DW_conv.cpp:42:21) in function 'DW_conv.1.2.3.12.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:42:21) in function 'DW_conv.1.2.3.12.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:40:22) in function 'DW_conv.1.2.3.12.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:37:18) in function 'DW_conv.1.2.3.12.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:44:26) in function 'DW_conv.1.2.14.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:40:22) in function 'DW_conv.1.2.14.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:37:18) in function 'DW_conv.1.2.14.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (BatchNorm.cpp:15:39) in function 'BatchNorm.4.5.6.7.11.13.1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (BatchNorm.cpp:14:35) in function 'BatchNorm.4.5.6.7.11.13.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (BatchNorm.cpp:13:30) in function 'BatchNorm.4.5.6.7.11.13.1'.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 24 on port 'gmem2' (kernel_stage0.cpp:22:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 24 on port 'gmem3' (Pointwise_conv.cpp:30:133). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 24 on port 'gmem3' (Pointwise_conv.cpp:33:133). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 904.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_stage0' ...
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1.2.3.12.1_Pipeline_In_Channel' to 'DW_conv_1_2_3_12_1_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1.2.3.12.1' to 'DW_conv_1_2_3_12_1'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4' to 'BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.4.5.6.7.11.13.1' to 'BatchNorm_4_5_6_7_11_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1.2.14.1' to 'DW_conv_1_2_14_1'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.9.10.15.16.1' to 'Pointwise_conv_9_10_15_16_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1_2_3_12_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 35 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 904.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 904.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1_2_3_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 904.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 904.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_16_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 904.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 904.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_4_5_6_7_11_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 904.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 904.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1_2_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Out_Row_Kernel_Row_Kernel_Col'.
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem3_addr_resp', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64) and bus request operation ('gmem3_load_req', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64).
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem3_addr_resp', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64) and bus request operation ('gmem3_load_req', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64).
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem3_addr_resp', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64) and bus request operation ('gmem3_load_req', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64).
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem3_addr_resp', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64) and bus request operation ('gmem3_load_req', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64).
WARNING: [HLS 200-885] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to schedule bus request operation ('gmem2_load_19_req', DW_conv.cpp:64) on port 'gmem2' (DW_conv.cpp:64) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to schedule bus request operation ('gmem2_load_23_req', DW_conv.cpp:64) on port 'gmem2' (DW_conv.cpp:64) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 426, loop 'Out_Row_Kernel_Row_Kernel_Col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.69 seconds; current allocated memory: 968.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.98 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_3_VITIS_LOOP_18_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_17_3_VITIS_LOOP_18_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 968.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_9_10_15_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Output_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-885] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to schedule bus request operation ('gmem_load_req', Pointwise_conv.cpp:33) on port 'gmem' (Pointwise_conv.cpp:33) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 62, loop 'Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 968.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 968.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 968.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3_VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_56_3_VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 968.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Out_Row_Out_Column_Output_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 68, loop 'Out_Row_Out_Column_Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 968.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 968.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1_2_3_12_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_17ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_3ns_3_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1_2_3_12_1_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1_2_3_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1_2_3_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4' pipeline 'VITIS_LOOP_16_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_4_5_6_7_11_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_4_5_6_7_11_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1_2_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DW_conv_1_2_14_1' pipeline 'Out_Row_Kernel_Row_Kernel_Col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1_2_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4' pipeline 'VITIS_LOOP_17_3_VITIS_LOOP_18_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.09 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_9_10_15_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_9_10_15_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_34_2' pipeline 'VITIS_LOOP_34_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_56_3_VITIS_LOOP_57_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_Output_Channel' pipeline 'Out_Row_Out_Column_Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_14ns_15s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/X_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_conv_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_running_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_running_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/dw_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_running_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_running_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_reduce_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_reduce_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_expand_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_expand_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/proj_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_msp_conv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_msp_norm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_dw_conv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_dw_norm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_dw_act' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_reduce' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_relu' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_expand' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_sigmoid' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_se' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_proj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_stage0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'X_data', 'msp_conv_weight', 'msp_conv_bias', 'msp_norm_weight', 'msp_norm_bias', 'msp_norm_running_mean', 'msp_norm_running_var', 'dw_conv_weight', 'norm_1_weight', 'norm_1_bias', 'norm_1_running_mean', 'norm_1_running_var', 'se_conv_reduce_weight', 'se_conv_reduce_bias', 'se_conv_expand_weight', 'se_conv_expand_bias', 'proj_conv_weight', 'Y_msp_conv', 'Y_msp_norm', 'Y_dw_conv', 'Y_dw_norm', 'Y_dw_act', 'Y_mean', 'Y_reduce', 'Y_relu', 'Y_expand', 'Y_sigmoid', 'Y_se' and 'Y_proj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.5 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.14 seconds; current allocated memory: 1.008 GB.
