{"auto_keywords": [{"score": 0.030424249019695215, "phrase": "sbst"}, {"score": 0.00481495049065317, "phrase": "efficient_testing"}, {"score": 0.004620093797504386, "phrase": "processor_cores"}, {"score": 0.003916098498242888, "phrase": "today's_commercial_processor_cores"}, {"score": 0.003459191419478298, "phrase": "single_test_methodology"}, {"score": 0.0031845067058084583, "phrase": "self-test_programs"}, {"score": 0.0029928611380840757, "phrase": "deterministic_software-based_self-test"}, {"score": 0.0025892330566358503, "phrase": "verification-based_self-test_programs"}, {"score": 0.0023834640793589414, "phrase": "directed_random_test-program_generation"}, {"score": 0.0021049977753042253, "phrase": "test_strategy"}], "paper_keywords": [""], "paper_abstract": "Because of their complexity and various architectural features, today's commercial processor cores limit the effectiveness of a single test methodology. However, self-test programs based on deterministic software-based self-test (SBST) methodologies combined with verification-based self-test programs and supplemented by directed random test-program generation prove very effective as a test strategy.", "paper_title": "Hybrid-SBST methodology for efficient testing of processor cores", "paper_id": "WOS:000252817200009"}