<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='89' type='llvm::Register llvm::AMDGPURegisterBankInfo::handleD16VData(llvm::MachineIRBuilder &amp; B, llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1670' ll='1692' type='llvm::Register llvm::AMDGPURegisterBankInfo::handleD16VData(llvm::MachineIRBuilder &amp; B, llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1669'>/// Handle register layout difference for f16 images for some subtargets.</doc>
