Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Tue Feb 11 18:16:36 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cva6_zybo_z7_20_timing_summary_routed.rpt -pb cva6_zybo_z7_20_timing_summary_routed.pb -rpx cva6_zybo_z7_20_timing_summary_routed.rpx
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     258         
LUTAR-1    Warning           LUT drives async reset alert    4           
SYNTH-10   Warning           Wide multiplier                 4           
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (806)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (467)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (806)
--------------------------
 There are 258 register/latch pins with no clock driven by root clock pin: tck (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/i_frontend/icache_vaddr_q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (467)
--------------------------------------------------
 There are 467 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.451       -5.685                     16                48010        0.034        0.000                      0                47952        2.000        0.000                       0                 16207  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_sys                  {0.000 4.000}        8.000           125.000         
  clk_out1_xlnx_clk_gen  {0.000 12.500}       25.000          40.000          
  clkfbout_xlnx_clk_gen  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_xlnx_clk_gen       -0.451       -5.685                     16                35503        0.034        0.000                      0                35503       11.250        0.000                       0                 16203  
  clkfbout_xlnx_clk_gen                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen       19.412        0.000                      0                12449        0.507        0.000                      0                12449  
**default**                                                               13.549        0.000                      0                    1                                                                        
**default**            clk_out1_xlnx_clk_gen                              18.538        0.000                      0                   36                                                                        
**default**            input port clock                                   16.042        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_out1_xlnx_clk_gen                         
(none)                 clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_out1_xlnx_clk_gen                         
(none)                 clkfbout_xlnx_clk_gen                         
(none)                                        clk_out1_xlnx_clk_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :           16  Failing Endpoints,  Worst Slack       -0.451ns,  Total Violation       -5.685ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.619ns  (logic 6.401ns (26.000%)  route 18.218ns (74.000%))
  Logic Levels:           31  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 23.361 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.584    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.062 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29/O
                         net (fo=1, routed)           0.436    14.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19/O
                         net (fo=3, routed)           0.610    15.232    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_11
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10/O
                         net (fo=1, routed)           0.000    15.356    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.869 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.888    16.874    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.998 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.511    17.509    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.633 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.811    18.444    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I1_O)        0.150    18.594 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.534    19.128    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.348    19.476 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.666    20.142    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.152    20.294 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.714    21.008    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y74         LUT5 (Prop_lut5_I3_O)        0.360    21.368 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.632    21.999    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X52Y70         LUT5 (Prop_lut5_I1_O)        0.326    22.325 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_6__2/O
                         net (fo=2, routed)           1.305    23.631    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[3]
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.506    23.361    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    23.828    
                         clock uncertainty           -0.082    23.746    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    23.180    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                         -23.631    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.617ns  (logic 6.401ns (26.002%)  route 18.216ns (73.998%))
  Logic Levels:           31  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 23.364 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.584    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.062 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29/O
                         net (fo=1, routed)           0.436    14.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19/O
                         net (fo=3, routed)           0.610    15.232    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_11
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10/O
                         net (fo=1, routed)           0.000    15.356    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.869 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.888    16.874    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.998 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.511    17.509    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.633 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.811    18.444    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I1_O)        0.150    18.594 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.534    19.128    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.348    19.476 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.666    20.142    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.152    20.294 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.714    21.008    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y74         LUT5 (Prop_lut5_I3_O)        0.360    21.368 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.632    21.999    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X52Y70         LUT5 (Prop_lut5_I1_O)        0.326    22.325 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_6__2/O
                         net (fo=2, routed)           1.304    23.629    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[3]
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.509    23.364    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    23.831    
                         clock uncertainty           -0.082    23.749    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    23.183    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.183    
                         arrival time                         -23.629    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.608ns  (logic 6.401ns (26.012%)  route 18.207ns (73.988%))
  Logic Levels:           31  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 23.361 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.584    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.062 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29/O
                         net (fo=1, routed)           0.436    14.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19/O
                         net (fo=3, routed)           0.610    15.232    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_11
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10/O
                         net (fo=1, routed)           0.000    15.356    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.869 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.888    16.874    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.998 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.511    17.509    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.633 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.811    18.444    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I1_O)        0.150    18.594 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.534    19.128    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.348    19.476 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.666    20.142    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.152    20.294 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.714    21.008    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y74         LUT5 (Prop_lut5_I3_O)        0.360    21.368 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.629    21.996    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_5
    SLICE_X52Y70         LUT5 (Prop_lut5_I2_O)        0.326    22.322 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_230/O
                         net (fo=2, routed)           1.297    23.620    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[0]
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.506    23.361    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    23.828    
                         clock uncertainty           -0.082    23.746    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    23.180    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                         -23.620    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.561ns  (logic 6.401ns (26.062%)  route 18.160ns (73.938%))
  Logic Levels:           31  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 23.361 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.584    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.062 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29/O
                         net (fo=1, routed)           0.436    14.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19/O
                         net (fo=3, routed)           0.610    15.232    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_11
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10/O
                         net (fo=1, routed)           0.000    15.356    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.869 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.888    16.874    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.998 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.511    17.509    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.633 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.811    18.444    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I1_O)        0.150    18.594 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.534    19.128    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.348    19.476 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.666    20.142    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.152    20.294 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.714    21.008    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y74         LUT5 (Prop_lut5_I3_O)        0.360    21.368 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.653    22.020    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I1_O)        0.326    22.346 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.226    23.572    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.506    23.361    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    23.828    
                         clock uncertainty           -0.082    23.746    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.180    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                         -23.573    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.561ns  (logic 6.401ns (26.062%)  route 18.160ns (73.938%))
  Logic Levels:           31  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 23.364 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.584    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.062 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29/O
                         net (fo=1, routed)           0.436    14.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19/O
                         net (fo=3, routed)           0.610    15.232    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_11
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10/O
                         net (fo=1, routed)           0.000    15.356    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.869 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.888    16.874    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.998 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.511    17.509    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.633 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.811    18.444    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I1_O)        0.150    18.594 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.534    19.128    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.348    19.476 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.666    20.142    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.152    20.294 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.714    21.008    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y74         LUT5 (Prop_lut5_I3_O)        0.360    21.368 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.653    22.020    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I1_O)        0.326    22.346 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__2/O
                         net (fo=2, routed)           1.226    23.572    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.509    23.364    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    23.831    
                         clock uncertainty           -0.082    23.749    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.183    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.183    
                         arrival time                         -23.573    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.556ns  (logic 6.401ns (26.067%)  route 18.155ns (73.933%))
  Logic Levels:           31  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 23.361 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.584    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.062 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29/O
                         net (fo=1, routed)           0.436    14.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19/O
                         net (fo=3, routed)           0.610    15.232    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_11
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10/O
                         net (fo=1, routed)           0.000    15.356    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.869 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.888    16.874    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.998 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.511    17.509    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.633 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.811    18.444    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I1_O)        0.150    18.594 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.534    19.128    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.348    19.476 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.666    20.142    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.152    20.294 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.714    21.008    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y74         LUT5 (Prop_lut5_I3_O)        0.360    21.368 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.702    22.070    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_5
    SLICE_X52Y70         LUT5 (Prop_lut5_I2_O)        0.326    22.396 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_232/O
                         net (fo=2, routed)           1.172    23.567    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[6]
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.506    23.361    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    23.828    
                         clock uncertainty           -0.082    23.746    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    23.180    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                         -23.567    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.554ns  (logic 6.401ns (26.069%)  route 18.153ns (73.931%))
  Logic Levels:           31  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 23.364 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.584    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.062 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29/O
                         net (fo=1, routed)           0.436    14.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19/O
                         net (fo=3, routed)           0.610    15.232    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_11
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10/O
                         net (fo=1, routed)           0.000    15.356    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.869 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.888    16.874    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.998 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.511    17.509    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.633 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.811    18.444    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I1_O)        0.150    18.594 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.534    19.128    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.348    19.476 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.666    20.142    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.152    20.294 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.714    21.008    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y74         LUT5 (Prop_lut5_I3_O)        0.360    21.368 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.702    22.070    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_5
    SLICE_X52Y70         LUT5 (Prop_lut5_I2_O)        0.326    22.396 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_232/O
                         net (fo=2, routed)           1.170    23.566    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[6]
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.509    23.364    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    23.831    
                         clock uncertainty           -0.082    23.749    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    23.183    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.183    
                         arrival time                         -23.566    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.541ns  (logic 6.401ns (26.083%)  route 18.140ns (73.917%))
  Logic Levels:           31  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 23.361 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.584    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.062 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29/O
                         net (fo=1, routed)           0.436    14.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19/O
                         net (fo=3, routed)           0.610    15.232    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_11
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10/O
                         net (fo=1, routed)           0.000    15.356    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.869 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.888    16.874    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.998 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.511    17.509    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.633 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.811    18.444    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I1_O)        0.150    18.594 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.534    19.128    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.348    19.476 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.666    20.142    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.152    20.294 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.714    21.008    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y74         LUT5 (Prop_lut5_I3_O)        0.360    21.368 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.699    22.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_5
    SLICE_X52Y70         LUT5 (Prop_lut5_I2_O)        0.326    22.393 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_231/O
                         net (fo=2, routed)           1.160    23.553    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[5]
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.506    23.361    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    23.828    
                         clock uncertainty           -0.082    23.746    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    23.180    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                         -23.553    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.541ns  (logic 6.401ns (26.083%)  route 18.140ns (73.917%))
  Logic Levels:           31  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 23.364 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.584    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.062 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29/O
                         net (fo=1, routed)           0.436    14.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19/O
                         net (fo=3, routed)           0.610    15.232    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_11
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10/O
                         net (fo=1, routed)           0.000    15.356    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.869 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.888    16.874    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.998 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.511    17.509    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.633 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.811    18.444    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I1_O)        0.150    18.594 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.534    19.128    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.348    19.476 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.666    20.142    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.152    20.294 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.714    21.008    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y74         LUT5 (Prop_lut5_I3_O)        0.360    21.368 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.699    22.067    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/Mem_DP_reg_5
    SLICE_X52Y70         LUT5 (Prop_lut5_I2_O)        0.326    22.393 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_231/O
                         net (fo=2, routed)           1.160    23.553    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[5]
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.509    23.364    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    23.831    
                         clock uncertainty           -0.082    23.749    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    23.183    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.183    
                         arrival time                         -23.553    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.358ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.526ns  (logic 6.401ns (26.099%)  route 18.125ns (73.901%))
  Logic Levels:           31  (CARRY4=3 LUT3=3 LUT4=1 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 23.361 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.584    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.062 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29/O
                         net (fo=1, routed)           0.436    14.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19/O
                         net (fo=3, routed)           0.610    15.232    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_11
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10/O
                         net (fo=1, routed)           0.000    15.356    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.869 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.888    16.874    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.998 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.511    17.509    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.633 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.811    18.444    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X54Y75         LUT3 (Prop_lut3_I1_O)        0.150    18.594 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.534    19.128    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.348    19.476 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.666    20.142    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X52Y74         LUT5 (Prop_lut5_I0_O)        0.152    20.294 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.714    21.008    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y74         LUT5 (Prop_lut5_I3_O)        0.360    21.368 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237/O
                         net (fo=9, routed)           0.682    22.049    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I1_O)        0.326    22.375 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_8__2/O
                         net (fo=2, routed)           1.162    23.537    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[1]
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.506    23.361    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    23.828    
                         clock uncertainty           -0.082    23.746    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    23.180    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                         -23.537    
  -------------------------------------------------------------------
                         slack                                 -0.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.019%)  route 0.192ns (59.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.556    -0.652    i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X48Y51         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.524 r  i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][1]/Q
                         net (fo=2, routed)           0.192    -0.332    i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id_n_0_][1]
    SLICE_X48Y49         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.830    -0.885    i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X48Y49         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][1]/C
                         clock pessimism              0.508    -0.377    
    SLICE_X48Y49         FDCE (Hold_fdce_C_D)         0.012    -0.365    i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.917%)  route 0.231ns (62.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.586    -0.622    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X64Y49         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][1]/Q
                         net (fo=2, routed)           0.231    -0.250    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][1]
    SLICE_X61Y51         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.849    -0.866    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X61Y51         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][1]/C
                         clock pessimism              0.508    -0.358    
    SLICE_X61Y51         FDCE (Hold_fdce_C_D)         0.070    -0.288    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.423%)  route 0.246ns (63.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.584    -0.624    i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X89Y52         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][10]/Q
                         net (fo=2, routed)           0.246    -0.236    i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][10]
    SLICE_X80Y49         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.858    -0.857    i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X80Y49         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][10]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X80Y49         FDCE (Hold_fdce_C_D)         0.070    -0.279    i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][10]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/instret_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/csr_regfile_i/instret_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.597%)  route 0.162ns (30.403%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.584    -0.624    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[11]/Q
                         net (fo=3, routed)           0.161    -0.298    i_ariane/i_cva6/csr_regfile_i/instret_q_reg_n_0_[11]
    SLICE_X82Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_580/O
                         net (fo=1, routed)           0.000    -0.253    i_ariane/i_cva6/csr_regfile_i/instret_q[11]_i_2_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.144 r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.143    i_ariane/i_cva6/csr_regfile_i/instret_q_reg[11]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.090 r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    i_ariane/i_cva6/csr_regfile_i/instret_q_reg[15]_i_1_n_7
    SLICE_X82Y100        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.939    -0.776    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[12]/C
                         clock pessimism              0.503    -0.273    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134    -0.139    i_ariane/i_cva6/csr_regfile_i/instret_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/icache_rd_shift_q_reg[1][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.550    -0.658    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X33Y69         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/icache_rd_shift_q_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.517 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/icache_rd_shift_q_reg[1][9]/Q
                         net (fo=4, routed)           0.128    -0.388    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/wdata_i[9]
    RAMB36_X2Y13         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.860    -0.855    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y13         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.257    -0.598    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155    -0.443    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_instr_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_fpga_queue.fifo_ram/mem_reg_0_3_42_47/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.547%)  route 0.368ns (66.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.573    -0.635    i_ariane/i_cva6/i_frontend/i_instr_realign/clk_out1
    SLICE_X27Y96         FDRE                                         r  i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_instr_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_instr_val_reg[7]/Q
                         net (fo=3, routed)           0.258    -0.235    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_instr_val[7]
    SLICE_X27Y102        LUT6 (Prop_lut6_I4_O)        0.045    -0.190 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_42_47_i_4__0/O
                         net (fo=1, routed)           0.110    -0.080    i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_fpga_queue.fifo_ram/mem_reg_0_3_42_47/DIB0
    SLICE_X26Y103        RAMD32                                       r  i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_fpga_queue.fifo_ram/mem_reg_0_3_42_47/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.929    -0.786    i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_fpga_queue.fifo_ram/mem_reg_0_3_42_47/WCLK
    SLICE_X26Y103        RAMD32                                       r  i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_fpga_queue.fifo_ram/mem_reg_0_3_42_47/RAMB/CLK
                         clock pessimism              0.503    -0.283    
    SLICE_X26Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.137    i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_fpga_queue.fifo_ram/mem_reg_0_3_42_47/RAMB
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[len][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[len][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.886%)  route 0.252ns (64.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.586    -0.622    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X64Y49         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[len][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[len][4]/Q
                         net (fo=2, routed)           0.252    -0.229    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[len][4]
    SLICE_X61Y51         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[len][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.849    -0.866    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X61Y51         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[len][4]/C
                         clock pessimism              0.508    -0.358    
    SLICE_X61Y51         FDCE (Hold_fdce_C_D)         0.070    -0.288    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[len][4]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/instret_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/csr_regfile_i/instret_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.384ns (70.321%)  route 0.162ns (29.679%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.584    -0.624    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[11]/Q
                         net (fo=3, routed)           0.161    -0.298    i_ariane/i_cva6/csr_regfile_i/instret_q_reg_n_0_[11]
    SLICE_X82Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_580/O
                         net (fo=1, routed)           0.000    -0.253    i_ariane/i_cva6/csr_regfile_i/instret_q[11]_i_2_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.144 r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.143    i_ariane/i_cva6/csr_regfile_i/instret_q_reg[11]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.077 r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.077    i_ariane/i_cva6/csr_regfile_i/instret_q_reg[15]_i_1_n_5
    SLICE_X82Y100        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.939    -0.776    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/instret_q_reg[14]/C
                         clock pessimism              0.503    -0.273    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134    -0.139    i_ariane/i_cva6/csr_regfile_i/instret_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/icache_rd_shift_q_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.738%)  route 0.132ns (48.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.554    -0.654    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/clk_out1
    SLICE_X33Y64         FDCE                                         r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/icache_rd_shift_q_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/icache_rd_shift_q_reg[1][16]/Q
                         net (fo=4, routed)           0.132    -0.381    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/wdata_i[16]
    RAMB36_X2Y13         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.860    -0.855    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y13         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.257    -0.598    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155    -0.443    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_fpga_queue.fifo_ram/mem_reg_0_1_114_119__0/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.449%)  route 0.286ns (60.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.584    -0.624    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X59Y49         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][1]/Q
                         net (fo=1, routed)           0.108    -0.374    i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_0_][1]
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.329 r  i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/mem_reg_0_1_114_119__0_i_6/O
                         net (fo=1, routed)           0.177    -0.152    slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_fpga_queue.fifo_ram/mem_reg_0_1_114_119__0/DIC0
    SLICE_X58Y51         RAMD32                                       r  slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_fpga_queue.fifo_ram/mem_reg_0_1_114_119__0/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.848    -0.867    slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_fpga_queue.fifo_ram/mem_reg_0_1_114_119__0/WCLK
    SLICE_X58Y51         RAMD32                                       r  slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_fpga_queue.fifo_ram/mem_reg_0_1_114_119__0/RAMC/CLK
                         clock pessimism              0.508    -0.359    
    SLICE_X58Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.215    slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_fpga_queue.fifo_ram/mem_reg_0_1_114_119__0/RAMC
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xlnx_clk_gen
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y17     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y17     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y16     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y16     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y18     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y18     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y19     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y19     i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y10     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y10     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y98     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y98     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y98     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y98     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y97     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y98     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y98     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y98     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y98     bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlnx_clk_gen
  To Clock:  clkfbout_xlnx_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlnx_clk_gen
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   i_xlnx_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       19.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.412ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.668ns (14.355%)  route 3.985ns (85.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 23.398 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.782    -0.910    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y25        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.900     1.507    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X105Y38        LUT2 (Prop_lut2_I1_O)        0.150     1.657 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2_1/O
                         net (fo=4, routed)           2.086     3.743    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X81Y60         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.543    23.398    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.453    23.850    
                         clock uncertainty           -0.082    23.768    
    SLICE_X81Y60         FDCE (Recov_fdce_C_CLR)     -0.613    23.155    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         23.155    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                 19.412    

Slack (MET) :             20.691ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 0.668ns (18.273%)  route 2.988ns (81.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 23.478 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.782    -0.910    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y25        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.900     1.507    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X105Y38        LUT2 (Prop_lut2_I1_O)        0.150     1.657 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2_1/O
                         net (fo=4, routed)           1.088     2.746    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X92Y47         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.623    23.478    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X92Y47         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/C
                         clock pessimism              0.567    24.046    
                         clock uncertainty           -0.082    23.964    
    SLICE_X92Y47         FDCE (Recov_fdce_C_CLR)     -0.527    23.437    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]
  -------------------------------------------------------------------
                         required time                         23.437    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 20.691    

Slack (MET) :             21.322ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.668ns (22.737%)  route 2.270ns (77.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 23.477 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.782    -0.910    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y25        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.900     1.507    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X105Y38        LUT2 (Prop_lut2_I1_O)        0.150     1.657 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2_1/O
                         net (fo=4, routed)           0.370     2.028    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X105Y37        FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.622    23.477    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X105Y37        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/C
                         clock pessimism              0.567    24.045    
                         clock uncertainty           -0.082    23.963    
    SLICE_X105Y37        FDCE (Recov_fdce_C_CLR)     -0.613    23.350    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]
  -------------------------------------------------------------------
                         required time                         23.350    
                         arrival time                          -2.028    
  -------------------------------------------------------------------
                         slack                                 21.322    

Slack (MET) :             21.322ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.668ns (22.737%)  route 2.270ns (77.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 23.477 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.782    -0.910    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y25        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.900     1.507    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X105Y38        LUT2 (Prop_lut2_I1_O)        0.150     1.657 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2_1/O
                         net (fo=4, routed)           0.370     2.028    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X105Y37        FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.622    23.477    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X105Y37        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]/C
                         clock pessimism              0.567    24.045    
                         clock uncertainty           -0.082    23.963    
    SLICE_X105Y37        FDCE (Recov_fdce_C_CLR)     -0.613    23.350    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]
  -------------------------------------------------------------------
                         required time                         23.350    
                         arrival time                          -2.028    
  -------------------------------------------------------------------
                         slack                                 21.322    

Slack (MET) :             21.658ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.718ns (25.753%)  route 2.070ns (74.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 23.555 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.882    -0.810    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y46        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDPE (Prop_fdpe_C_Q)         0.419    -0.391 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.828     0.437    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y46        LUT3 (Prop_lut3_I2_O)        0.299     0.736 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.242     1.978    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y46        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.700    23.555    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X109Y46        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.567    24.123    
                         clock uncertainty           -0.082    24.041    
    SLICE_X109Y46        FDCE (Recov_fdce_C_CLR)     -0.405    23.636    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                 21.658    

Slack (MET) :             21.658ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.718ns (25.753%)  route 2.070ns (74.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 23.555 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.882    -0.810    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y46        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDPE (Prop_fdpe_C_Q)         0.419    -0.391 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.828     0.437    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y46        LUT3 (Prop_lut3_I2_O)        0.299     0.736 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.242     1.978    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y46        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.700    23.555    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X109Y46        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.567    24.123    
                         clock uncertainty           -0.082    24.041    
    SLICE_X109Y46        FDCE (Recov_fdce_C_CLR)     -0.405    23.636    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                 21.658    

Slack (MET) :             21.658ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.718ns (25.753%)  route 2.070ns (74.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 23.555 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.882    -0.810    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y46        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDPE (Prop_fdpe_C_Q)         0.419    -0.391 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.828     0.437    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y46        LUT3 (Prop_lut3_I2_O)        0.299     0.736 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.242     1.978    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y46        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.700    23.555    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X109Y46        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567    24.123    
                         clock uncertainty           -0.082    24.041    
    SLICE_X109Y46        FDCE (Recov_fdce_C_CLR)     -0.405    23.636    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                 21.658    

Slack (MET) :             21.658ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.718ns (25.753%)  route 2.070ns (74.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 23.555 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.882    -0.810    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y46        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDPE (Prop_fdpe_C_Q)         0.419    -0.391 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.828     0.437    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y46        LUT3 (Prop_lut3_I2_O)        0.299     0.736 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.242     1.978    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y46        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.700    23.555    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X109Y46        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.567    24.123    
                         clock uncertainty           -0.082    24.041    
    SLICE_X109Y46        FDCE (Recov_fdce_C_CLR)     -0.405    23.636    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                 21.658    

Slack (MET) :             21.702ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.718ns (25.753%)  route 2.070ns (74.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 23.555 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.882    -0.810    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y46        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDPE (Prop_fdpe_C_Q)         0.419    -0.391 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.828     0.437    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y46        LUT3 (Prop_lut3_I2_O)        0.299     0.736 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.242     1.978    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y46        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.700    23.555    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X108Y46        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.567    24.123    
                         clock uncertainty           -0.082    24.041    
    SLICE_X108Y46        FDCE (Recov_fdce_C_CLR)     -0.361    23.680    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         23.680    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                 21.702    

Slack (MET) :             21.702ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.718ns (25.753%)  route 2.070ns (74.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 23.555 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.882    -0.810    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y46        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDPE (Prop_fdpe_C_Q)         0.419    -0.391 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.828     0.437    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X109Y46        LUT3 (Prop_lut3_I2_O)        0.299     0.736 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.242     1.978    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y46        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.700    23.555    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X108Y46        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.567    24.123    
                         clock uncertainty           -0.082    24.041    
    SLICE_X108Y46        FDCE (Recov_fdce_C_CLR)     -0.361    23.680    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         23.680    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                 21.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.077%)  route 0.246ns (56.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.640    -0.568    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y39        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.309    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y40        LUT3 (Prop_lut3_I0_O)        0.045    -0.264 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.129    -0.136    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y40        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.912    -0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X111Y40        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X111Y40        FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.077%)  route 0.246ns (56.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.640    -0.568    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y39        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.309    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y40        LUT3 (Prop_lut3_I0_O)        0.045    -0.264 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.129    -0.136    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y40        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.912    -0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X111Y40        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X111Y40        FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.077%)  route 0.246ns (56.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.640    -0.568    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y39        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.309    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y40        LUT3 (Prop_lut3_I0_O)        0.045    -0.264 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.129    -0.136    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X111Y40        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.912    -0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X111Y40        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.253    -0.551    
    SLICE_X111Y40        FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.077%)  route 0.246ns (56.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.640    -0.568    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y39        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.309    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y40        LUT3 (Prop_lut3_I0_O)        0.045    -0.264 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.129    -0.136    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y40        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.912    -0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X111Y40        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.253    -0.551    
    SLICE_X111Y40        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.646    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.647%)  route 0.250ns (57.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.640    -0.568    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y39        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.309    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y40        LUT3 (Prop_lut3_I0_O)        0.045    -0.264 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.133    -0.131    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X110Y40        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.912    -0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X110Y40        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.253    -0.551    
    SLICE_X110Y40        FDCE (Remov_fdce_C_CLR)     -0.092    -0.643    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.647%)  route 0.250ns (57.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.640    -0.568    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y39        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.309    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y40        LUT3 (Prop_lut3_I0_O)        0.045    -0.264 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.133    -0.131    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X110Y40        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.912    -0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X110Y40        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.253    -0.551    
    SLICE_X110Y40        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.646    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.647%)  route 0.250ns (57.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.640    -0.568    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y39        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.309    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y40        LUT3 (Prop_lut3_I0_O)        0.045    -0.264 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.133    -0.131    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X110Y40        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.912    -0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X110Y40        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.253    -0.551    
    SLICE_X110Y40        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.646    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.647%)  route 0.250ns (57.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.640    -0.568    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y39        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.309    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y40        LUT3 (Prop_lut3_I0_O)        0.045    -0.264 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.133    -0.131    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X110Y40        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.912    -0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X110Y40        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.253    -0.551    
    SLICE_X110Y40        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.646    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.647%)  route 0.250ns (57.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.640    -0.568    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y39        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.309    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y40        LUT3 (Prop_lut3_I0_O)        0.045    -0.264 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.133    -0.131    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X110Y40        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.912    -0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X110Y40        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.253    -0.551    
    SLICE_X110Y40        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.646    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.245%)  route 0.357ns (65.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.640    -0.568    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y39        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.309    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y40        LUT3 (Prop_lut3_I0_O)        0.045    -0.264 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.240    -0.024    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X108Y40        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.911    -0.804    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X108Y40        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.275    -0.530    
    SLICE_X108Y40        FDCE (Remov_fdce_C_CLR)     -0.067    -0.597    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.572    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       13.549ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tdo
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.451ns  (logic 4.015ns (62.241%)  route 2.436ns (37.759%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.436     2.895    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556     6.451 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     6.451    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                 13.549    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       18.538ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.538ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.244ns  (logic 0.478ns (38.425%)  route 0.766ns (61.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y24                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/C
    SLICE_X98Y24         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.766     1.244    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[0]
    SLICE_X108Y25        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y25        FDCE (Setup_fdce_C_D)       -0.218    19.782    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 18.538    

Slack (MET) :             18.595ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.181ns  (logic 0.478ns (40.485%)  route 0.703ns (59.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y23                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
    SLICE_X98Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.703     1.181    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[20]
    SLICE_X99Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X99Y20         FDCE (Setup_fdce_C_D)       -0.224    19.776    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                         19.776    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                 18.595    

Slack (MET) :             18.599ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.148ns  (logic 0.478ns (41.641%)  route 0.670ns (58.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y22                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
    SLICE_X98Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.670     1.148    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[16]
    SLICE_X95Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X95Y22         FDCE (Setup_fdce_C_D)       -0.253    19.747    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                         19.747    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 18.599    

Slack (MET) :             18.607ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.335ns  (logic 0.518ns (38.796%)  route 0.817ns (61.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y24                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/C
    SLICE_X98Y24         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.817     1.335    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[3]
    SLICE_X95Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X95Y22         FDCE (Setup_fdce_C_D)       -0.058    19.942    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                         19.942    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                 18.607    

Slack (MET) :             18.609ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.174ns  (logic 0.478ns (40.711%)  route 0.696ns (59.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
    SLICE_X104Y27        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.696     1.174    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[28]
    SLICE_X108Y25        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y25        FDCE (Setup_fdce_C_D)       -0.217    19.783    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                 18.609    

Slack (MET) :             18.611ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.284ns  (logic 0.456ns (35.509%)  route 0.828ns (64.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y23                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
    SLICE_X109Y23        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=6, routed)           0.828     1.284    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg_0
    SLICE_X111Y23        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X111Y23        FDCE (Setup_fdce_C_D)       -0.105    19.895    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                         19.895    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                 18.611    

Slack (MET) :             18.622ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.193ns  (logic 0.478ns (40.067%)  route 0.715ns (59.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/C
    SLICE_X102Y27        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.715     1.193    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[31]
    SLICE_X108Y25        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y25        FDCE (Setup_fdce_C_D)       -0.185    19.815    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                         19.815    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 18.622    

Slack (MET) :             18.624ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.123ns  (logic 0.478ns (42.575%)  route 0.645ns (57.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y23                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
    SLICE_X98Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.645     1.123    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[22]
    SLICE_X105Y24        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X105Y24        FDCE (Setup_fdce_C_D)       -0.253    19.747    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                         19.747    
                         arrival time                          -1.123    
  -------------------------------------------------------------------
                         slack                                 18.624    

Slack (MET) :             18.635ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.145ns  (logic 0.478ns (41.731%)  route 0.667ns (58.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
    SLICE_X104Y27        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.667     1.145    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[26]
    SLICE_X108Y25        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y25        FDCE (Setup_fdce_C_D)       -0.220    19.780    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 18.635    

Slack (MET) :             18.638ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.124ns  (logic 0.478ns (42.515%)  route 0.646ns (57.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
    SLICE_X98Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.646     1.124    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[8]
    SLICE_X99Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X99Y21         FDCE (Setup_fdce_C_D)       -0.238    19.762    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                         19.762    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 18.638    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       16.042ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 tdi
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.675ns  (logic 1.649ns (44.866%)  route 2.026ns (55.134%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  tdi (IN)
                         net (fo=0)                   0.000     0.000    tdi
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  tdi_IBUF_inst/O
                         net (fo=5, routed)           1.692     3.191    i_dmi_jtag/i_dmi_jtag_tap/tdi_IBUF
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.150     3.341 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[zero1][31]_i_1/O
                         net (fo=1, routed)           0.334     3.675    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d[zero1][31]
    SLICE_X110Y49        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X110Y49        FDCE (Setup_fdce_C_D)       -0.283    19.717    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                         19.717    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.080ns  (required time - arrival time)
  Source:                 tms
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.951ns  (logic 1.670ns (42.282%)  route 2.280ns (57.718%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  tms (IN)
                         net (fo=0)                   0.000     0.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  tms_IBUF_inst/O
                         net (fo=16, routed)          2.280     3.827    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X113Y72        LUT2 (Prop_lut2_I1_O)        0.124     3.951 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1/O
                         net (fo=1, routed)           0.000     3.951    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1_n_0
    SLICE_X113Y72        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X113Y72        FDCE (Setup_fdce_C_D)        0.031    20.031    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                 16.080    

Slack (MET) :             16.094ns  (required time - arrival time)
  Source:                 tms
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.981ns  (logic 1.700ns (42.717%)  route 2.280ns (57.283%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  tms (IN)
                         net (fo=0)                   0.000     0.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  tms_IBUF_inst/O
                         net (fo=16, routed)          2.280     3.827    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X113Y72        LUT4 (Prop_lut4_I3_O)        0.154     3.981 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.981    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1_n_0
    SLICE_X113Y72        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X113Y72        FDCE (Setup_fdce_C_D)        0.075    20.075    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.075    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                 16.094    

Slack (MET) :             16.118ns  (required time - arrival time)
  Source:                 tms
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.911ns  (logic 1.670ns (42.709%)  route 2.241ns (57.291%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  tms (IN)
                         net (fo=0)                   0.000     0.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  tms_IBUF_inst/O
                         net (fo=16, routed)          2.241     3.787    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X113Y71        LUT3 (Prop_lut3_I1_O)        0.124     3.911 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000     3.911    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1_n_0
    SLICE_X113Y71        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X113Y71        FDCE (Setup_fdce_C_D)        0.029    20.029    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                 16.118    

Slack (MET) :             16.136ns  (required time - arrival time)
  Source:                 tms
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.939ns  (logic 1.698ns (43.117%)  route 2.241ns (56.883%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  tms (IN)
                         net (fo=0)                   0.000     0.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 f  tms_IBUF_inst/O
                         net (fo=16, routed)          2.241     3.787    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.152     3.939 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000     3.939    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1_n_0
    SLICE_X113Y71        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X113Y71        FDCE (Setup_fdce_C_D)        0.075    20.075    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         20.075    
                         arrival time                          -3.939    
  -------------------------------------------------------------------
                         slack                                 16.136    

Slack (MET) :             16.143ns  (required time - arrival time)
  Source:                 tms
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.889ns  (logic 1.670ns (42.951%)  route 2.219ns (57.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  tms (IN)
                         net (fo=0)                   0.000     0.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  tms_IBUF_inst/O
                         net (fo=16, routed)          2.219     3.765    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.124     3.889 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[8]_i_1/O
                         net (fo=1, routed)           0.000     3.889    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[8]_i_1_n_0
    SLICE_X113Y71        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X113Y71        FDCE (Setup_fdce_C_D)        0.032    20.032    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]
  -------------------------------------------------------------------
                         required time                         20.032    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                 16.143    

Slack (MET) :             16.145ns  (required time - arrival time)
  Source:                 tms
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.886ns  (logic 1.670ns (42.985%)  route 2.216ns (57.015%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  tms (IN)
                         net (fo=0)                   0.000     0.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 f  tms_IBUF_inst/O
                         net (fo=16, routed)          2.216     3.762    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X113Y71        LUT3 (Prop_lut3_I1_O)        0.124     3.886 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1/O
                         net (fo=1, routed)           0.000     3.886    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1_n_0
    SLICE_X113Y71        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X113Y71        FDCE (Setup_fdce_C_D)        0.031    20.031    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                 16.145    

Slack (MET) :             16.160ns  (required time - arrival time)
  Source:                 tms
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.915ns  (logic 1.699ns (43.407%)  route 2.216ns (56.593%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  tms (IN)
                         net (fo=0)                   0.000     0.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  tms_IBUF_inst/O
                         net (fo=16, routed)          2.216     3.762    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X113Y71        LUT3 (Prop_lut3_I1_O)        0.153     3.915 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1/O
                         net (fo=1, routed)           0.000     3.915    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1_n_0
    SLICE_X113Y71        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X113Y71        FDCE (Setup_fdce_C_D)        0.075    20.075    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]
  -------------------------------------------------------------------
                         required time                         20.075    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                 16.160    

Slack (MET) :             16.192ns  (required time - arrival time)
  Source:                 tms
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.839ns  (logic 1.670ns (43.506%)  route 2.169ns (56.494%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  tms (IN)
                         net (fo=0)                   0.000     0.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 f  tms_IBUF_inst/O
                         net (fo=16, routed)          2.169     3.715    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X113Y71        LUT4 (Prop_lut4_I2_O)        0.124     3.839 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1/O
                         net (fo=1, routed)           0.000     3.839    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1_n_0
    SLICE_X113Y71        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X113Y71        FDCE (Setup_fdce_C_D)        0.031    20.031    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                          -3.839    
  -------------------------------------------------------------------
                         slack                                 16.192    

Slack (MET) :             16.208ns  (required time - arrival time)
  Source:                 tms
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.867ns  (logic 1.698ns (43.916%)  route 2.169ns (56.084%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  tms (IN)
                         net (fo=0)                   0.000     0.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  tms_IBUF_inst/O
                         net (fo=16, routed)          2.169     3.715    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X113Y71        LUT3 (Prop_lut3_I2_O)        0.152     3.867 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1/O
                         net (fo=1, routed)           0.000     3.867    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1_n_0
    SLICE_X113Y71        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X113Y71        FDCE (Setup_fdce_C_D)        0.075    20.075    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]
  -------------------------------------------------------------------
                         required time                         20.075    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                 16.208    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           258 Endpoints
Min Delay           258 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 1.694ns (21.182%)  route 6.304ns (78.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.264     2.834    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.124     2.958 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.040     7.998    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X96Y20         FDCE                                         f  i_dmi_jtag/data_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 1.694ns (21.182%)  route 6.304ns (78.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.264     2.834    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.124     2.958 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.040     7.998    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X96Y20         FDCE                                         f  i_dmi_jtag/data_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 1.694ns (21.182%)  route 6.304ns (78.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.264     2.834    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.124     2.958 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.040     7.998    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X96Y20         FDCE                                         f  i_dmi_jtag/data_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 1.694ns (21.182%)  route 6.304ns (78.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.264     2.834    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.124     2.958 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.040     7.998    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X96Y20         FDCE                                         f  i_dmi_jtag/data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/dr_q_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 1.694ns (21.182%)  route 6.304ns (78.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.264     2.834    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.124     2.958 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.040     7.998    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X97Y20         FDCE                                         f  i_dmi_jtag/dr_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/dr_q_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 1.694ns (21.182%)  route 6.304ns (78.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.264     2.834    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.124     2.958 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.040     7.998    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X97Y20         FDCE                                         f  i_dmi_jtag/dr_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/dr_q_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 1.694ns (21.182%)  route 6.304ns (78.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.264     2.834    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.124     2.958 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.040     7.998    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X97Y20         FDCE                                         f  i_dmi_jtag/dr_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/dr_q_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 1.694ns (21.182%)  route 6.304ns (78.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.264     2.834    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.124     2.958 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         5.040     7.998    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X97Y20         FDCE                                         f  i_dmi_jtag/dr_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 1.694ns (21.374%)  route 6.232ns (78.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.264     2.834    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.124     2.958 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         4.968     7.926    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X98Y20         FDCE                                         f  i_dmi_jtag/data_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/data_q_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 1.694ns (21.374%)  route 6.232ns (78.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.264     2.834    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.124     2.958 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         4.968     7.926    i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X98Y20         FDCE                                         f  i_dmi_jtag/data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.382ns (31.322%)  route 0.838ns (68.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.843    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.045     0.888 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.332     1.220    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X113Y72        FDPE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.382ns (31.322%)  route 0.838ns (68.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.843    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.045     0.888 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.332     1.220    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X113Y72        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.382ns (31.322%)  route 0.838ns (68.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.843    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.045     0.888 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.332     1.220    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X113Y72        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.382ns (31.322%)  route 0.838ns (68.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.843    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.045     0.888 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.332     1.220    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X113Y72        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.382ns (31.322%)  route 0.838ns (68.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.843    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.045     0.888 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.332     1.220    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X113Y72        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.382ns (31.322%)  route 0.838ns (68.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.843    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.045     0.888 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.332     1.220    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X113Y72        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.382ns (31.322%)  route 0.838ns (68.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.843    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.045     0.888 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.332     1.220    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X113Y72        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.382ns (31.322%)  route 0.838ns (68.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.843    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.045     0.888 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.332     1.220    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y72        FDPE                                         f  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.382ns (31.322%)  route 0.838ns (68.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.843    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.045     0.888 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.332     1.220    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y72        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.382ns (31.322%)  route 0.838ns (68.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.843    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.045     0.888 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.332     1.220    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X112Y72        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  

Max Delay             0 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.547ns  (logic 0.385ns (70.385%)  route 0.162ns (29.615%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.613    -1.532    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X98Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDCE (Prop_fdce_C_Q)         0.385    -1.147 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.162    -0.985    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[10]
    SLICE_X99Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.634ns  (logic 0.385ns (60.737%)  route 0.249ns (39.263%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.611    -1.534    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X98Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y22         FDCE (Prop_fdce_C_Q)         0.385    -1.149 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.249    -0.900    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[12]
    SLICE_X99Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.665ns  (logic 0.418ns (62.841%)  route 0.247ns (37.159%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.613    -1.532    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X98Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDCE (Prop_fdce_C_Q)         0.418    -1.114 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.247    -0.866    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[11]
    SLICE_X99Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.694ns  (logic 0.418ns (60.230%)  route 0.276ns (39.770%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.613    -1.532    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X98Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDCE (Prop_fdce_C_Q)         0.418    -1.114 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.276    -0.837    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[9]
    SLICE_X99Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.698ns  (logic 0.418ns (59.865%)  route 0.280ns (40.135%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.610    -1.535    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X98Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y23         FDCE (Prop_fdce_C_Q)         0.418    -1.117 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.280    -0.836    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[21]
    SLICE_X99Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.613    -1.532    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X98Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDCE (Prop_fdce_C_Q)         0.418    -1.114 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.278    -0.835    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[7]
    SLICE_X99Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.685    -1.460    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X109Y23        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y23        FDCE (Prop_fdce_C_Q)         0.337    -1.123 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/Q
                         net (fo=1, routed)           0.320    -0.802    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[1]
    SLICE_X108Y23        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.751ns  (logic 0.385ns (51.243%)  route 0.366ns (48.757%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.611    -1.534    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X98Y22         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y22         FDCE (Prop_fdce_C_Q)         0.385    -1.149 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.366    -0.782    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[14]
    SLICE_X99Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.784ns  (logic 0.385ns (49.132%)  route 0.399ns (50.868%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.613    -1.532    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X98Y21         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDCE (Prop_fdce_C_Q)         0.385    -1.147 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.399    -0.748    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[6]
    SLICE_X99Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.792ns  (logic 0.385ns (48.636%)  route 0.407ns (51.364%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.610    -1.535    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X98Y23         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y23         FDCE (Prop_fdce_C_Q)         0.385    -1.150 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.407    -0.743    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[18]
    SLICE_X99Y20         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 0.580ns (9.602%)  route 5.460ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.719    -0.973    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.517 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          2.851     2.334    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.124     2.458 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         2.610     5.067    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y46        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.702    -1.443    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y46        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 0.580ns (9.602%)  route 5.460ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.719    -0.973    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.517 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          2.851     2.334    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.124     2.458 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         2.610     5.067    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y46        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.702    -1.443    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y46        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.686ns  (logic 0.580ns (10.200%)  route 5.106ns (89.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.719    -0.973    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.517 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          2.851     2.334    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.124     2.458 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         2.255     4.713    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y37        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.698    -1.447    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y37        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.686ns  (logic 0.580ns (10.200%)  route 5.106ns (89.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.719    -0.973    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.517 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          2.851     2.334    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.124     2.458 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         2.255     4.713    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y37        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.698    -1.447    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y37        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 0.580ns (10.465%)  route 4.962ns (89.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.719    -0.973    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.517 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          2.851     2.334    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.124     2.458 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         2.111     4.569    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y39        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.700    -1.445    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y39        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 0.580ns (10.465%)  route 4.962ns (89.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.719    -0.973    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.517 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          2.851     2.334    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.124     2.458 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         2.111     4.569    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y39        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.700    -1.445    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y39        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.421ns  (logic 0.186ns (7.683%)  route 2.235ns (92.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.581    -0.627    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          1.233     0.747    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.045     0.792 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.002     1.795    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y39        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.911    -0.804    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y39        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.421ns  (logic 0.186ns (7.683%)  route 2.235ns (92.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.581    -0.627    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          1.233     0.747    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.045     0.792 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.002     1.795    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y39        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.911    -0.804    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y39        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.481ns  (logic 0.186ns (7.497%)  route 2.295ns (92.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.581    -0.627    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          1.233     0.747    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.045     0.792 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.062     1.855    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y37        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.909    -0.806    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y37        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.481ns  (logic 0.186ns (7.497%)  route 2.295ns (92.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.581    -0.627    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          1.233     0.747    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.045     0.792 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.062     1.855    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y37        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.909    -0.806    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y37        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.186ns (7.142%)  route 2.418ns (92.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.581    -0.627    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          1.233     0.747    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.045     0.792 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.186     1.978    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y46        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.913    -0.802    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y46        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.604ns  (logic 0.186ns (7.142%)  route 2.418ns (92.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.581    -0.627    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=35, routed)          1.233     0.747    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y41        LUT1 (Prop_lut1_I0_O)        0.045     0.792 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=162, routed)         1.186     1.978    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y46        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.913    -0.802    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y46        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           452 Endpoints
Min Delay           453 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/dr_q_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.923ns  (logic 0.704ns (8.886%)  route 7.219ns (91.114%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/Q
                         net (fo=41, routed)          2.267     2.723    i_dmi_jtag/i_dmi_jtag_tap/shift_dr
    SLICE_X113Y54        LUT5 (Prop_lut5_I1_O)        0.124     2.847 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          4.952     7.799    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X100Y22        LUT4 (Prop_lut4_I2_O)        0.124     7.923 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[22]_i_1/O
                         net (fo=1, routed)           0.000     7.923    i_dmi_jtag/dr_d[22]
    SLICE_X100Y22        FDCE                                         r  i_dmi_jtag/dr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/dr_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 0.704ns (9.124%)  route 7.012ns (90.876%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/Q
                         net (fo=41, routed)          2.267     2.723    i_dmi_jtag/i_dmi_jtag_tap/shift_dr
    SLICE_X113Y54        LUT5 (Prop_lut5_I1_O)        0.124     2.847 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          4.745     7.592    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X97Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.716 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[7]_i_1/O
                         net (fo=1, routed)           0.000     7.716    i_dmi_jtag/dr_d[7]
    SLICE_X97Y22         FDCE                                         r  i_dmi_jtag/dr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/dr_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.547ns  (logic 0.704ns (9.328%)  route 6.843ns (90.672%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/Q
                         net (fo=41, routed)          2.267     2.723    i_dmi_jtag/i_dmi_jtag_tap/shift_dr
    SLICE_X113Y54        LUT5 (Prop_lut5_I1_O)        0.124     2.847 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          4.576     7.423    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X97Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.547 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[8]_i_1/O
                         net (fo=1, routed)           0.000     7.547    i_dmi_jtag/dr_d[8]
    SLICE_X97Y20         FDCE                                         r  i_dmi_jtag/dr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/dr_q_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.545ns  (logic 0.704ns (9.330%)  route 6.841ns (90.670%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/Q
                         net (fo=41, routed)          2.267     2.723    i_dmi_jtag/i_dmi_jtag_tap/shift_dr
    SLICE_X113Y54        LUT5 (Prop_lut5_I1_O)        0.124     2.847 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          4.574     7.421    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X97Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.545 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[17]_i_1/O
                         net (fo=1, routed)           0.000     7.545    i_dmi_jtag/dr_d[17]
    SLICE_X97Y20         FDCE                                         r  i_dmi_jtag/dr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/dr_q_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.544ns  (logic 0.704ns (9.331%)  route 6.840ns (90.669%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/Q
                         net (fo=41, routed)          2.267     2.723    i_dmi_jtag/i_dmi_jtag_tap/shift_dr
    SLICE_X113Y54        LUT5 (Prop_lut5_I1_O)        0.124     2.847 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          4.573     7.420    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X97Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.544 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[16]_i_1/O
                         net (fo=1, routed)           0.000     7.544    i_dmi_jtag/dr_d[16]
    SLICE_X97Y20         FDCE                                         r  i_dmi_jtag/dr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/dr_q_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.490ns  (logic 0.704ns (9.400%)  route 6.786ns (90.600%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/Q
                         net (fo=41, routed)          2.267     2.723    i_dmi_jtag/i_dmi_jtag_tap/shift_dr
    SLICE_X113Y54        LUT5 (Prop_lut5_I1_O)        0.124     2.847 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          4.519     7.366    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X97Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.490 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[21]_i_1/O
                         net (fo=1, routed)           0.000     7.490    i_dmi_jtag/dr_d[21]
    SLICE_X97Y21         FDCE                                         r  i_dmi_jtag/dr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/dr_q_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 0.704ns (9.403%)  route 6.783ns (90.597%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/Q
                         net (fo=41, routed)          2.267     2.723    i_dmi_jtag/i_dmi_jtag_tap/shift_dr
    SLICE_X113Y54        LUT5 (Prop_lut5_I1_O)        0.124     2.847 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          4.516     7.363    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X97Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.487 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[20]_i_1/O
                         net (fo=1, routed)           0.000     7.487    i_dmi_jtag/dr_d[20]
    SLICE_X97Y21         FDCE                                         r  i_dmi_jtag/dr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_dmi_jtag/dr_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 0.766ns (10.339%)  route 6.643ns (89.661%))
  Logic Levels:           3  (FDPE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDPE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C
    SLICE_X112Y72        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/Q
                         net (fo=43, routed)          2.352     2.870    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[0]
    SLICE_X112Y54        LUT5 (Prop_lut5_I2_O)        0.124     2.994 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=41, routed)          4.291     7.285    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_0
    SLICE_X100Y22        LUT4 (Prop_lut4_I1_O)        0.124     7.409 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     7.409    i_dmi_jtag/dr_d[4]
    SLICE_X100Y22        FDCE                                         r  i_dmi_jtag/dr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/dr_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 0.704ns (9.548%)  route 6.669ns (90.452%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/Q
                         net (fo=41, routed)          2.267     2.723    i_dmi_jtag/i_dmi_jtag_tap/shift_dr
    SLICE_X113Y54        LUT5 (Prop_lut5_I1_O)        0.124     2.847 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          4.402     7.249    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X98Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.373 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[9]_i_1/O
                         net (fo=1, routed)           0.000     7.373    i_dmi_jtag/dr_d[9]
    SLICE_X98Y19         FDCE                                         r  i_dmi_jtag/dr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/dr_q_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.233ns  (logic 0.704ns (9.733%)  route 6.529ns (90.267%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/Q
                         net (fo=41, routed)          2.267     2.723    i_dmi_jtag/i_dmi_jtag_tap/shift_dr
    SLICE_X113Y54        LUT5 (Prop_lut5_I1_O)        0.124     2.847 f  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4/O
                         net (fo=41, routed)          4.262     7.109    i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_4_n_0
    SLICE_X97Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.233 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[15]_i_1/O
                         net (fo=1, routed)           0.000     7.233    i_dmi_jtag/dr_d[15]
    SLICE_X97Y20         FDCE                                         r  i_dmi_jtag/dr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y23        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/C
    SLICE_X111Y23        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/Q
                         net (fo=1, routed)           0.056     0.197    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q
    SLICE_X111Y23        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/data_q_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y20         FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/C
    SLICE_X99Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/Q
                         net (fo=1, routed)           0.054     0.195    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][14]
    SLICE_X98Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.240 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     0.240    i_dmi_jtag/i_dmi_cdc_n_246
    SLICE_X98Y20         FDCE                                         r  i_dmi_jtag/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/dr_q_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/data_q_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y26        FDCE                         0.000     0.000 r  i_dmi_jtag/dr_q_reg[32]/C
    SLICE_X110Y26        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/dr_q_reg[32]/Q
                         net (fo=2, routed)           0.065     0.206    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][32]
    SLICE_X111Y26        LUT4 (Prop_lut4_I3_O)        0.045     0.251 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[30]_i_1/O
                         net (fo=1, routed)           0.000     0.251    i_dmi_jtag/i_dmi_cdc_n_230
    SLICE_X111Y26        FDCE                                         r  i_dmi_jtag/data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/dr_q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/data_q_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y20         FDCE                         0.000     0.000 r  i_dmi_jtag/dr_q_reg[17]/C
    SLICE_X97Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/dr_q_reg[17]/Q
                         net (fo=2, routed)           0.067     0.208    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][17]
    SLICE_X96Y20         LUT4 (Prop_lut4_I3_O)        0.045     0.253 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[15]_i_1/O
                         net (fo=1, routed)           0.000     0.253    i_dmi_jtag/i_dmi_cdc_n_245
    SLICE_X96Y20         FDCE                                         r  i_dmi_jtag/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y23        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg/C
    SLICE_X111Y23        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg/Q
                         net (fo=2, routed)           0.131     0.259    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0
    SLICE_X111Y23        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/data_q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y25        FDCE                         0.000     0.000 r  i_dmi_jtag/data_q_reg[28]/C
    SLICE_X109Y25        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/data_q_reg[28]/Q
                         net (fo=2, routed)           0.122     0.263    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[28]
    SLICE_X109Y26        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/data_q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y25        FDCE                         0.000     0.000 r  i_dmi_jtag/data_q_reg[31]/C
    SLICE_X109Y25        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/data_q_reg[31]/Q
                         net (fo=2, routed)           0.124     0.265    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[31]
    SLICE_X109Y26        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/data_q_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y21        FDCE                         0.000     0.000 r  i_dmi_jtag/data_q_reg[21]/C
    SLICE_X103Y21        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/data_q_reg[21]/Q
                         net (fo=2, routed)           0.129     0.270    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[21]
    SLICE_X104Y21        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/address_q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.954%)  route 0.130ns (48.046%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y33        FDCE                         0.000     0.000 r  i_dmi_jtag/address_q_reg[6]/C
    SLICE_X110Y33        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/address_q_reg[6]/Q
                         net (fo=2, routed)           0.130     0.271    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_0[6]
    SLICE_X109Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][5]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][5]/Q
                         net (fo=1, routed)           0.086     0.227    i_dmi_jtag/i_dmi_jtag_tap/p_0_in__0[5]
    SLICE_X111Y49        LUT2 (Prop_lut2_I1_O)        0.045     0.272 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[abits][4]_i_1/O
                         net (fo=1, routed)           0.000     0.272    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d[abits][4]
    SLICE_X111Y49        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.260ns  (logic 6.488ns (24.707%)  route 19.772ns (75.293%))
  Logic Levels:           33  (CARRY4=3 LUT3=4 LUT4=2 LUT5=11 LUT6=13)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.564    13.918    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.042 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, routed)           0.305    14.347    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.471 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.889    15.360    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_45_2
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.153    15.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39/O
                         net (fo=2, routed)           0.788    16.301    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.331    16.632 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13/O
                         net (fo=1, routed)           0.000    16.632    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.164 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.392 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_2/CO[2]
                         net (fo=2, routed)           0.718    18.110    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X50Y77         LUT5 (Prop_lut5_I0_O)        0.313    18.423 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.262    18.685    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.809 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.337    19.146    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_386
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    19.270 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___139/O
                         net (fo=8, routed)           0.751    20.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[15]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_331/O
                         net (fo=4, routed)           1.050    21.195    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][8]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    21.319 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_4/O
                         net (fo=1, routed)           0.680    21.999    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_18
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.123 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.286    22.410    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_21
    SLICE_X42Y81         LUT5 (Prop_lut5_I3_O)        0.124    22.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_8/O
                         net (fo=24, routed)          1.224    23.757    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_24
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.124    23.881 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]_i_1/O
                         net (fo=1, routed)           1.390    25.272    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]_i_1_n_0
    SLICE_X37Y104        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.213ns  (logic 6.488ns (24.751%)  route 19.725ns (75.249%))
  Logic Levels:           33  (CARRY4=3 LUT3=4 LUT4=2 LUT5=11 LUT6=13)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.564    13.918    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.042 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, routed)           0.305    14.347    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.471 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.889    15.360    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_45_2
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.153    15.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39/O
                         net (fo=2, routed)           0.788    16.301    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.331    16.632 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13/O
                         net (fo=1, routed)           0.000    16.632    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.164 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.392 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_2/CO[2]
                         net (fo=2, routed)           0.718    18.110    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X50Y77         LUT5 (Prop_lut5_I0_O)        0.313    18.423 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.262    18.685    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.809 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.337    19.146    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_386
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    19.270 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___139/O
                         net (fo=8, routed)           0.751    20.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[15]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_331/O
                         net (fo=4, routed)           1.050    21.195    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][8]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    21.319 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_4/O
                         net (fo=1, routed)           0.680    21.999    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_18
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.123 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.286    22.410    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_21
    SLICE_X42Y81         LUT5 (Prop_lut5_I3_O)        0.124    22.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_8/O
                         net (fo=24, routed)          1.377    23.910    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_24
    SLICE_X40Y86         LUT5 (Prop_lut5_I0_O)        0.124    24.034 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]_i_1/O
                         net (fo=1, routed)           1.191    25.225    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]_i_1_n_0
    SLICE_X39Y103        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.185ns  (logic 6.516ns (24.884%)  route 19.669ns (75.116%))
  Logic Levels:           33  (CARRY4=3 LUT3=5 LUT4=2 LUT5=10 LUT6=13)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.564    13.918    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.042 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, routed)           0.305    14.347    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.471 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.889    15.360    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_45_2
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.153    15.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39/O
                         net (fo=2, routed)           0.788    16.301    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.331    16.632 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13/O
                         net (fo=1, routed)           0.000    16.632    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.164 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.392 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_2/CO[2]
                         net (fo=2, routed)           0.718    18.110    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X50Y77         LUT5 (Prop_lut5_I0_O)        0.313    18.423 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.262    18.685    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.809 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.337    19.146    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_386
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    19.270 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___139/O
                         net (fo=8, routed)           0.751    20.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[15]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_331/O
                         net (fo=4, routed)           1.050    21.195    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][8]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    21.319 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_4/O
                         net (fo=1, routed)           0.680    21.999    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_18
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.123 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.286    22.410    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_21
    SLICE_X42Y81         LUT5 (Prop_lut5_I3_O)        0.124    22.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_8/O
                         net (fo=24, routed)          1.377    23.910    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_24
    SLICE_X40Y86         LUT3 (Prop_lut3_I2_O)        0.152    24.062 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[27]_i_1/O
                         net (fo=1, routed)           1.135    25.197    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[27]_i_1_n_0
    SLICE_X39Y103        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.178ns  (logic 6.518ns (24.899%)  route 19.660ns (75.101%))
  Logic Levels:           33  (CARRY4=3 LUT3=5 LUT4=2 LUT5=10 LUT6=13)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.564    13.918    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.042 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, routed)           0.305    14.347    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.471 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.889    15.360    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_45_2
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.153    15.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39/O
                         net (fo=2, routed)           0.788    16.301    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.331    16.632 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13/O
                         net (fo=1, routed)           0.000    16.632    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.164 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.392 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_2/CO[2]
                         net (fo=2, routed)           0.718    18.110    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X50Y77         LUT5 (Prop_lut5_I0_O)        0.313    18.423 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.262    18.685    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.809 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.337    19.146    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_386
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    19.270 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___139/O
                         net (fo=8, routed)           0.751    20.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[15]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_331/O
                         net (fo=4, routed)           1.050    21.195    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][8]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    21.319 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_4/O
                         net (fo=1, routed)           0.680    21.999    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_18
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.123 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.286    22.410    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_21
    SLICE_X42Y81         LUT5 (Prop_lut5_I3_O)        0.124    22.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_8/O
                         net (fo=24, routed)          1.224    23.757    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_24
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.154    23.911 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]_i_1/O
                         net (fo=1, routed)           1.279    25.190    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]_i_1_n_0
    SLICE_X37Y104        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.098ns  (logic 6.488ns (24.860%)  route 19.610ns (75.140%))
  Logic Levels:           33  (CARRY4=3 LUT3=4 LUT4=2 LUT5=11 LUT6=13)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.564    13.918    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.042 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, routed)           0.305    14.347    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.471 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.889    15.360    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_45_2
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.153    15.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39/O
                         net (fo=2, routed)           0.788    16.301    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.331    16.632 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13/O
                         net (fo=1, routed)           0.000    16.632    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.164 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.392 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_2/CO[2]
                         net (fo=2, routed)           0.718    18.110    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X50Y77         LUT5 (Prop_lut5_I0_O)        0.313    18.423 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.262    18.685    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.809 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.337    19.146    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_386
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    19.270 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___139/O
                         net (fo=8, routed)           0.751    20.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[15]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_331/O
                         net (fo=4, routed)           1.050    21.195    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][8]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    21.319 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_4/O
                         net (fo=1, routed)           0.680    21.999    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_18
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.123 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.286    22.410    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_21
    SLICE_X42Y81         LUT5 (Prop_lut5_I3_O)        0.124    22.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_8/O
                         net (fo=24, routed)          1.218    23.752    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_24
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.124    23.876 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]_i_1/O
                         net (fo=1, routed)           1.234    25.110    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]_i_1_n_0
    SLICE_X49Y100        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.085ns  (logic 6.514ns (24.972%)  route 19.571ns (75.028%))
  Logic Levels:           33  (CARRY4=3 LUT3=5 LUT4=2 LUT5=10 LUT6=13)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.564    13.918    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.042 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, routed)           0.305    14.347    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.471 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.889    15.360    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_45_2
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.153    15.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39/O
                         net (fo=2, routed)           0.788    16.301    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.331    16.632 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13/O
                         net (fo=1, routed)           0.000    16.632    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.164 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.392 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_2/CO[2]
                         net (fo=2, routed)           0.718    18.110    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X50Y77         LUT5 (Prop_lut5_I0_O)        0.313    18.423 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.262    18.685    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.809 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.337    19.146    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_386
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    19.270 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___139/O
                         net (fo=8, routed)           0.751    20.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[15]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_331/O
                         net (fo=4, routed)           1.050    21.195    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][8]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    21.319 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_4/O
                         net (fo=1, routed)           0.680    21.999    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_18
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.123 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.286    22.410    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_21
    SLICE_X42Y81         LUT5 (Prop_lut5_I3_O)        0.124    22.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_8/O
                         net (fo=24, routed)          1.218    23.752    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_24
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.150    23.902 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]_i_1/O
                         net (fo=1, routed)           1.195    25.097    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]_i_1_n_0
    SLICE_X37Y104        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.998ns  (logic 6.488ns (24.956%)  route 19.510ns (75.044%))
  Logic Levels:           33  (CARRY4=3 LUT3=4 LUT4=2 LUT5=11 LUT6=13)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.564    13.918    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.042 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, routed)           0.305    14.347    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.471 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.889    15.360    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_45_2
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.153    15.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39/O
                         net (fo=2, routed)           0.788    16.301    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.331    16.632 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13/O
                         net (fo=1, routed)           0.000    16.632    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.164 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.392 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_2/CO[2]
                         net (fo=2, routed)           0.718    18.110    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X50Y77         LUT5 (Prop_lut5_I0_O)        0.313    18.423 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.262    18.685    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.809 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.337    19.146    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_386
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    19.270 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___139/O
                         net (fo=8, routed)           0.751    20.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[15]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_331/O
                         net (fo=4, routed)           1.050    21.195    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][8]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    21.319 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_4/O
                         net (fo=1, routed)           0.680    21.999    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_18
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.123 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.286    22.410    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_21
    SLICE_X42Y81         LUT5 (Prop_lut5_I3_O)        0.124    22.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_8/O
                         net (fo=24, routed)          1.060    23.593    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_24
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.124    23.717 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[22]_i_1/O
                         net (fo=1, routed)           1.292    25.010    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[22]_i_1_n_0
    SLICE_X37Y104        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.991ns  (logic 6.516ns (25.070%)  route 19.475ns (74.930%))
  Logic Levels:           33  (CARRY4=3 LUT3=5 LUT4=2 LUT5=10 LUT6=13)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.564    13.918    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.042 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, routed)           0.305    14.347    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.471 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.889    15.360    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_45_2
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.153    15.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39/O
                         net (fo=2, routed)           0.788    16.301    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.331    16.632 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13/O
                         net (fo=1, routed)           0.000    16.632    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.164 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.392 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_2/CO[2]
                         net (fo=2, routed)           0.718    18.110    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X50Y77         LUT5 (Prop_lut5_I0_O)        0.313    18.423 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.262    18.685    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.809 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.337    19.146    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_386
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    19.270 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___139/O
                         net (fo=8, routed)           0.751    20.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[15]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_331/O
                         net (fo=4, routed)           1.050    21.195    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][8]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    21.319 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_4/O
                         net (fo=1, routed)           0.680    21.999    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_18
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.123 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.286    22.410    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_21
    SLICE_X42Y81         LUT5 (Prop_lut5_I3_O)        0.124    22.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_8/O
                         net (fo=24, routed)          1.235    23.768    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_24
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.152    23.920 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]_i_1/O
                         net (fo=1, routed)           1.083    25.003    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]_i_1_n_0
    SLICE_X39Y103        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.988ns  (logic 6.516ns (25.073%)  route 19.472ns (74.927%))
  Logic Levels:           33  (CARRY4=3 LUT3=5 LUT4=2 LUT5=10 LUT6=13)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.564    13.918    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.042 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, routed)           0.305    14.347    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.471 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.889    15.360    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_45_2
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.153    15.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39/O
                         net (fo=2, routed)           0.788    16.301    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.331    16.632 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13/O
                         net (fo=1, routed)           0.000    16.632    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.164 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.392 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_2/CO[2]
                         net (fo=2, routed)           0.718    18.110    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X50Y77         LUT5 (Prop_lut5_I0_O)        0.313    18.423 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.262    18.685    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.809 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.337    19.146    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_386
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    19.270 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___139/O
                         net (fo=8, routed)           0.751    20.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[15]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_331/O
                         net (fo=4, routed)           1.050    21.195    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][8]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    21.319 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_4/O
                         net (fo=1, routed)           0.680    21.999    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_18
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.123 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.286    22.410    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_21
    SLICE_X42Y81         LUT5 (Prop_lut5_I3_O)        0.124    22.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_8/O
                         net (fo=24, routed)          1.227    23.761    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_24
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.152    23.913 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]_i_1/O
                         net (fo=1, routed)           1.086    24.999    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]_i_1_n_0
    SLICE_X39Y103        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.850ns  (logic 6.484ns (25.083%)  route 19.366ns (74.917%))
  Logic Levels:           33  (CARRY4=3 LUT3=5 LUT4=2 LUT5=10 LUT6=13)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.564    13.918    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.042 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, routed)           0.305    14.347    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_384
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.471 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, routed)           0.889    15.360    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_45_2
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.153    15.513 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39/O
                         net (fo=2, routed)           0.788    16.301    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_39_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.331    16.632 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13/O
                         net (fo=1, routed)           0.000    16.632    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_13_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.164 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.164    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_4_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.392 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___138_i_2/CO[2]
                         net (fo=2, routed)           0.718    18.110    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/CO[0]
    SLICE_X50Y77         LUT5 (Prop_lut5_I0_O)        0.313    18.423 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_301/O
                         net (fo=37, routed)          0.262    18.685    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_net_24
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.809 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_43/O
                         net (fo=4, routed)           0.337    19.146    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_386
    SLICE_X50Y76         LUT4 (Prop_lut4_I3_O)        0.124    19.270 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___139/O
                         net (fo=8, routed)           0.751    20.021    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[15]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.124    20.145 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT5_331/O
                         net (fo=4, routed)           1.050    21.195    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[88][8]
    SLICE_X42Y81         LUT3 (Prop_lut3_I1_O)        0.124    21.319 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_4/O
                         net (fo=1, routed)           0.680    21.999    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_18
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.123 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_17/O
                         net (fo=1, routed)           0.286    22.410    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_21
    SLICE_X42Y81         LUT5 (Prop_lut5_I3_O)        0.124    22.534 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_8/O
                         net (fo=24, routed)          0.989    23.523    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_24
    SLICE_X40Y86         LUT3 (Prop_lut3_I2_O)        0.120    23.643 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_1/O
                         net (fo=1, routed)           1.220    24.862    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_1_n_0
    SLICE_X49Y100        LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][valid]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.360ns  (logic 1.059ns (77.871%)  route 0.301ns (22.129%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.481    -1.664    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X34Y98         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.605 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/O
                         net (fo=1, routed)           0.301    -0.304    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[1]
    SLICE_X33Y99         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][valid]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.493ns  (logic 1.059ns (70.929%)  route 0.434ns (29.071%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.526    -1.619    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X30Y98         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.560 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/O
                         net (fo=1, routed)           0.434    -0.126    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[3]
    SLICE_X31Y99         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][taken]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.579ns  (logic 1.059ns (67.063%)  route 0.520ns (32.937%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.481    -1.664    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X34Y97         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.605 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/O
                         net (fo=1, routed)           0.520    -0.085    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[0]
    SLICE_X33Y99         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][taken]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.692ns  (logic 0.567ns (33.506%)  route 1.125ns (66.494%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.471    -1.674    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X40Y82         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDCE (Prop_fdce_C_Q)         0.367    -1.307 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/Q
                         net (fo=4, routed)           0.281    -1.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.100    -0.926 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3/O
                         net (fo=11, routed)          0.381    -0.545    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ldbuf_rdata[address_offset][0]
    SLICE_X41Y83         LUT6 (Prop_lut6_I0_O)        0.100    -0.445 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_36/O
                         net (fo=1, routed)           0.463     0.018    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[72][5]
    SLICE_X43Y88         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.784ns  (logic 0.567ns (31.774%)  route 1.217ns (68.226%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.471    -1.674    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X40Y82         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDCE (Prop_fdce_C_Q)         0.367    -1.307 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/Q
                         net (fo=5, routed)           0.383    -0.924    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]
    SLICE_X40Y82         LUT5 (Prop_lut5_I2_O)        0.100    -0.824 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_11/O
                         net (fo=8, routed)           0.834     0.010    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_37
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.100     0.110 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.110    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]_i_1_n_0
    SLICE_X40Y85         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.386ns (48.906%)  route 0.403ns (51.094%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.577    -0.631    bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X30Y97         RAMD64E                                      r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.245 r  bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/O
                         net (fo=1, routed)           0.403     0.159    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[2]
    SLICE_X31Y99         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.335ns (37.413%)  route 0.560ns (62.587%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.550    -0.658    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X39Y82         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.517 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/Q
                         net (fo=4, routed)           0.179    -0.337    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]
    SLICE_X39Y82         LUT5 (Prop_lut5_I0_O)        0.042    -0.295 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_5/O
                         net (fo=8, routed)           0.126    -0.170    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_5_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.107    -0.063 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_22/O
                         net (fo=1, routed)           0.142     0.080    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_30
    SLICE_X39Y85         LUT3 (Prop_lut3_I2_O)        0.045     0.125 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_9/O
                         net (fo=1, routed)           0.113     0.238    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]_i_1_n_0
    SLICE_X39Y85         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.276ns (30.239%)  route 0.637ns (69.761%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.550    -0.658    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X39Y82         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.517 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/Q
                         net (fo=4, routed)           0.179    -0.337    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]
    SLICE_X39Y82         LUT5 (Prop_lut5_I2_O)        0.045    -0.292 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_7/O
                         net (fo=8, routed)           0.259    -0.033    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_7_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.012 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT6_23/O
                         net (fo=1, routed)           0.198     0.210    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_net_31
    SLICE_X39Y85         LUT3 (Prop_lut3_I2_O)        0.045     0.255 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3_10/O
                         net (fo=1, routed)           0.000     0.255    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_1_n_0
    SLICE_X39Y85         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.231ns (23.908%)  route 0.735ns (76.092%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.550    -0.658    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X40Y82         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.517 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/Q
                         net (fo=4, routed)           0.136    -0.380    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.045    -0.335 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT3/O
                         net (fo=11, routed)          0.283    -0.052    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ldbuf_rdata[address_offset][0]
    SLICE_X40Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.007 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wt_dcache_wbuff_LUT6_32/O
                         net (fo=1, routed)           0.316     0.309    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[72][1]
    SLICE_X40Y88         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.971ns  (logic 0.231ns (23.793%)  route 0.740ns (76.207%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.550    -0.658    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X39Y82         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.517 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]/Q
                         net (fo=4, routed)           0.179    -0.337    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][address_offset][0]
    SLICE_X39Y82         LUT5 (Prop_lut5_I2_O)        0.045    -0.292 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_7/O
                         net (fo=8, routed)           0.444     0.152    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_7_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I1_O)        0.045     0.197 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/load_unit_LUT5_10/O
                         net (fo=1, routed)           0.116     0.313    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]_i_1_n_0
    SLICE_X38Y86         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_xlnx_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xlnx_clk_gen'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xlnx_clk_gen fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.999 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.207    i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.308 f  i_xlnx_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.288    i_xlnx_clk_gen/inst/clkfbout_buf_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xlnx_clk_gen'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    i_xlnx_clk_gen/inst/clkfbout_buf_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_xlnx_clk_gen

Max Delay          2691 Endpoints
Min Delay          2691 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.013ns  (logic 3.574ns (21.008%)  route 13.439ns (78.992%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X31Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=5, routed)           1.246     1.805    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.146     1.951 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_22/O
                         net (fo=1, routed)           0.864     2.815    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_18_1
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.328     3.143 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16/O
                         net (fo=4, routed)           1.448     4.591    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16_n_0
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.150     4.741 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.407     5.148    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.328     5.476 r  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_36/O
                         net (fo=3, routed)           0.437     5.913    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.426     6.463    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.118     6.581 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=4, routed)           1.087     7.668    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.326     7.994 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/i___2_i_11/O
                         net (fo=65, routed)          1.506     9.501    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X53Y101        LUT5 (Prop_lut5_I3_O)        0.150     9.651 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_2__0/O
                         net (fo=8, routed)           1.373    11.024    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.321    11.345 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.407    11.751    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.326    12.077 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i___192_i_1/O
                         net (fo=3, routed)           0.937    13.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_adapter_data_req
    SLICE_X81Y83         LUT6 (Prop_lut6_I0_O)        0.326    13.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           1.204    14.545    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X85Y110        LUT6 (Prop_lut6_I3_O)        0.124    14.669 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_12/O
                         net (fo=1, routed)           0.657    15.326    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_12_n_0
    SLICE_X90Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_3/O
                         net (fo=2, routed)           0.507    15.957    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[2][0]
    SLICE_X90Y110        LUT6 (Prop_lut6_I0_O)        0.124    16.081 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_287/O
                         net (fo=32, routed)          0.931    17.013    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][32]_3[0]
    SLICE_X98Y103        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.782    -1.363    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X98Y103        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][3]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.013ns  (logic 3.574ns (21.008%)  route 13.439ns (78.992%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X31Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=5, routed)           1.246     1.805    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.146     1.951 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_22/O
                         net (fo=1, routed)           0.864     2.815    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_18_1
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.328     3.143 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16/O
                         net (fo=4, routed)           1.448     4.591    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16_n_0
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.150     4.741 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.407     5.148    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.328     5.476 r  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_36/O
                         net (fo=3, routed)           0.437     5.913    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.426     6.463    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.118     6.581 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=4, routed)           1.087     7.668    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.326     7.994 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/i___2_i_11/O
                         net (fo=65, routed)          1.506     9.501    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X53Y101        LUT5 (Prop_lut5_I3_O)        0.150     9.651 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_2__0/O
                         net (fo=8, routed)           1.373    11.024    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.321    11.345 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.407    11.751    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.326    12.077 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i___192_i_1/O
                         net (fo=3, routed)           0.937    13.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_adapter_data_req
    SLICE_X81Y83         LUT6 (Prop_lut6_I0_O)        0.326    13.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           1.204    14.545    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X85Y110        LUT6 (Prop_lut6_I3_O)        0.124    14.669 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_12/O
                         net (fo=1, routed)           0.657    15.326    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_12_n_0
    SLICE_X90Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_3/O
                         net (fo=2, routed)           0.507    15.957    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[2][0]
    SLICE_X90Y110        LUT6 (Prop_lut6_I0_O)        0.124    16.081 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_287/O
                         net (fo=32, routed)          0.931    17.013    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][32]_3[0]
    SLICE_X98Y103        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.782    -1.363    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X98Y103        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][4]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.009ns  (logic 3.574ns (21.012%)  route 13.435ns (78.988%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X31Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=5, routed)           1.246     1.805    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.146     1.951 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_22/O
                         net (fo=1, routed)           0.864     2.815    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_18_1
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.328     3.143 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16/O
                         net (fo=4, routed)           1.448     4.591    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16_n_0
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.150     4.741 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.407     5.148    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.328     5.476 r  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_36/O
                         net (fo=3, routed)           0.437     5.913    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.426     6.463    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.118     6.581 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=4, routed)           1.087     7.668    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.326     7.994 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/i___2_i_11/O
                         net (fo=65, routed)          1.506     9.501    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X53Y101        LUT5 (Prop_lut5_I3_O)        0.150     9.651 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_2__0/O
                         net (fo=8, routed)           1.373    11.024    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.321    11.345 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.407    11.751    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.326    12.077 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i___192_i_1/O
                         net (fo=3, routed)           0.937    13.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_adapter_data_req
    SLICE_X81Y83         LUT6 (Prop_lut6_I0_O)        0.326    13.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           1.205    14.546    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X85Y112        LUT6 (Prop_lut6_I3_O)        0.124    14.670 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13/O
                         net (fo=1, routed)           0.433    15.103    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_13_n_0
    SLICE_X85Y112        LUT6 (Prop_lut6_I3_O)        0.124    15.227 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_4/O
                         net (fo=2, routed)           0.610    15.837    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[5][0]_0
    SLICE_X85Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.961 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_292/O
                         net (fo=32, routed)          1.048    17.009    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_3[0]
    SLICE_X90Y102        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.780    -1.365    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X90Y102        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][4]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.983ns  (logic 3.574ns (21.045%)  route 13.409ns (78.955%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X31Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=5, routed)           1.246     1.805    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.146     1.951 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_22/O
                         net (fo=1, routed)           0.864     2.815    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_18_1
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.328     3.143 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16/O
                         net (fo=4, routed)           1.448     4.591    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16_n_0
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.150     4.741 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.407     5.148    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.328     5.476 r  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_36/O
                         net (fo=3, routed)           0.437     5.913    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.426     6.463    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.118     6.581 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=4, routed)           1.087     7.668    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.326     7.994 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/i___2_i_11/O
                         net (fo=65, routed)          1.506     9.501    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X53Y101        LUT5 (Prop_lut5_I3_O)        0.150     9.651 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_2__0/O
                         net (fo=8, routed)           1.373    11.024    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.321    11.345 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.407    11.751    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.326    12.077 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i___192_i_1/O
                         net (fo=3, routed)           0.937    13.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_adapter_data_req
    SLICE_X81Y83         LUT6 (Prop_lut6_I0_O)        0.326    13.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           1.204    14.545    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X85Y110        LUT6 (Prop_lut6_I3_O)        0.124    14.669 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_12/O
                         net (fo=1, routed)           0.657    15.326    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_12_n_0
    SLICE_X90Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_3/O
                         net (fo=2, routed)           0.507    15.957    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[2][0]
    SLICE_X90Y110        LUT6 (Prop_lut6_I0_O)        0.124    16.081 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_287/O
                         net (fo=32, routed)          0.901    16.983    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][32]_3[0]
    SLICE_X100Y104       FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.782    -1.363    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X100Y104       FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][5]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.981ns  (logic 3.574ns (21.048%)  route 13.407ns (78.952%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X31Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=5, routed)           1.246     1.805    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.146     1.951 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_22/O
                         net (fo=1, routed)           0.864     2.815    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_18_1
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.328     3.143 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16/O
                         net (fo=4, routed)           1.448     4.591    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16_n_0
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.150     4.741 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.407     5.148    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.328     5.476 r  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_36/O
                         net (fo=3, routed)           0.437     5.913    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.426     6.463    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.118     6.581 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=4, routed)           1.087     7.668    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.326     7.994 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/i___2_i_11/O
                         net (fo=65, routed)          1.506     9.501    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X53Y101        LUT5 (Prop_lut5_I3_O)        0.150     9.651 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_2__0/O
                         net (fo=8, routed)           1.373    11.024    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.321    11.345 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.407    11.751    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.326    12.077 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i___192_i_1/O
                         net (fo=3, routed)           0.937    13.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_adapter_data_req
    SLICE_X81Y83         LUT6 (Prop_lut6_I0_O)        0.326    13.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           1.390    14.731    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X81Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.855 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11/O
                         net (fo=1, routed)           0.264    15.119    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11_n_0
    SLICE_X81Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.243 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_3/O
                         net (fo=2, routed)           0.493    15.736    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[4][0]
    SLICE_X86Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.860 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_290/O
                         net (fo=32, routed)          1.120    16.981    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][32]_1[0]
    SLICE_X93Y102        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.781    -1.364    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y102        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][0]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.981ns  (logic 3.574ns (21.048%)  route 13.407ns (78.952%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X31Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=5, routed)           1.246     1.805    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.146     1.951 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_22/O
                         net (fo=1, routed)           0.864     2.815    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_18_1
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.328     3.143 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16/O
                         net (fo=4, routed)           1.448     4.591    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16_n_0
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.150     4.741 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.407     5.148    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.328     5.476 r  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_36/O
                         net (fo=3, routed)           0.437     5.913    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.426     6.463    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.118     6.581 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=4, routed)           1.087     7.668    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.326     7.994 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/i___2_i_11/O
                         net (fo=65, routed)          1.506     9.501    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X53Y101        LUT5 (Prop_lut5_I3_O)        0.150     9.651 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_2__0/O
                         net (fo=8, routed)           1.373    11.024    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.321    11.345 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.407    11.751    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.326    12.077 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i___192_i_1/O
                         net (fo=3, routed)           0.937    13.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_adapter_data_req
    SLICE_X81Y83         LUT6 (Prop_lut6_I0_O)        0.326    13.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           1.390    14.731    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X81Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.855 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11/O
                         net (fo=1, routed)           0.264    15.119    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11_n_0
    SLICE_X81Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.243 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_3/O
                         net (fo=2, routed)           0.493    15.736    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[4][0]
    SLICE_X86Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.860 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_290/O
                         net (fo=32, routed)          1.120    16.981    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][32]_1[0]
    SLICE_X93Y102        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.781    -1.364    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y102        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][1]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.981ns  (logic 3.574ns (21.048%)  route 13.407ns (78.952%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X31Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=5, routed)           1.246     1.805    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.146     1.951 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_22/O
                         net (fo=1, routed)           0.864     2.815    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_18_1
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.328     3.143 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16/O
                         net (fo=4, routed)           1.448     4.591    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16_n_0
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.150     4.741 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.407     5.148    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.328     5.476 r  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_36/O
                         net (fo=3, routed)           0.437     5.913    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.426     6.463    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.118     6.581 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=4, routed)           1.087     7.668    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.326     7.994 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/i___2_i_11/O
                         net (fo=65, routed)          1.506     9.501    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X53Y101        LUT5 (Prop_lut5_I3_O)        0.150     9.651 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_2__0/O
                         net (fo=8, routed)           1.373    11.024    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.321    11.345 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.407    11.751    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.326    12.077 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i___192_i_1/O
                         net (fo=3, routed)           0.937    13.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_adapter_data_req
    SLICE_X81Y83         LUT6 (Prop_lut6_I0_O)        0.326    13.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           1.390    14.731    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X81Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.855 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11/O
                         net (fo=1, routed)           0.264    15.119    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11_n_0
    SLICE_X81Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.243 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_3/O
                         net (fo=2, routed)           0.493    15.736    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[4][0]
    SLICE_X86Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.860 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_290/O
                         net (fo=32, routed)          1.120    16.981    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][32]_1[0]
    SLICE_X93Y102        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.781    -1.364    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y102        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][2]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.981ns  (logic 3.574ns (21.048%)  route 13.407ns (78.952%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X31Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=5, routed)           1.246     1.805    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.146     1.951 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_22/O
                         net (fo=1, routed)           0.864     2.815    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_18_1
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.328     3.143 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16/O
                         net (fo=4, routed)           1.448     4.591    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16_n_0
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.150     4.741 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.407     5.148    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.328     5.476 r  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_36/O
                         net (fo=3, routed)           0.437     5.913    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.426     6.463    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.118     6.581 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=4, routed)           1.087     7.668    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.326     7.994 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/i___2_i_11/O
                         net (fo=65, routed)          1.506     9.501    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X53Y101        LUT5 (Prop_lut5_I3_O)        0.150     9.651 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_2__0/O
                         net (fo=8, routed)           1.373    11.024    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.321    11.345 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.407    11.751    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.326    12.077 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i___192_i_1/O
                         net (fo=3, routed)           0.937    13.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_adapter_data_req
    SLICE_X81Y83         LUT6 (Prop_lut6_I0_O)        0.326    13.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           1.390    14.731    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X81Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.855 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11/O
                         net (fo=1, routed)           0.264    15.119    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11_n_0
    SLICE_X81Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.243 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_3/O
                         net (fo=2, routed)           0.493    15.736    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[4][0]
    SLICE_X86Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.860 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_290/O
                         net (fo=32, routed)          1.120    16.981    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][32]_1[0]
    SLICE_X93Y102        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.781    -1.364    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X93Y102        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][3]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.973ns  (logic 3.574ns (21.057%)  route 13.399ns (78.943%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X31Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=5, routed)           1.246     1.805    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.146     1.951 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_22/O
                         net (fo=1, routed)           0.864     2.815    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_18_1
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.328     3.143 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16/O
                         net (fo=4, routed)           1.448     4.591    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16_n_0
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.150     4.741 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.407     5.148    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.328     5.476 r  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_36/O
                         net (fo=3, routed)           0.437     5.913    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.426     6.463    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.118     6.581 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=4, routed)           1.087     7.668    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.326     7.994 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/i___2_i_11/O
                         net (fo=65, routed)          1.506     9.501    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X53Y101        LUT5 (Prop_lut5_I3_O)        0.150     9.651 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_2__0/O
                         net (fo=8, routed)           1.373    11.024    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.321    11.345 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.407    11.751    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.326    12.077 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i___192_i_1/O
                         net (fo=3, routed)           0.937    13.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_adapter_data_req
    SLICE_X81Y83         LUT6 (Prop_lut6_I0_O)        0.326    13.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           1.204    14.545    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X85Y110        LUT6 (Prop_lut6_I3_O)        0.124    14.669 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_12/O
                         net (fo=1, routed)           0.657    15.326    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_12_n_0
    SLICE_X90Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_3/O
                         net (fo=2, routed)           0.507    15.957    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[2][0]
    SLICE_X90Y110        LUT6 (Prop_lut6_I0_O)        0.124    16.081 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_287/O
                         net (fo=32, routed)          0.892    16.973    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][32]_3[0]
    SLICE_X98Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.781    -1.364    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X98Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][17]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.973ns  (logic 3.574ns (21.057%)  route 13.399ns (78.943%))
  Logic Levels:           15  (LDCE=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/G
    SLICE_X31Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/Q
                         net (fo=5, routed)           1.246     1.805    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][valid]
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.146     1.951 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/mem_reg_0_3_30_35_i_22/O
                         net (fo=1, routed)           0.864     2.815    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_18_1
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.328     3.143 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16/O
                         net (fo=4, routed)           1.448     4.591    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_16_n_0
    SLICE_X32Y102        LUT4 (Prop_lut4_I2_O)        0.150     4.741 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5/O
                         net (fo=2, routed)           0.407     5.148    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[31]_i_5_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.328     5.476 r  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_36/O
                         net (fo=3, routed)           0.437     5.913    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__0
    SLICE_X28Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.037 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.426     6.463    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.118     6.581 f  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_reg_0_3_0_5_i_11__0/O
                         net (fo=4, routed)           1.087     7.668    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.326     7.994 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/i___2_i_11/O
                         net (fo=65, routed)          1.506     9.501    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0
    SLICE_X53Y101        LUT5 (Prop_lut5_I3_O)        0.150     9.651 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_2__0/O
                         net (fo=8, routed)           1.373    11.024    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.321    11.345 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.407    11.751    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q_reg_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.326    12.077 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i___192_i_1/O
                         net (fo=3, routed)           0.937    13.015    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_adapter_data_req
    SLICE_X81Y83         LUT6 (Prop_lut6_I0_O)        0.326    13.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           1.204    14.545    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X85Y110        LUT6 (Prop_lut6_I3_O)        0.124    14.669 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_12/O
                         net (fo=1, routed)           0.657    15.326    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_12_n_0
    SLICE_X90Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_3/O
                         net (fo=2, routed)           0.507    15.957    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[2][0]
    SLICE_X90Y110        LUT6 (Prop_lut6_I0_O)        0.124    16.081 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_287/O
                         net (fo=32, routed)          0.892    16.973    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][32]_3[0]
    SLICE_X98Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.781    -1.364    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X98Y107        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y28        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
    SLICE_X107Y28        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.099     0.240    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[4]
    SLICE_X109Y27        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.899    -0.816    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y27        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
    SLICE_X109Y26        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.116     0.244    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[28]
    SLICE_X108Y26        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.897    -0.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y26        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
    SLICE_X109Y26        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.119     0.247    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[23]
    SLICE_X108Y26        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.897    -0.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y26        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
    SLICE_X109Y26        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.112     0.253    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[22]
    SLICE_X108Y26        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.897    -0.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y26        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y28        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
    SLICE_X105Y28        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.117     0.258    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[25]
    SLICE_X103Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.872    -0.843    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y21        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
    SLICE_X108Y21        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.101     0.265    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[1]
    SLICE_X107Y21        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.900    -0.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y21        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.272%)  route 0.112ns (40.728%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/G
    SLICE_X37Y104        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/Q
                         net (fo=1, routed)           0.112     0.275    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[30]
    SLICE_X36Y105        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.910    -0.805    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X36Y105        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[94]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.453%)  route 0.148ns (53.547%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
    SLICE_X109Y26        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.148     0.276    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[30]
    SLICE_X108Y26        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.897    -0.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y26        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y21        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
    SLICE_X104Y21        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.117     0.281    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[19]
    SLICE_X102Y21        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.872    -0.843    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y21        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.163ns (57.590%)  route 0.120ns (42.410%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/G
    SLICE_X39Y103        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/Q
                         net (fo=1, routed)           0.120     0.283    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[25]
    SLICE_X40Y104        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       0.910    -0.805    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X40Y104        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[89]/C





