{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582545915463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582545915463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 13:05:15 2020 " "Processing started: Mon Feb 24 13:05:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582545915463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582545915463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sin_gen -c sin_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off sin_gen -c sin_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582545915463 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1582545916015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_gen-rtl " "Found design unit 1: sin_gen-rtl" {  } { { "sin_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sin_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582545916563 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_gen " "Found entity 1: sin_gen" {  } { { "sin_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sin_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582545916563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582545916563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sig_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sig_rom-SYN " "Found design unit 1: sig_rom-SYN" {  } { { "sig_rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sig_rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582545916567 ""} { "Info" "ISGN_ENTITY_NAME" "1 sig_rom " "Found entity 1: sig_rom" {  } { { "sig_rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sig_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582545916567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582545916567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sondy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sondy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sondy-SYN " "Found design unit 1: sondy-SYN" {  } { { "sondy.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sondy.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582545916571 ""} { "Info" "ISGN_ENTITY_NAME" "1 sondy " "Found entity 1: sondy" {  } { { "sondy.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sondy.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582545916571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582545916571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sin_gen " "Elaborating entity \"sin_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1582545916663 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phase sin_gen.vhd(45) " "Verilog HDL or VHDL warning at sin_gen.vhd(45): object \"phase\" assigned a value but never read" {  } { { "sin_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sin_gen.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582545916663 "|sin_gen"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "phase_mod sin_gen.vhd(46) " "VHDL Signal Declaration warning at sin_gen.vhd(46): used implicit default value for signal \"phase_mod\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sin_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sin_gen.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582545916667 "|sin_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase_mod sin_gen.vhd(84) " "VHDL Process Statement warning at sin_gen.vhd(84): signal \"phase_mod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sin_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sin_gen.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582545916667 "|sin_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_rom sig_rom:i_rom " "Elaborating entity \"sig_rom\" for hierarchy \"sig_rom:i_rom\"" {  } { { "sin_gen.vhd" "i_rom" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sin_gen.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sig_rom:i_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sig_rom:i_rom\|altsyncram:altsyncram_component\"" {  } { { "sig_rom.vhd" "altsyncram_component" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sig_rom.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sig_rom:i_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sig_rom:i_rom\|altsyncram:altsyncram_component\"" {  } { { "sig_rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sig_rom.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582545916747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sig_rom:i_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sig_rom:i_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_gen.mif " "Parameter \"init_file\" = \"sin_gen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=JTAG " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=JTAG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916751 ""}  } { { "sig_rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sig_rom.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582545916751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv91 " "Found entity 1: altsyncram_cv91" {  } { { "db/altsyncram_cv91.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/db/altsyncram_cv91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582545916847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582545916847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cv91 sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated " "Elaborating entity \"altsyncram_cv91\" for hierarchy \"sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0992.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0992.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0992 " "Found entity 1: altsyncram_0992" {  } { { "db/altsyncram_0992.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/db/altsyncram_0992.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582545916951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582545916951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0992 sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|altsyncram_0992:altsyncram1 " "Elaborating entity \"altsyncram_0992\" for hierarchy \"sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|altsyncram_0992:altsyncram1\"" {  } { { "db/altsyncram_cv91.tdf" "altsyncram1" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/db/altsyncram_cv91.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545916955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cv91.tdf" "mgl_prim2" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/db/altsyncram_cv91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cv91.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/db/altsyncram_cv91.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582545917055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000 " "Parameter \"CVALUE\" = \"0000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1247035719 " "Parameter \"NODE_NAME\" = \"1247035719\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 10 " "Parameter \"WIDTH_WORD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917055 ""}  } { { "db/altsyncram_cv91.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/db/altsyncram_cv91.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582545917055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sig_rom:i_rom\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sondy sondy:i_sondy " "Elaborating entity \"sondy\" for hierarchy \"sondy:i_sondy\"" {  } { { "sin_gen.vhd" "i_sondy" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sin_gen.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe sondy:i_sondy\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"sondy:i_sondy\|altsource_probe:altsource_probe_component\"" {  } { { "sondy.vhd" "altsource_probe_component" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sondy.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sondy:i_sondy\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"sondy:i_sondy\|altsource_probe:altsource_probe_component\"" {  } { { "sondy.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sondy.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582545917151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sondy:i_sondy\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"sondy:i_sondy\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id PRBS " "Parameter \"instance_id\" = \"PRBS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 32 " "Parameter \"probe_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 32 " "Parameter \"source_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917151 ""}  } { { "sondy.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sondy.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582545917151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body sondy:i_sondy\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"sondy:i_sondy\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl sondy:i_sondy\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"sondy:i_sondy\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\"" {  } { { "altsource_probe_body.vhd" "\\equal_width_gen:equal_width_inst" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sondy:i_sondy\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sondy:i_sondy\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582545917195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "sin_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sin_gen.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582545918403 "|sin_gen|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank VCC " "Pin \"vga_blank\" is stuck at VCC" {  } { { "sin_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/Generator_sin/sin_gen.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582545918403 "|sin_gen|vga_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1582545918403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1582545918975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582545918975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "401 " "Implemented 401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1582545919095 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1582545919095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Implemented 371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1582545919095 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1582545919095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1582545919095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582545919131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 13:05:19 2020 " "Processing ended: Mon Feb 24 13:05:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582545919131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582545919131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582545919131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582545919131 ""}
