module divider(clock, en);
input clock;
output reg en;

reg [25:0] count;

always @(posedge clock) begin

	if (count == 16) begin
		en <= 1;
		count <= 0;
	end
	else begin
		count <= count + 1;
		en <= 0;
	end
end


endmodule
