// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire wire_assign( wire in, wire out );
// Design a module that adds the outputs so that the value in the input is 
// added to all of the outputs.
module add( input in0, input in1, output out0, output out1 );

// inputs
wire a,b,c,d,e,f,g,h,i,j,k,l,m,n,o,p,q,r,s,t,u,v,w,x,y,z;
// outputs
wire A,B,C,D,E,F,G,H,I,J,K,L,M,N,O;

// Module declaration as in spec of simulator. 
module sum_add( input in0, input in1, output out0, output out1,int w );

// Module declaration that can be used as aendmodule
