// Seed: 807443994
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [1 : -1] id_15;
  ;
  always force id_12 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout logic [7:0] id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  or primCall (id_2, id_11, id_9, id_3, id_15, id_17, id_12, id_4, id_18, id_14, id_8, id_5, id_16);
  wire id_18;
  assign id_17[1] = id_8;
  assign id_12 = -1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_18,
      id_2,
      id_2,
      id_14,
      id_4,
      id_11,
      id_12,
      id_18,
      id_5,
      id_16,
      id_16,
      id_13
  );
endmodule
