{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525314622623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525314622638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 19:30:22 2018 " "Processing started: Wed May 02 19:30:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525314622638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314622638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314622638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525314623482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1525314623482 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TestTFF.v " "Can't analyze file -- file TestTFF.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1525314655153 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \"endmodule\" TestTFF.sv(22) " "Verilog HDL syntax error at TestTFF.sv(22) near text: \"/\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "TestTFF.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/TestTFF.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1525314655200 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TestTFF TestTFF.sv(11) " "Ignored design unit \"TestTFF\" at TestTFF.sv(11) due to previous errors" {  } { { "TestTFF.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/TestTFF.sv" 11 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1525314655200 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TestTFF_testbench TestTFF.sv(68) " "Ignored design unit \"TestTFF_testbench\" at TestTFF.sv(68) due to previous errors" {  } { { "TestTFF.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/TestTFF.sv" 68 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1525314655200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testtff.sv 0 0 " "Found 0 design units, including 0 entities, in source file testtff.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314655200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file sixteen_bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sixteen_Bit_Counter " "Found entity 1: Sixteen_Bit_Counter" {  } { { "Sixteen_Bit_Counter.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/Sixteen_Bit_Counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525314655216 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sixteen_Bit_Counter_testbench " "Found entity 2: Sixteen_Bit_Counter_testbench" {  } { { "Sixteen_Bit_Counter.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/Sixteen_Bit_Counter.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525314655216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314655216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.sv 1 1 " "Found 1 design units, including 1 entities, in source file part1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Found entity 1: Part1" {  } { { "Part1.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/Part1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525314655216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314655216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhexi.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhexi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHEXI " "Found entity 1: HexHEXI" {  } { { "HexHEXI.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/HexHEXI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525314655231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314655231 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525314655528 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 02 19:30:55 2018 " "Processing ended: Wed May 02 19:30:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525314655528 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525314655528 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525314655528 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314655528 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314656294 ""}
