// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module depthwise_conv2d_fix_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_height,
        input_width,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_height,
        output_width,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        bias_address0,
        bias_ce0,
        bias_q0,
        kernel_0_address0,
        kernel_0_ce0,
        kernel_0_q0
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] input_height;
input  [5:0] input_width;
output  [13:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
input  [4:0] output_height;
input  [4:0] output_width;
output  [13:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;
output  [2:0] bias_address0;
output   bias_ce0;
input  [15:0] bias_q0;
output  [6:0] kernel_0_address0;
output   kernel_0_ce0;
input  [15:0] kernel_0_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_ce0;
reg output_r_ce0;
reg output_r_we0;
reg bias_ce0;
reg kernel_0_ce0;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] zext_ln37_fu_280_p1;
reg   [6:0] zext_ln37_reg_595;
wire   [10:0] zext_ln37_6_cast_fu_284_p1;
reg   [10:0] zext_ln37_6_cast_reg_600;
wire   [6:0] zext_ln45_fu_288_p1;
reg   [6:0] zext_ln45_reg_605;
wire   [10:0] zext_ln45_1_cast_fu_292_p1;
reg   [10:0] zext_ln45_1_cast_reg_610;
wire   [3:0] empty_65_fu_296_p1;
reg   [3:0] empty_65_reg_615;
wire   [3:0] empty_66_fu_300_p1;
reg   [3:0] empty_66_reg_620;
wire   [6:0] add_ln22_fu_304_p2;
reg   [6:0] add_ln22_reg_625;
wire    ap_CS_fsm_state2;
wire   [6:0] add_ln22_3_fu_309_p2;
reg   [6:0] add_ln22_3_reg_630;
wire   [3:0] out_d_fu_320_p2;
reg   [3:0] out_d_reg_638;
wire   [6:0] zext_ln26_4_fu_338_p1;
reg   [6:0] zext_ln26_4_reg_643;
wire   [0:0] icmp_ln22_fu_314_p2;
wire   [3:0] i_fu_348_p2;
reg   [3:0] i_reg_651;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln24_fu_342_p2;
wire  signed [31:0] buffer_6_fu_384_p1;
reg  signed [31:0] buffer_6_reg_666;
wire    ap_CS_fsm_state5;
wire   [3:0] out_h_fu_393_p2;
reg   [3:0] out_h_reg_674;
wire    ap_CS_fsm_state6;
wire   [10:0] tmp8_fu_413_p2;
reg   [10:0] tmp8_reg_679;
wire   [0:0] icmp_ln31_fu_388_p2;
wire   [3:0] out_w_fu_423_p2;
reg   [3:0] out_w_reg_687;
wire    ap_CS_fsm_state7;
wire   [10:0] zext_ln35_fu_429_p1;
reg   [10:0] zext_ln35_reg_692;
wire   [0:0] icmp_ln32_fu_418_p2;
wire   [1:0] k_h_fu_439_p2;
reg   [1:0] k_h_reg_700;
wire    ap_CS_fsm_state8;
wire   [4:0] sub_ln37_fu_465_p2;
reg   [4:0] sub_ln37_reg_705;
wire   [0:0] icmp_ln35_fu_433_p2;
wire   [10:0] tmp6_fu_491_p2;
reg   [10:0] tmp6_reg_710;
wire   [1:0] k_w_fu_516_p2;
reg   [1:0] k_w_reg_718;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln36_fu_510_p2;
wire   [4:0] add_ln37_5_fu_550_p2;
reg   [4:0] add_ln37_5_reg_728;
reg  signed [15:0] input_load_reg_733;
wire    ap_CS_fsm_state10;
reg   [18:0] trunc_ln_reg_743;
wire    ap_CS_fsm_state11;
wire   [31:0] buffer_fu_582_p2;
wire    ap_CS_fsm_state12;
reg   [3:0] empty_address0;
reg    empty_ce0;
reg    empty_we0;
wire  signed [15:0] empty_q0;
reg   [3:0] out_d_0_reg_164;
reg   [6:0] phi_mul_reg_176;
reg   [6:0] phi_mul2_reg_188;
reg   [3:0] i_0_reg_200;
wire    ap_CS_fsm_state4;
reg   [3:0] out_h_0_reg_212;
reg   [3:0] out_w_0_reg_224;
reg   [31:0] buffer_0_reg_236;
reg   [1:0] k_h_0_reg_246;
reg   [31:0] buffer_1_reg_257;
reg   [1:0] k_w_0_reg_269;
wire   [63:0] zext_ln26_5_fu_369_p1;
wire   [63:0] zext_ln29_fu_374_p1;
wire   [63:0] zext_ln26_3_fu_379_p1;
wire   [63:0] zext_ln45_2_fu_505_p1;
wire   [63:0] zext_ln37_21_fu_545_p1;
wire   [63:0] zext_ln37_11_fu_558_p1;
wire   [2:0] trunc_ln26_fu_326_p1;
wire   [5:0] shl_ln_fu_330_p3;
wire   [3:0] add_ln26_1_fu_354_p2;
wire   [6:0] zext_ln26_fu_360_p1;
wire   [6:0] add_ln26_fu_364_p2;
wire   [6:0] zext_ln37_7_cast_fu_399_p1;
wire   [6:0] tmp7_fu_403_p2;
wire   [6:0] tmp8_fu_413_p0;
wire   [4:0] tmp8_fu_413_p1;
wire   [3:0] shl_ln5_fu_453_p3;
wire   [4:0] zext_ln37_17_fu_461_p1;
wire   [4:0] zext_ln37_15_fu_445_p1;
wire   [3:0] zext_ln37_16_fu_449_p1;
wire   [3:0] tmp2_fu_471_p2;
wire   [6:0] tmp2_cast_fu_477_p1;
wire   [6:0] tmp_fu_481_p2;
wire   [5:0] tmp6_fu_491_p0;
wire   [6:0] tmp6_fu_491_p1;
wire   [10:0] add_ln45_fu_501_p2;
wire   [3:0] zext_ln37_19_fu_526_p1;
wire   [3:0] add_ln37_fu_530_p2;
wire   [10:0] zext_ln37_20_fu_536_p1;
wire   [10:0] add_ln37_4_fu_540_p2;
wire   [4:0] zext_ln37_18_fu_522_p1;
wire  signed [31:0] sext_ln37_fu_555_p1;
wire  signed [31:0] mul_ln37_fu_588_p2;
wire  signed [31:0] sext_ln37_3_fu_579_p1;
reg   [11:0] ap_NS_fsm;
wire   [10:0] tmp6_fu_491_p10;
wire   [10:0] tmp8_fu_413_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
end

depthwise_conv2d_fix_2_empty #(
    .DataWidth( 16 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
empty_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(empty_address0),
    .ce0(empty_ce0),
    .we0(empty_we0),
    .d0(kernel_0_q0),
    .q0(empty_q0)
);

network_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
network_mul_mul_16s_16s_32_1_1_U42(
    .din0(empty_q0),
    .din1(input_load_reg_733),
    .dout(mul_ln37_fu_588_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln36_fu_510_p2 == 1'd1))) begin
        buffer_0_reg_236 <= buffer_1_reg_257;
    end else if (((icmp_ln32_fu_418_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        buffer_0_reg_236 <= buffer_6_reg_666;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_fu_433_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        buffer_1_reg_257 <= buffer_0_reg_236;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        buffer_1_reg_257 <= buffer_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_fu_314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_0_reg_200 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i_0_reg_200 <= i_reg_651;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln36_fu_510_p2 == 1'd1))) begin
        k_h_0_reg_246 <= k_h_reg_700;
    end else if (((icmp_ln32_fu_418_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        k_h_0_reg_246 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_fu_433_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        k_w_0_reg_269 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        k_w_0_reg_269 <= k_w_reg_718;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln31_fu_388_p2 == 1'd1))) begin
        out_d_0_reg_164 <= out_d_reg_638;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        out_d_0_reg_164 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln32_fu_418_p2 == 1'd1))) begin
        out_h_0_reg_212 <= out_h_reg_674;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_h_0_reg_212 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        out_w_0_reg_224 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln35_fu_433_p2 == 1'd1))) begin
        out_w_0_reg_224 <= out_w_reg_687;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln31_fu_388_p2 == 1'd1))) begin
        phi_mul2_reg_188 <= add_ln22_reg_625;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul2_reg_188 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln31_fu_388_p2 == 1'd1))) begin
        phi_mul_reg_176 <= add_ln22_3_reg_630;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_reg_176 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln22_3_reg_630 <= add_ln22_3_fu_309_p2;
        add_ln22_reg_625 <= add_ln22_fu_304_p2;
        out_d_reg_638 <= out_d_fu_320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_fu_510_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        add_ln37_5_reg_728 <= add_ln37_5_fu_550_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buffer_6_reg_666 <= buffer_6_fu_384_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_65_reg_615 <= empty_65_fu_296_p1;
        empty_66_reg_620 <= empty_66_fu_300_p1;
        zext_ln37_6_cast_reg_600[5 : 0] <= zext_ln37_6_cast_fu_284_p1[5 : 0];
        zext_ln37_reg_595[5 : 0] <= zext_ln37_fu_280_p1[5 : 0];
        zext_ln45_1_cast_reg_610[4 : 0] <= zext_ln45_1_cast_fu_292_p1[4 : 0];
        zext_ln45_reg_605[4 : 0] <= zext_ln45_fu_288_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_651 <= i_fu_348_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_load_reg_733 <= input_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        k_h_reg_700 <= k_h_fu_439_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        k_w_reg_718 <= k_w_fu_516_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_h_reg_674 <= out_h_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_w_reg_687 <= out_w_fu_423_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_fu_433_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        sub_ln37_reg_705 <= sub_ln37_fu_465_p2;
        tmp6_reg_710 <= tmp6_fu_491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp8_reg_679 <= tmp8_fu_413_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        trunc_ln_reg_743 <= {{mul_ln37_fu_588_p2[31:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_fu_314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln26_4_reg_643[5 : 3] <= zext_ln26_4_fu_338_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_fu_418_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        zext_ln35_reg_692[3 : 0] <= zext_ln35_fu_429_p1[3 : 0];
    end
end

always @ (*) begin
    if ((((icmp_ln22_fu_314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bias_ce0 = 1'b1;
    end else begin
        bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_address0 = zext_ln37_11_fu_558_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_address0 = zext_ln26_3_fu_379_p1;
    end else begin
        empty_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state10))) begin
        empty_ce0 = 1'b1;
    end else begin
        empty_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_we0 = 1'b1;
    end else begin
        empty_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        kernel_0_ce0 = 1'b1;
    end else begin
        kernel_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln35_fu_433_p2 == 1'd1))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln22_fu_314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln24_fu_342_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln31_fu_388_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln32_fu_418_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln35_fu_433_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln36_fu_510_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln22_3_fu_309_p2 = (phi_mul_reg_176 + zext_ln37_reg_595);

assign add_ln22_fu_304_p2 = (phi_mul2_reg_188 + zext_ln45_reg_605);

assign add_ln26_1_fu_354_p2 = (out_d_0_reg_164 + i_0_reg_200);

assign add_ln26_fu_364_p2 = (zext_ln26_fu_360_p1 + zext_ln26_4_reg_643);

assign add_ln37_4_fu_540_p2 = (zext_ln37_20_fu_536_p1 + tmp6_reg_710);

assign add_ln37_5_fu_550_p2 = (sub_ln37_reg_705 + zext_ln37_18_fu_522_p1);

assign add_ln37_fu_530_p2 = (zext_ln37_19_fu_526_p1 + out_w_0_reg_224);

assign add_ln45_fu_501_p2 = (tmp8_reg_679 + zext_ln35_reg_692);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bias_address0 = zext_ln29_fu_374_p1;

assign buffer_6_fu_384_p1 = $signed(bias_q0);

assign buffer_fu_582_p2 = ($signed(sext_ln37_3_fu_579_p1) + $signed(buffer_1_reg_257));

assign empty_65_fu_296_p1 = output_width[3:0];

assign empty_66_fu_300_p1 = output_height[3:0];

assign i_fu_348_p2 = (i_0_reg_200 + 4'd1);

assign icmp_ln22_fu_314_p2 = ((out_d_0_reg_164 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_342_p2 = ((i_0_reg_200 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_388_p2 = ((out_h_0_reg_212 == empty_66_reg_620) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_418_p2 = ((out_w_0_reg_224 == empty_65_reg_615) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_433_p2 = ((k_h_0_reg_246 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_510_p2 = ((k_w_0_reg_269 == 2'd3) ? 1'b1 : 1'b0);

assign input_r_address0 = zext_ln37_21_fu_545_p1;

assign k_h_fu_439_p2 = (k_h_0_reg_246 + 2'd1);

assign k_w_fu_516_p2 = (k_w_0_reg_269 + 2'd1);

assign kernel_0_address0 = zext_ln26_5_fu_369_p1;

assign out_d_fu_320_p2 = (out_d_0_reg_164 + 4'd1);

assign out_h_fu_393_p2 = (out_h_0_reg_212 + 4'd1);

assign out_w_fu_423_p2 = (out_w_0_reg_224 + 4'd1);

assign output_r_address0 = zext_ln45_2_fu_505_p1;

assign output_r_d0 = buffer_0_reg_236[15:0];

assign sext_ln37_3_fu_579_p1 = $signed(trunc_ln_reg_743);

assign sext_ln37_fu_555_p1 = $signed(add_ln37_5_reg_728);

assign shl_ln5_fu_453_p3 = {{k_h_0_reg_246}, {2'd0}};

assign shl_ln_fu_330_p3 = {{trunc_ln26_fu_326_p1}, {3'd0}};

assign sub_ln37_fu_465_p2 = (zext_ln37_17_fu_461_p1 - zext_ln37_15_fu_445_p1);

assign tmp2_cast_fu_477_p1 = tmp2_fu_471_p2;

assign tmp2_fu_471_p2 = (zext_ln37_16_fu_449_p1 + out_h_0_reg_212);

assign tmp6_fu_491_p0 = zext_ln37_6_cast_reg_600;

assign tmp6_fu_491_p1 = tmp6_fu_491_p10;

assign tmp6_fu_491_p10 = tmp_fu_481_p2;

assign tmp6_fu_491_p2 = (tmp6_fu_491_p0 * tmp6_fu_491_p1);

assign tmp7_fu_403_p2 = (phi_mul2_reg_188 + zext_ln37_7_cast_fu_399_p1);

assign tmp8_fu_413_p0 = tmp8_fu_413_p00;

assign tmp8_fu_413_p00 = tmp7_fu_403_p2;

assign tmp8_fu_413_p1 = zext_ln45_1_cast_reg_610;

assign tmp8_fu_413_p2 = (tmp8_fu_413_p0 * tmp8_fu_413_p1);

assign tmp_fu_481_p2 = (phi_mul_reg_176 + tmp2_cast_fu_477_p1);

assign trunc_ln26_fu_326_p1 = out_d_0_reg_164[2:0];

assign zext_ln26_3_fu_379_p1 = i_0_reg_200;

assign zext_ln26_4_fu_338_p1 = shl_ln_fu_330_p3;

assign zext_ln26_5_fu_369_p1 = add_ln26_fu_364_p2;

assign zext_ln26_fu_360_p1 = add_ln26_1_fu_354_p2;

assign zext_ln29_fu_374_p1 = out_d_0_reg_164;

assign zext_ln35_fu_429_p1 = out_w_0_reg_224;

assign zext_ln37_11_fu_558_p1 = $unsigned(sext_ln37_fu_555_p1);

assign zext_ln37_15_fu_445_p1 = k_h_0_reg_246;

assign zext_ln37_16_fu_449_p1 = k_h_0_reg_246;

assign zext_ln37_17_fu_461_p1 = shl_ln5_fu_453_p3;

assign zext_ln37_18_fu_522_p1 = k_w_0_reg_269;

assign zext_ln37_19_fu_526_p1 = k_w_0_reg_269;

assign zext_ln37_20_fu_536_p1 = add_ln37_fu_530_p2;

assign zext_ln37_21_fu_545_p1 = add_ln37_4_fu_540_p2;

assign zext_ln37_6_cast_fu_284_p1 = input_width;

assign zext_ln37_7_cast_fu_399_p1 = out_h_0_reg_212;

assign zext_ln37_fu_280_p1 = input_height;

assign zext_ln45_1_cast_fu_292_p1 = output_width;

assign zext_ln45_2_fu_505_p1 = add_ln45_fu_501_p2;

assign zext_ln45_fu_288_p1 = output_height;

always @ (posedge ap_clk) begin
    zext_ln37_reg_595[6] <= 1'b0;
    zext_ln37_6_cast_reg_600[10:6] <= 5'b00000;
    zext_ln45_reg_605[6:5] <= 2'b00;
    zext_ln45_1_cast_reg_610[10:5] <= 6'b000000;
    zext_ln26_4_reg_643[2:0] <= 3'b000;
    zext_ln26_4_reg_643[6] <= 1'b0;
    zext_ln35_reg_692[10:4] <= 7'b0000000;
end

endmodule //depthwise_conv2d_fix_1
