SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Thu Jan 23 20:34:27 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n display_buffer -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ebfifo -depth 64 -width 96 -rwidth 12 -reset_rel SYNC -pe -1 -pf -1 
    Circuit name     : display_buffer
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
    Inputs       : Data[95:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
    Outputs      : Q[11:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : display_buffer.edn
    Verilog output   : display_buffer.v
    Verilog template : display_buffer_tmpl.v
    Verilog testbench: tb_display_buffer_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : display_buffer.srp
    Estimated Resource Usage:
            LUT : 86
            EBR : 3
            Reg : 87
  
END   SCUBA Module Synthesis

