h37510
s 00030/00000/00000
d D 1.1 94/11/18 01:26:35 lm 2 1
c Initial revision
cC
e
s 00000/00000/00000
d D 1.0 94/11/18 01:26:34 lm 1 0
cHlm.bitmover.com
cPdoc/bw_mem_wr.8
cR99ed12a73b549c3
cZ-08:00
c______________________________________________________________________
e
u
U
f e 0
f b
f x 34
t
lmbench doc checkin
T
I 2
.\" %W% %G%
.TH BW_MEM_WR 8 "$Date$" "(c)1994 Larry McVoy" "LMBENCH"
.SH NAME
bw_mem_wr \- time memory write rate (with overhead)
.SH SYNOPSIS
.B bw_mem_wr
.I size
.SH DESCRIPTION
.B bw_mem_wr
allocates the specified amount of memory, zeros it, and then times the
writing of that memory as a series of 4 byte integer stores and increments.  
.LP
The size
specification may end with ``k'' or ``m'' to mean
kilobytes (* 1024) or megabytes (* 1024 * 1024).
.SH OUTPUT
Output format is \f(CB"%0.2f %.2f\\n", megabytes, megabytes_per_second\fP, i.e.,
.sp
.ft CB
8.00 25.33
.ft
.SH MEMORY UTILIZATION
This benchmark can move up to twice the requested memory.  A processor store
is usually implemented as a read cache line, modify the cache line, and 
store the cache line (now or later, depending on cache write back policy).
.SH ACKNOWLEDGEMENT
Funding for the development of
this tool was provided by Sun Microsystems Computer Corporation.
.SH "SEE ALSO"
lmbench(8).
E 2
