Classic Timing Analyzer report for lab_3
Mon Oct 19 23:13:20 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'romram'
  8. Clock Setup: 'read'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                             ; To                                                                                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.073 ns                                       ; address[4]                                                                                       ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.486 ns                                      ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                      ; buffer[6]                                                                                                                 ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 1.642 ns                                       ; romram                                                                                           ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                               ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 91.27 MHz ( period = 10.956 ns )               ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                      ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; 0            ;
; Clock Setup: 'read'          ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                         ; ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; read       ; read     ; 0            ;
; Clock Setup: 'romram'        ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                         ; ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; romram     ; romram   ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                               ; clk        ; clk      ; 32           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                  ;                                                                                                                           ;            ;          ; 32           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; romram          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; read            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                      ; To                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 91.27 MHz ( period = 10.956 ns )                    ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                               ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 0.925 ns                ;
; N/A                                     ; 91.41 MHz ( period = 10.940 ns )                    ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                               ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 0.917 ns                ;
; N/A                                     ; 91.51 MHz ( period = 10.928 ns )                    ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                               ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 0.911 ns                ;
; N/A                                     ; 91.58 MHz ( period = 10.920 ns )                    ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                               ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 0.907 ns                ;
; N/A                                     ; 91.59 MHz ( period = 10.918 ns )                    ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                               ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A                                     ; 96.43 MHz ( period = 10.370 ns )                    ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                               ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 0.619 ns                ;
; N/A                                     ; 96.49 MHz ( period = 10.364 ns )                    ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                               ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 0.616 ns                ;
; N/A                                     ; 96.56 MHz ( period = 10.356 ns )                    ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                               ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 0.612 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 134.95 MHz ( period = 7.410 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 137.78 MHz ( period = 7.258 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 141.36 MHz ( period = 7.074 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.299 ns                ;
; N/A                                     ; 141.48 MHz ( period = 7.068 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 141.64 MHz ( period = 7.060 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.292 ns                ;
; N/A                                     ; 142.69 MHz ( period = 7.008 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 143.97 MHz ( period = 6.946 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A                                     ; 145.43 MHz ( period = 6.876 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.173 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.173 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 147.06 MHz ( period = 6.800 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 147.89 MHz ( period = 6.762 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 147.93 MHz ( period = 6.760 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.142 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 149.61 MHz ( period = 6.684 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 150.20 MHz ( period = 6.658 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 151.33 MHz ( period = 6.608 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.064 ns                ;
; N/A                                     ; 152.58 MHz ( period = 6.554 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 152.81 MHz ( period = 6.544 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 154.46 MHz ( period = 6.474 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 155.96 MHz ( period = 6.412 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 155.96 MHz ( period = 6.412 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 156.01 MHz ( period = 6.410 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 156.84 MHz ( period = 6.376 ns )                    ; buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                       ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 157.38 MHz ( period = 6.354 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 158.78 MHz ( period = 6.298 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.911 ns                ;
; N/A                                     ; 158.78 MHz ( period = 6.298 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.911 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.910 ns                ;
; N/A                                     ; 159.39 MHz ( period = 6.274 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.899 ns                ;
; N/A                                     ; 160.00 MHz ( period = 6.250 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 160.10 MHz ( period = 6.246 ns )                    ; buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                       ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 2.687 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 163.83 MHz ( period = 6.104 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.814 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; ram:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                          ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.812 ns                ;
; N/A                                     ; 166.33 MHz ( period = 6.012 ns )                    ; buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                       ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; 168.29 MHz ( period = 5.942 ns )                    ; buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                       ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 2.535 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]                       ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk        ; clk      ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; 221.24 MHz ( period = 4.520 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk        ; clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk        ; clk      ; None                        ; None                      ; 1.998 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk        ; clk      ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 226.76 MHz ( period = 4.410 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk        ; clk      ; None                        ; None                      ; 1.949 ns                ;
; N/A                                     ; 227.38 MHz ( period = 4.398 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk        ; clk      ; None                        ; None                      ; 1.943 ns                ;
; N/A                                     ; 228.21 MHz ( period = 4.382 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk        ; clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 228.52 MHz ( period = 4.376 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 230.63 MHz ( period = 4.336 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk        ; clk      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; 232.13 MHz ( period = 4.308 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk        ; clk      ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; 234.08 MHz ( period = 4.272 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A                                     ; 235.29 MHz ( period = 4.250 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk        ; clk      ; None                        ; None                      ; 1.869 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; clk        ; clk      ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 240.04 MHz ( period = 4.166 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; clk        ; clk      ; None                        ; None                      ; 1.827 ns                ;
; N/A                                     ; 241.78 MHz ( period = 4.136 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; clk        ; clk      ; None                        ; None                      ; 1.812 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A                                     ; 243.55 MHz ( period = 4.106 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk        ; clk      ; None                        ; None                      ; 1.797 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; clk        ; clk      ; None                        ; None                      ; 1.763 ns                ;
; N/A                                     ; 247.77 MHz ( period = 4.036 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg0   ; clk        ; clk      ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk        ; clk      ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 250.13 MHz ( period = 3.998 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; clk        ; clk      ; None                        ; None                      ; 1.743 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk        ; clk      ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; 252.02 MHz ( period = 3.968 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk        ; clk      ; None                        ; None                      ; 1.728 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk        ; clk      ; None                        ; None                      ; 1.699 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk        ; clk      ; None                        ; None                      ; 1.691 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk        ; clk      ; None                        ; None                      ; 1.686 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk        ; clk      ; None                        ; None                      ; 1.683 ns                ;
; N/A                                     ; 259.20 MHz ( period = 3.858 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk        ; clk      ; None                        ; None                      ; 1.673 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk        ; clk      ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; 262.47 MHz ( period = 3.810 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A                                     ; 264.55 MHz ( period = 3.780 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk        ; clk      ; None                        ; None                      ; 1.634 ns                ;
; N/A                                     ; 268.96 MHz ( period = 3.718 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk        ; clk      ; None                        ; None                      ; 1.603 ns                ;
; N/A                                     ; 269.11 MHz ( period = 3.716 ns )                    ; rom:inst12|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                         ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk        ; clk      ; None                        ; None                      ; 1.602 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_we_reg       ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg0 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_we_reg       ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg0 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_we_reg       ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg0 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_we_reg       ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg0 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_we_reg       ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg0 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg0   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg0   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg0   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg0   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg0   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg0   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg0   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg0   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[7]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[7]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[7]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[7]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[7]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[7]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[7]                            ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                           ;                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'romram'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                      ; To                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; romram     ; romram   ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom:inst12|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; rom:inst12|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; romram     ; romram   ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'read'                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                        ; To                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]    ; ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]    ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer:inst5|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; buffer:inst5|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom:inst12|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]   ; rom:inst12|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]   ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                             ; To                                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 0.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6] ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                       ; None                       ; 1.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[2] ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                       ; None                       ; 1.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7] ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                       ; None                       ; 1.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5] ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4] ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                       ; None                       ; 1.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3] ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[1] ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                       ; None                       ; 1.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]   ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                       ; None                       ; 2.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[7]   ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                       ; None                       ; 2.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[1]   ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                       ; None                       ; 2.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]   ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                       ; None                       ; 2.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]   ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                       ; None                       ; 2.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[2]   ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[0]   ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 2.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]   ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                      ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                       ; None                       ; 0.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                      ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                       ; None                       ; 0.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                      ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 0.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                      ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                       ; None                       ; 0.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                      ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                       ; None                       ; 0.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                      ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; clk        ; clk      ; None                       ; None                       ; 0.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                      ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                       ; None                       ; 0.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                      ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk      ; None                       ; None                       ; 0.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                      ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; clk        ; clk      ; None                       ; None                       ; 0.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                      ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                       ; None                       ; 0.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                      ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; clk        ; clk      ; None                       ; None                       ; 0.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                      ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                       ; None                       ; 0.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                      ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; clk        ; clk      ; None                       ; None                       ; 0.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                      ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; clk        ; clk      ; None                       ; None                       ; 0.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                      ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; clk        ; clk      ; None                       ; None                       ; 0.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                      ; buffer:inst5|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; clk        ; clk      ; None                       ; None                       ; 0.770 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                        ; To Clock ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.073 ns   ; address[4] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 6.070 ns   ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 6.032 ns   ; address[3] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 5.987 ns   ; address[5] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 5.929 ns   ; address[6] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 5.919 ns   ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 5.872 ns   ; address[4] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 5.869 ns   ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 5.831 ns   ; address[3] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 5.786 ns   ; address[5] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 5.772 ns   ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 5.748 ns   ; address[4] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 5.746 ns   ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 5.746 ns   ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 5.745 ns   ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 5.718 ns   ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 5.714 ns   ; address[4] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 5.708 ns   ; address[3] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 5.707 ns   ; address[3] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 5.706 ns   ; address[7] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 5.700 ns   ; address[6] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 5.692 ns   ; address[3] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 5.646 ns   ; address[5] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 5.642 ns   ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 5.595 ns   ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 5.595 ns   ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 5.594 ns   ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 5.571 ns   ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 5.526 ns   ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 5.498 ns   ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; 5.448 ns   ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 5.448 ns   ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 5.447 ns   ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 5.379 ns   ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 5.367 ns   ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; 5.285 ns   ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 4.824 ns   ; address[6] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A   ; None         ; 4.741 ns   ; address[6] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A   ; None         ; 4.720 ns   ; address[4] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A   ; None         ; 4.669 ns   ; address[3] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A   ; None         ; 4.651 ns   ; address[4] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A   ; None         ; 4.622 ns   ; address[5] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A   ; None         ; 4.614 ns   ; address[4] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A   ; None         ; 4.600 ns   ; address[3] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A   ; None         ; 4.600 ns   ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A   ; None         ; 4.563 ns   ; address[3] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A   ; None         ; 4.561 ns   ; address[4] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk      ;
; N/A   ; None         ; 4.553 ns   ; address[5] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A   ; None         ; 4.545 ns   ; address[3] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk      ;
; N/A   ; None         ; 4.533 ns   ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A   ; None         ; 4.531 ns   ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A   ; None         ; 4.518 ns   ; address[3] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk      ;
; N/A   ; None         ; 4.500 ns   ; address[5] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A   ; None         ; 4.494 ns   ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A   ; None         ; 4.476 ns   ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk      ;
; N/A   ; None         ; 4.465 ns   ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk      ;
; N/A   ; None         ; 4.464 ns   ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A   ; None         ; 4.427 ns   ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A   ; None         ; 4.409 ns   ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk      ;
; N/A   ; None         ; 4.398 ns   ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk      ;
; N/A   ; None         ; 4.372 ns   ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; clk      ;
; N/A   ; None         ; 4.345 ns   ; address[7] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A   ; None         ; 4.327 ns   ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; clk      ;
; N/A   ; None         ; 4.293 ns   ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; clk      ;
; N/A   ; None         ; 4.268 ns   ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A   ; None         ; 4.247 ns   ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg0   ; clk      ;
; N/A   ; None         ; 4.199 ns   ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A   ; None         ; 4.162 ns   ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A   ; None         ; 4.144 ns   ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk      ;
; N/A   ; None         ; 4.133 ns   ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk      ;
; N/A   ; None         ; 4.062 ns   ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; clk      ;
; N/A   ; None         ; 4.000 ns   ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; clk      ;
; N/A   ; None         ; 0.544 ns   ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                               ; clk      ;
; N/A   ; None         ; 0.544 ns   ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                               ; clk      ;
; N/A   ; None         ; 0.361 ns   ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                               ; clk      ;
; N/A   ; None         ; 0.361 ns   ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                               ; clk      ;
; N/A   ; None         ; 0.361 ns   ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                               ; clk      ;
; N/A   ; None         ; 0.361 ns   ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                               ; clk      ;
; N/A   ; None         ; 0.361 ns   ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                               ; clk      ;
; N/A   ; None         ; 0.361 ns   ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                               ; clk      ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                            ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                             ; To         ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 11.486 ns  ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                      ; buffer[6]  ; clk        ;
; N/A   ; None         ; 10.020 ns  ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                      ; buffer[3]  ; clk        ;
; N/A   ; None         ; 9.872 ns   ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                      ; buffer[5]  ; clk        ;
; N/A   ; None         ; 9.851 ns   ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                      ; buffer[7]  ; clk        ;
; N/A   ; None         ; 9.670 ns   ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                      ; buffer[1]  ; clk        ;
; N/A   ; None         ; 9.633 ns   ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                      ; buffer[4]  ; clk        ;
; N/A   ; None         ; 9.592 ns   ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                      ; buffer[2]  ; clk        ;
; N/A   ; None         ; 9.396 ns   ; buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                      ; buffer[0]  ; clk        ;
; N/A   ; None         ; 7.317 ns   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[3]   ; rom_out[3] ; clk        ;
; N/A   ; None         ; 7.285 ns   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[7]   ; rom_out[7] ; clk        ;
; N/A   ; None         ; 7.239 ns   ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[4] ; ram_out[4] ; clk        ;
; N/A   ; None         ; 7.236 ns   ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[3] ; ram_out[3] ; clk        ;
; N/A   ; None         ; 7.215 ns   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[0]   ; rom_out[0] ; clk        ;
; N/A   ; None         ; 7.204 ns   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[4]   ; rom_out[4] ; clk        ;
; N/A   ; None         ; 6.891 ns   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[1]   ; rom_out[1] ; clk        ;
; N/A   ; None         ; 6.806 ns   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[5]   ; rom_out[5] ; clk        ;
; N/A   ; None         ; 6.626 ns   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[6]   ; rom_out[6] ; clk        ;
; N/A   ; None         ; 6.328 ns   ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|q_a[2]   ; rom_out[2] ; clk        ;
; N/A   ; None         ; 6.033 ns   ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[7] ; ram_out[7] ; clk        ;
; N/A   ; None         ; 5.751 ns   ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[2] ; ram_out[2] ; clk        ;
; N/A   ; None         ; 5.522 ns   ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[5] ; ram_out[5] ; clk        ;
; N/A   ; None         ; 5.499 ns   ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[1] ; ram_out[1] ; clk        ;
; N/A   ; None         ; 5.470 ns   ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[6] ; ram_out[6] ; clk        ;
; N/A   ; None         ; 5.296 ns   ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0] ; ram_out[0] ; clk        ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                        ; To Clock ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 1.642 ns  ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                               ; clk      ;
; N/A           ; None        ; 1.642 ns  ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                               ; clk      ;
; N/A           ; None        ; 1.642 ns  ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                               ; clk      ;
; N/A           ; None        ; 1.642 ns  ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                               ; clk      ;
; N/A           ; None        ; 1.642 ns  ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                               ; clk      ;
; N/A           ; None        ; 1.642 ns  ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                               ; clk      ;
; N/A           ; None        ; 1.459 ns  ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                               ; clk      ;
; N/A           ; None        ; 1.459 ns  ; romram     ; buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                               ; clk      ;
; N/A           ; None        ; -3.775 ns ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; clk      ;
; N/A           ; None        ; -3.837 ns ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; clk      ;
; N/A           ; None        ; -3.908 ns ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk      ;
; N/A           ; None        ; -3.919 ns ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk      ;
; N/A           ; None        ; -3.937 ns ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A           ; None        ; -3.974 ns ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A           ; None        ; -4.022 ns ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg0   ; clk      ;
; N/A           ; None        ; -4.043 ns ; address[1] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A           ; None        ; -4.068 ns ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg1   ; clk      ;
; N/A           ; None        ; -4.102 ns ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; clk      ;
; N/A           ; None        ; -4.120 ns ; address[7] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A           ; None        ; -4.147 ns ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg2   ; clk      ;
; N/A           ; None        ; -4.173 ns ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk      ;
; N/A           ; None        ; -4.184 ns ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk      ;
; N/A           ; None        ; -4.202 ns ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A           ; None        ; -4.239 ns ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A           ; None        ; -4.240 ns ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk      ;
; N/A           ; None        ; -4.251 ns ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk      ;
; N/A           ; None        ; -4.269 ns ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A           ; None        ; -4.275 ns ; address[5] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A           ; None        ; -4.293 ns ; address[3] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg3   ; clk      ;
; N/A           ; None        ; -4.306 ns ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A           ; None        ; -4.308 ns ; address[0] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A           ; None        ; -4.320 ns ; address[3] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk      ;
; N/A           ; None        ; -4.328 ns ; address[5] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A           ; None        ; -4.336 ns ; address[4] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg4   ; clk      ;
; N/A           ; None        ; -4.338 ns ; address[3] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A           ; None        ; -4.375 ns ; address[3] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A           ; None        ; -4.375 ns ; address[2] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A           ; None        ; -4.389 ns ; address[4] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg5   ; clk      ;
; N/A           ; None        ; -4.397 ns ; address[5] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A           ; None        ; -4.426 ns ; address[4] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A           ; None        ; -4.444 ns ; address[3] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A           ; None        ; -4.495 ns ; address[4] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A           ; None        ; -4.516 ns ; address[6] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg6   ; clk      ;
; N/A           ; None        ; -4.599 ns ; address[6] ; rom:inst12|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_oq51:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A           ; None        ; -5.060 ns ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -5.142 ns ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -5.154 ns ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -5.222 ns ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -5.223 ns ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -5.223 ns ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -5.273 ns ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -5.301 ns ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -5.346 ns ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -5.369 ns ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -5.370 ns ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -5.370 ns ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -5.417 ns ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -5.421 ns ; address[5] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -5.467 ns ; address[3] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -5.475 ns ; address[6] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -5.481 ns ; address[7] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -5.482 ns ; address[3] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -5.483 ns ; address[3] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -5.489 ns ; address[4] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -5.493 ns ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -5.520 ns ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -5.521 ns ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -5.521 ns ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -5.523 ns ; address[4] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -5.547 ns ; address[0] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -5.561 ns ; address[5] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -5.606 ns ; address[3] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -5.644 ns ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -5.647 ns ; address[4] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -5.694 ns ; address[1] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -5.704 ns ; address[6] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -5.762 ns ; address[5] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -5.807 ns ; address[3] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -5.845 ns ; address[2] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -5.848 ns ; address[4] ; ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Oct 19 23:13:20 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab_3 -c lab_3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "romram" is an undefined clock
    Info: Assuming node "read" is an undefined clock
Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "rom:inst12|inst7" as buffer
    Info: Detected gated clock "buffer:inst5|inst15~0" as buffer
    Info: Detected ripple clock "buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "buffer:inst5|inst10" as buffer
    Info: Detected gated clock "ram:inst3|inst9" as buffer
    Info: Detected ripple clock "buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "buffer:inst5|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_o8j:auto_generated|op_1~0" as buffer
Info: Clock "clk" has Internal fmax of 91.27 MHz between source register "buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]" and destination memory "ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7" (period= 10.956 ns)
    Info: + Longest register to memory delay is 0.925 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y2_N23; Fanout = 2; REG Node = 'buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]'
        Info: 2: + IC(0.829 ns) + CELL(0.096 ns) = 0.925 ns; Loc. = M4K_X20_Y2; Fanout = 1; MEM Node = 'ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 0.096 ns ( 10.38 % )
        Info: Total interconnect delay = 0.829 ns ( 89.62 % )
    Info: - Smallest clock skew is -4.437 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.344 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.666 ns) + CELL(0.481 ns) = 2.344 ns; Loc. = M4K_X20_Y2; Fanout = 1; MEM Node = 'ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_datain_reg7'
            Info: Total cell delay = 1.335 ns ( 56.95 % )
            Info: Total interconnect delay = 1.009 ns ( 43.05 % )
        Info: - Longest clock path from clock "clk" to source register is 6.781 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X17_Y13_N11; Fanout = 4; REG Node = 'buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]'
            Info: 3: + IC(0.659 ns) + CELL(0.366 ns) = 3.783 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 1; COMB Node = 'buffer:inst5|inst15~0'
            Info: 4: + IC(0.196 ns) + CELL(0.053 ns) = 4.032 ns; Loc. = LCCOMB_X17_Y14_N28; Fanout = 1; COMB Node = 'buffer:inst5|inst10'
            Info: 5: + IC(1.473 ns) + CELL(0.000 ns) = 5.505 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'buffer:inst5|inst10~clkctrl'
            Info: 6: + IC(0.658 ns) + CELL(0.618 ns) = 6.781 ns; Loc. = LCFF_X19_Y2_N23; Fanout = 2; REG Node = 'buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 2.603 ns ( 38.39 % )
            Info: Total interconnect delay = 4.178 ns ( 61.61 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "romram" Internal fmax is restricted to 500.0 MHz between source register "ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]" and destination register "ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 1; COMB Node = 'ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "romram" to destination register is 3.173 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 10; CLK Node = 'romram'
                Info: 2: + IC(1.280 ns) + CELL(0.225 ns) = 2.342 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'ram:inst3|inst9'
                Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 3.173 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.680 ns ( 52.95 % )
                Info: Total interconnect delay = 1.493 ns ( 47.05 % )
            Info: - Longest clock path from clock "romram" to source register is 3.173 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 10; CLK Node = 'romram'
                Info: 2: + IC(1.280 ns) + CELL(0.225 ns) = 2.342 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'ram:inst3|inst9'
                Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 3.173 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.680 ns ( 52.95 % )
                Info: Total interconnect delay = 1.493 ns ( 47.05 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "read" Internal fmax is restricted to 500.0 MHz between source register "ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]" and destination register "ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 1; COMB Node = 'ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "read" to destination register is 3.298 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'read'
                Info: 2: + IC(1.375 ns) + CELL(0.228 ns) = 2.467 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'ram:inst3|inst9'
                Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 3.298 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.710 ns ( 51.85 % )
                Info: Total interconnect delay = 1.588 ns ( 48.15 % )
            Info: - Longest clock path from clock "read" to source register is 3.298 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'read'
                Info: 2: + IC(1.375 ns) + CELL(0.228 ns) = 2.467 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'ram:inst3|inst9'
                Info: 3: + IC(0.213 ns) + CELL(0.618 ns) = 3.298 ns; Loc. = LCFF_X17_Y14_N21; Fanout = 2; REG Node = 'ram:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.710 ns ( 51.85 % )
                Info: Total interconnect delay = 1.588 ns ( 48.15 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0]" and destination pin or register "buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]" for clock "clk" (Hold time is 3.682 ns)
    Info: + Largest clock skew is 4.459 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.794 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X17_Y13_N11; Fanout = 4; REG Node = 'buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]'
            Info: 3: + IC(0.659 ns) + CELL(0.366 ns) = 3.783 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 1; COMB Node = 'buffer:inst5|inst15~0'
            Info: 4: + IC(0.196 ns) + CELL(0.053 ns) = 4.032 ns; Loc. = LCCOMB_X17_Y14_N28; Fanout = 1; COMB Node = 'buffer:inst5|inst10'
            Info: 5: + IC(1.473 ns) + CELL(0.000 ns) = 5.505 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'buffer:inst5|inst10~clkctrl'
            Info: 6: + IC(0.671 ns) + CELL(0.618 ns) = 6.794 ns; Loc. = LCFF_X21_Y2_N3; Fanout = 1; REG Node = 'buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.603 ns ( 38.31 % )
            Info: Total interconnect delay = 4.191 ns ( 61.69 % )
        Info: - Shortest clock path from clock "clk" to source memory is 2.335 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.666 ns) + CELL(0.472 ns) = 2.335 ns; Loc. = M4K_X20_Y2; Fanout = 2; MEM Node = 'ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0]'
            Info: Total cell delay = 1.326 ns ( 56.79 % )
            Info: Total interconnect delay = 1.009 ns ( 43.21 % )
    Info: - Micro clock to output delay of source is 0.136 ns
    Info: - Shortest memory to register delay is 0.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y2; Fanout = 2; MEM Node = 'ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|q_a[0]'
        Info: 2: + IC(0.531 ns) + CELL(0.053 ns) = 0.635 ns; Loc. = LCCOMB_X21_Y2_N2; Fanout = 1; COMB Node = 'buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.790 ns; Loc. = LCFF_X21_Y2_N3; Fanout = 1; REG Node = 'buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.259 ns ( 32.78 % )
        Info: Total interconnect delay = 0.531 ns ( 67.22 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for memory "ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7" (data pin = "address[4]", clock pin = "clk") is 6.073 ns
    Info: + Longest pin to memory delay is 8.395 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 4; PIN Node = 'address[4]'
        Info: 2: + IC(4.896 ns) + CELL(0.436 ns) = 6.131 ns; Loc. = LCCOMB_X18_Y18_N24; Fanout = 2; COMB Node = 'ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.166 ns; Loc. = LCCOMB_X18_Y18_N26; Fanout = 2; COMB Node = 'ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.201 ns; Loc. = LCCOMB_X18_Y18_N28; Fanout = 1; COMB Node = 'ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 6.326 ns; Loc. = LCCOMB_X18_Y18_N30; Fanout = 1; COMB Node = 'ram:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29'
        Info: 6: + IC(1.966 ns) + CELL(0.103 ns) = 8.395 ns; Loc. = M4K_X20_Y2; Fanout = 8; MEM Node = 'ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7'
        Info: Total cell delay = 1.533 ns ( 18.26 % )
        Info: Total interconnect delay = 6.862 ns ( 81.74 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.344 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.481 ns) = 2.344 ns; Loc. = M4K_X20_Y2; Fanout = 8; MEM Node = 'ram:inst3|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_dta1:auto_generated|ram_block1a0~porta_address_reg7'
        Info: Total cell delay = 1.335 ns ( 56.95 % )
        Info: Total interconnect delay = 1.009 ns ( 43.05 % )
Info: tco from clock "clk" to destination pin "buffer[6]" through register "buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]" is 11.486 ns
    Info: + Longest clock path from clock "clk" to source register is 6.781 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X17_Y13_N11; Fanout = 4; REG Node = 'buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]'
        Info: 3: + IC(0.659 ns) + CELL(0.366 ns) = 3.783 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 1; COMB Node = 'buffer:inst5|inst15~0'
        Info: 4: + IC(0.196 ns) + CELL(0.053 ns) = 4.032 ns; Loc. = LCCOMB_X17_Y14_N28; Fanout = 1; COMB Node = 'buffer:inst5|inst10'
        Info: 5: + IC(1.473 ns) + CELL(0.000 ns) = 5.505 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'buffer:inst5|inst10~clkctrl'
        Info: 6: + IC(0.658 ns) + CELL(0.618 ns) = 6.781 ns; Loc. = LCFF_X19_Y2_N11; Fanout = 2; REG Node = 'buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]'
        Info: Total cell delay = 2.603 ns ( 38.39 % )
        Info: Total interconnect delay = 4.178 ns ( 61.61 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.611 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y2_N11; Fanout = 2; REG Node = 'buffer:inst5|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]'
        Info: 2: + IC(2.613 ns) + CELL(1.998 ns) = 4.611 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'buffer[6]'
        Info: Total cell delay = 1.998 ns ( 43.33 % )
        Info: Total interconnect delay = 2.613 ns ( 56.67 % )
Info: th for register "buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]" (data pin = "romram", clock pin = "clk") is 1.642 ns
    Info: + Longest clock path from clock "clk" to destination register is 6.781 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X17_Y13_N11; Fanout = 4; REG Node = 'buffer:inst5|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]'
        Info: 3: + IC(0.659 ns) + CELL(0.366 ns) = 3.783 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 1; COMB Node = 'buffer:inst5|inst15~0'
        Info: 4: + IC(0.196 ns) + CELL(0.053 ns) = 4.032 ns; Loc. = LCCOMB_X17_Y14_N28; Fanout = 1; COMB Node = 'buffer:inst5|inst10'
        Info: 5: + IC(1.473 ns) + CELL(0.000 ns) = 5.505 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'buffer:inst5|inst10~clkctrl'
        Info: 6: + IC(0.658 ns) + CELL(0.618 ns) = 6.781 ns; Loc. = LCFF_X19_Y2_N17; Fanout = 1; REG Node = 'buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 2.603 ns ( 38.39 % )
        Info: Total interconnect delay = 4.178 ns ( 61.61 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.288 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 10; CLK Node = 'romram'
        Info: 2: + IC(3.948 ns) + CELL(0.503 ns) = 5.288 ns; Loc. = LCFF_X19_Y2_N17; Fanout = 1; REG Node = 'buffer:inst5|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.340 ns ( 25.34 % )
        Info: Total interconnect delay = 3.948 ns ( 74.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Mon Oct 19 23:13:20 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


