# ---------------------------------------------------------------------------
# Created on Fri Oct 17 22:06:42 +0800 2025 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------

#  +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Budgeting Summary (lut=0.575ns/net=0.403ns)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Group  | Slack  | Requirement | Skew   | Uncertainty | Datapath Delay | Datapath Logic Delay | Datapath Net Delay | Logic Levels | Adj Levels | Net Budget | Lut Budget | Net Adj Slack | Lut Adj Slack | Path                                                                                 | Info                                                                                                                                                                                                                                                   |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | ap_clk | -2.484 | 3.300       | -0.049 | 0.035       | 5.176          | 1.309                | 3.867              | 5            | 6          | 4 (*)      | 5 (*)      | -1.035        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/R}                                                                                          |
#  | ap_clk | -2.484 | 3.300       | -0.049 | 0.035       | 5.176          | 1.309                | 3.867              | 5            | 6          | 4 (*)      | 5 (*)      | -1.035        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/R}                                                                                          |
#  | ap_clk | -2.484 | 3.300       | -0.049 | 0.035       | 5.176          | 1.309                | 3.867              | 5            | 6          | 4 (*)      | 5 (*)      | -1.035        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R}                                                                                          |
#  | ap_clk | -2.484 | 3.300       | -0.049 | 0.035       | 5.176          | 1.309                | 3.867              | 5            | 6          | 4 (*)      | 5 (*)      | -1.035        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R}                                                                                          |
#  | ap_clk | -2.484 | 3.300       | -0.049 | 0.035       | 5.176          | 1.309                | 3.867              | 5            | 6          | 4 (*)      | 5 (*)      | -1.035        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/R}                                                                                          |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]/CE}                                  |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[14]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[15]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[16]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[17]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[18]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[1]/CE}                                  |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[21]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[22]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[23]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[24]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[25]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[26]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[27]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[28]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[29]/CE}                                 |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[2]/CE}                                  |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[3]/CE}                                  |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[4]/CE}                                  |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[5]/CE}                                  |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[6]/CE}                                  |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[7]/CE}                                  |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[8]/CE}                                  |
#  | ap_clk | -2.070 | 3.300       | -0.049 | 0.035       | 5.117          | 2.354                | 2.763              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT5(30) FDRE         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[9]/CE}                                  |
#  | ap_clk | -2.038 | 3.300       | -0.049 | 0.035       | 5.085          | 2.354                | 2.731              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(8) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/CE}                                           |
#  | ap_clk | -2.038 | 3.300       | -0.049 | 0.035       | 5.085          | 2.354                | 2.731              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(8) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/CE}                                           |
#  | ap_clk | -2.038 | 3.300       | -0.049 | 0.035       | 5.085          | 2.354                | 2.731              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(8) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/CE}                                           |
#  | ap_clk | -2.038 | 3.300       | -0.049 | 0.035       | 5.085          | 2.354                | 2.731              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(8) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/CE}                                           |
#  | ap_clk | -2.038 | 3.300       | -0.049 | 0.035       | 5.085          | 2.354                | 2.731              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(8) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/CE}                                           |
#  | ap_clk | -2.038 | 3.300       | -0.049 | 0.035       | 5.085          | 2.354                | 2.731              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(8) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/CE}                                           |
#  | ap_clk | -2.038 | 3.300       | -0.049 | 0.035       | 5.085          | 2.354                | 2.731              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(8) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/CE}                                           |
#  | ap_clk | -2.038 | 3.300       | -0.049 | 0.035       | 5.085          | 2.354                | 2.731              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(8) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/CE}                                           |
#  | ap_clk | -1.826 | 3.300       | -0.049 | 0.035       | 4.873          | 1.309                | 3.564              | 5            | 6          | 4 (*)      | 5 (*)      | -0.680        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/CE}                                                                                         |
#  | ap_clk | -1.826 | 3.300       | -0.049 | 0.035       | 4.873          | 1.309                | 3.564              | 5            | 6          | 4 (*)      | 5 (*)      | -0.680        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/CE}                                                                                         |
#  | ap_clk | -1.826 | 3.300       | -0.049 | 0.035       | 4.873          | 1.309                | 3.564              | 5            | 6          | 4 (*)      | 5 (*)      | -0.680        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/CE}                                                                                         |
#  | ap_clk | -1.826 | 3.300       | -0.049 | 0.035       | 4.873          | 1.309                | 3.564              | 5            | 6          | 4 (*)      | 5 (*)      | -0.680        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/CE}                                                                                         |
#  | ap_clk | -1.826 | 3.300       | -0.049 | 0.035       | 4.873          | 1.309                | 3.564              | 5            | 6          | 4 (*)      | 5 (*)      | -0.680        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/CE}                                                                                         |
#  | ap_clk | -1.390 | 3.300       | -0.049 | 0.035       | 4.683          | 2.471                | 2.212              | 8            | 4          | 1 (*)      | 5          | -0.790        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D}                                                                                          |
#  | ap_clk | -1.390 | 3.300       | -0.049 | 0.035       | 4.683          | 2.471                | 2.212              | 8            | 4          | 1 (*)      | 5          | -0.790        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/D}                                            |
#  | ap_clk | -1.390 | 3.300       | -0.049 | 0.035       | 4.683          | 2.471                | 2.212              | 8            | 4          | 1 (*)      | 5          | -0.790        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/D}                                            |
#  | ap_clk | -1.390 | 3.300       | -0.049 | 0.035       | 4.683          | 2.471                | 2.212              | 8            | 4          | 1 (*)      | 5          | -0.790        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/D}                                            |
#  | ap_clk | -1.390 | 3.300       | -0.049 | 0.035       | 4.683          | 2.471                | 2.212              | 8            | 4          | 1 (*)      | 5          | -0.790        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/D}                                            |
#  | ap_clk | -1.390 | 3.300       | -0.049 | 0.035       | 4.683          | 2.471                | 2.212              | 8            | 4          | 1 (*)      | 5          | -0.790        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/D}                                            |
#  | ap_clk | -1.360 | 3.300       | -0.049 | 0.035       | 4.653          | 2.471                | 2.182              | 8            | 4          | 1 (*)      | 5          | -0.790        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT4(7) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/D}                                            |
#  | ap_clk | -1.281 | 3.300       | -0.049 | 0.035       | 4.574          | 2.354                | 2.220              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/D}                                                                                          |
#  | ap_clk | -1.281 | 3.300       | -0.049 | 0.035       | 4.574          | 2.354                | 2.220              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_enable_reg_pp0_iter1_reg/D}                                   |
#  | ap_clk | -1.281 | 3.300       | -0.049 | 0.035       | 4.574          | 2.354                | 2.220              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/D}                                            |
#  | ap_clk | -1.281 | 3.300       | -0.049 | 0.035       | 4.574          | 2.354                | 2.220              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/D}                                            |
#  | ap_clk | -1.281 | 3.300       | -0.049 | 0.035       | 4.574          | 2.354                | 2.220              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D}    |
#  | ap_clk | -1.281 | 3.300       | -0.049 | 0.035       | 4.574          | 2.354                | 2.220              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D} |
#  | ap_clk | -1.281 | 3.300       | -0.049 | 0.035       | 4.574          | 2.354                | 2.220              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT3(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_ln28_reg_349_reg[0]/D}                                      |
#  | ap_clk | -1.281 | 3.300       | -0.049 | 0.035       | 4.574          | 2.354                | 2.220              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(10) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_reg/D}                                              |
#  | ap_clk | -1.079 | 3.300       | -0.049 | 0.035       | 4.372          | 1.309                | 3.063              | 5            | 5          | 4 (*)      | 5          | -0.031        | 0.418         | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT6(1) FDSE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D}                                                                                                                              |
#  | ap_clk | -1.079 | 3.300       | -0.049 | 0.035       | 4.372          | 1.309                | 3.063              | 5            | 5          | 4 (*)      | 5          | -0.031        | 0.418         | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT6(1) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/D}                                                                                                                             |
#  | ap_clk | -1.079 | 3.300       | -0.049 | 0.035       | 4.372          | 1.309                | 3.063              | 5            | 5          | 4 (*)      | 5          | -0.031        | 0.418         | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(1) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_enable_reg_pp0_iter1_reg/D}                                                                             |
#  | ap_clk | -1.079 | 3.300       | -0.049 | 0.035       | 4.372          | 1.309                | 3.063              | 5            | 5          | 4 (*)      | 5          | -0.031        | 0.418         | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(1) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D}                                              |
#  | ap_clk | -1.079 | 3.300       | -0.049 | 0.035       | 4.372          | 1.309                | 3.063              | 5            | 5          | 4 (*)      | 5          | -0.031        | 0.418         | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT6(1) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D}                                           |
#  | ap_clk | -1.079 | 3.300       | -0.049 | 0.035       | 4.372          | 1.309                | 3.063              | 5            | 5          | 4 (*)      | 5          | -0.031        | 0.418         | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(1) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg_reg/D}                                                                                        |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
# Note: (*): failed the budgeting

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/R} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[14]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[14]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[14]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[15]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[15]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[16]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[16]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[17]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[17]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[18]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[18]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[1]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[1]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[21]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[21]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[21]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[22]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[22]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[22]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[23]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[23]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[23]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[24]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[24]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[24]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[25]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[25]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[25]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[26]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[26]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[26]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[27]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[27]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[27]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[28]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[28]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[28]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[29]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[29]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[29]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[2]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[2]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[3]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[3]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[4]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[4]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[5]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[5]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[5]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[6]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[6]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[6]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[7]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[7]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[7]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[8]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[8]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[8]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[9]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.354ns (46.004%)  route 2.763ns (53.996%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2/O
                         net (fo=30, unplaced)        0.543     6.090    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[9]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[9]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.354ns (46.293%)  route 2.731ns (53.707%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/O
                         net (fo=8, unplaced)         0.511     6.058    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 -2.038    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.354ns (46.293%)  route 2.731ns (53.707%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/O
                         net (fo=8, unplaced)         0.511     6.058    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 -2.038    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.354ns (46.293%)  route 2.731ns (53.707%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/O
                         net (fo=8, unplaced)         0.511     6.058    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 -2.038    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.354ns (46.293%)  route 2.731ns (53.707%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/O
                         net (fo=8, unplaced)         0.511     6.058    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 -2.038    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.354ns (46.293%)  route 2.731ns (53.707%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/O
                         net (fo=8, unplaced)         0.511     6.058    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 -2.038    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.354ns (46.293%)  route 2.731ns (53.707%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/O
                         net (fo=8, unplaced)         0.511     6.058    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 -2.038    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.354ns (46.293%)  route 2.731ns (53.707%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/O
                         net (fo=8, unplaced)         0.511     6.058    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 -2.038    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.354ns (46.293%)  route 2.731ns (53.707%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1/O
                         net (fo=8, unplaced)         0.511     6.058    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 -2.038    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/CE} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.309ns (26.862%)  route 3.564ns (73.138%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/O
                         net (fo=5, unplaced)         0.501     5.846    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 -1.826    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.309ns (26.862%)  route 3.564ns (73.138%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/O
                         net (fo=5, unplaced)         0.501     5.846    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 -1.826    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.309ns (26.862%)  route 3.564ns (73.138%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/O
                         net (fo=5, unplaced)         0.501     5.846    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 -1.826    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.309ns (26.862%)  route 3.564ns (73.138%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/O
                         net (fo=5, unplaced)         0.501     5.846    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 -1.826    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.309ns (26.862%)  route 3.564ns (73.138%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_2/O
                         net (fo=5, unplaced)         0.501     5.846    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 -1.826    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.471ns (52.765%)  route 2.212ns (47.235%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.056 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.056    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.393 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/O[1]
                         net (fo=1, unplaced)         0.312     3.705    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[28]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     4.011 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/O
                         net (fo=2, unplaced)         0.913     4.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.048 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/O
                         net (fo=7, unplaced)         0.484     5.532    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.656    bd_0_i/hls_inst/inst/ap_NS_fsm[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                 -1.390    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.471ns (52.765%)  route 2.212ns (47.235%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.056 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.056    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.393 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/O[1]
                         net (fo=1, unplaced)         0.312     3.705    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[28]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     4.011 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/O
                         net (fo=2, unplaced)         0.913     4.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.048 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/O
                         net (fo=7, unplaced)         0.484     5.532    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.656    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_1_in[4]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                 -1.390    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.471ns (52.765%)  route 2.212ns (47.235%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.056 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.056    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.393 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/O[1]
                         net (fo=1, unplaced)         0.312     3.705    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[28]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     4.011 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/O
                         net (fo=2, unplaced)         0.913     4.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.048 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/O
                         net (fo=7, unplaced)         0.484     5.532    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[5]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[5]_i_1/O
                         net (fo=1, unplaced)         0.000     5.656    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_1_in[5]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                 -1.390    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.471ns (52.765%)  route 2.212ns (47.235%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.056 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.056    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.393 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/O[1]
                         net (fo=1, unplaced)         0.312     3.705    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[28]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     4.011 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/O
                         net (fo=2, unplaced)         0.913     4.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.048 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/O
                         net (fo=7, unplaced)         0.484     5.532    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[6]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[6]_i_1/O
                         net (fo=1, unplaced)         0.000     5.656    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_1_in[6]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                 -1.390    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.471ns (52.765%)  route 2.212ns (47.235%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.056 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.056    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.393 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/O[1]
                         net (fo=1, unplaced)         0.312     3.705    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[28]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     4.011 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/O
                         net (fo=2, unplaced)         0.913     4.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.048 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/O
                         net (fo=7, unplaced)         0.484     5.532    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[7]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[7]_i_1/O
                         net (fo=1, unplaced)         0.000     5.656    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_1_in[7]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                 -1.390    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.471ns (52.765%)  route 2.212ns (47.235%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.056 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.056    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.393 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/O[1]
                         net (fo=1, unplaced)         0.312     3.705    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[28]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     4.011 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/O
                         net (fo=2, unplaced)         0.913     4.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.048 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/O
                         net (fo=7, unplaced)         0.484     5.532    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_2/O
                         net (fo=1, unplaced)         0.000     5.656    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_1_in[8]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                 -1.390    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 2.471ns (53.106%)  route 2.182ns (46.894%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.056 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.056    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.393 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_8/O[1]
                         net (fo=1, unplaced)         0.312     3.705    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[28]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     4.011 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9/O
                         net (fo=2, unplaced)         0.913     4.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_9_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.048 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2/O
                         net (fo=7, unplaced)         0.454     5.502    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[10]_i_2_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[2]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.626 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.626    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_1_in[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                 -1.360    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.354ns (51.465%)  route 2.220ns (48.535%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_1/O
                         net (fo=1, unplaced)         0.000     5.547    bd_0_i/hls_inst/inst/ap_NS_fsm[11]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.281    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_enable_reg_pp0_iter1_reg/D -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.354ns (51.465%)  route 2.220ns (48.535%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_enable_reg_pp0_iter1_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, unplaced)         0.000     5.547    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.281    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.354ns (51.465%)  route 2.220ns (48.535%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[1]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.547    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_27
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.281    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.354ns (51.465%)  route 2.220ns (48.535%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[3]_i_1/O
                         net (fo=1, unplaced)         0.000     5.547    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_1_in[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.281    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.354ns (51.465%)  route 2.220ns (48.535%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_done_cache_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_done_cache_i_1/O
                         net (fo=1, unplaced)         0.000     5.547    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.281    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.354ns (51.465%)  route 2.220ns (48.535%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_loop_init_int_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_loop_init_int_i_1/O
                         net (fo=1, unplaced)         0.000     5.547    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.281    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_ln28_reg_349_reg[0]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_ln28_reg_349_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.354ns (51.465%)  route 2.220ns (48.535%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/icmp_ln28_reg_349[0]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/icmp_ln28_reg_349[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.547    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/grp_fu_174_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_ln28_reg_349_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_ln28_reg_349_reg[0]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_ln28_reg_349_reg[0]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.281    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_reg/D -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.354ns (51.465%)  route 2.220ns (48.535%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/Q
                         net (fo=4, unplaced)         0.494     1.985    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[1]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.280 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24/O
                         net (fo=1, unplaced)         0.000     2.280    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_2
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.813 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     2.822    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.939 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.276 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[1]
                         net (fo=1, unplaced)         0.312     3.588    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[24]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     3.894 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12/O
                         net (fo=2, unplaced)         0.460     4.354    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.478 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5/O
                         net (fo=10, unplaced)        0.945     5.423    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.547 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_i_1/O
                         net (fo=1, unplaced)         0.000     5.547    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_n_13
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_reg/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.281    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.309ns (29.941%)  route 3.063ns (70.059%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[0]_i_1__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.345    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDSE (Setup_fdse_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 -1.079    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.309ns (29.941%)  route 3.063ns (70.059%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[12]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[12]_i_1/O
                         net (fo=1, unplaced)         0.000     5.345    bd_0_i/hls_inst/inst/ap_NS_fsm[12]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 -1.079    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_enable_reg_pp0_iter1_reg/D -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.309ns (29.941%)  route 3.063ns (70.059%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.345    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 -1.079    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.309ns (29.941%)  route 3.063ns (70.059%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__0/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.345    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 -1.079    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.309ns (29.941%)  route 3.063ns (70.059%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.345    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 -1.079    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:06:42 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg_reg/D -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.309ns (29.941%)  route 3.063ns (70.059%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=535, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg_i_1/O
                         net (fo=1, unplaced)         0.000     5.345    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101_n_15
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=535, unset)          0.924     4.224    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg_reg/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.077     4.266    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                          4.266    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 -1.079    






