"use strict";(self.webpackChunkgracefullight_github_io=self.webpackChunkgracefullight_github_io||[]).push([[28142],{24246:(e,n,l)=>{l.r(n),l.d(n,{assets:()=>c,contentTitle:()=>s,default:()=>u,frontMatter:()=>a,metadata:()=>t,toc:()=>d});var i=l(52676),r=l(85046);const a={title:"CPU, GPU, FPGA, ASIC",date:new Date("2024-07-01T09:24:33.269Z"),description:"CPU, GPU, FPGA, ASIC",authors:"me",tags:["pe","pe/ca"]},s=void 0,t={permalink:"/pe/ca/cpu-gpu-fpga-asic",source:"@site/blog/pe/ca/cpu-gpu-fpga-asic.md",title:"CPU, GPU, FPGA, ASIC",description:"CPU, GPU, FPGA, ASIC",date:"2024-07-01T09:24:33.269Z",tags:[{inline:!1,label:"professional-engineer",permalink:"/tags/pe",description:"\uae30\uc220\uc0ac \uad00\ub828 \ud3ec\uc2a4\ud2b8"},{inline:!1,label:"pe/computer-architecture",permalink:"/tags/pe/ca",description:"\uae30\uc220\uc0ac \ucef4\ud4e8\ud130 \uc544\ud0a4\ud14d\ucc98 \ud1a0\ud53d"}],readingTime:2.27,hasTruncateMarker:!1,authors:[{name:"Eunkwang Shin",title:"Owner",url:"https://github.com/gracefullight",socials:{linkedin:"https://www.linkedin.com/in/gracefullight/",github:"https://github.com/gracefullight"},description:"Full Stack JavaScript Developer | Half-time Open Sourcerer.",page:{permalink:"/authors/me"},imageURL:"https://avatars.githubusercontent.com/u/11773683?v=4",key:"me"}],frontMatter:{title:"CPU, GPU, FPGA, ASIC",date:"2024-07-01T09:24:33.269Z",description:"CPU, GPU, FPGA, ASIC",authors:"me",tags:["pe","pe/ca"]},unlisted:!1,prevItem:{title:"\uc2e4\uc2dc\uac04 \uc2a4\ucf00\uc904\ub9c1, \uc6b0\uc120\uc21c\uc704 \uc5ed\uc804",permalink:"/pe/ca/realtime-scheduling-priority-inversion"},nextItem:{title:"\ube45 \uc5d4\ub514\uc5b8, \ub9ac\ud2c0 \uc5d4\ub514\uc5b8",permalink:"/pe/ca/big-endian-little-endian"}},c={authorsImageUrls:[void 0]},d=[{value:"\ucef4\ud4e8\ud305 \uc544\ud0a4\ud14d\ucc98\uc758 \uac1c\uc694",id:"\ucef4\ud4e8\ud305-\uc544\ud0a4\ud14d\ucc98\uc758-\uac1c\uc694",level:2},{value:"CPU, GPU, FPGA, ASIC \uac1c\ub150 \ubc0f \ud2b9\uc9d5, \uc801\uc6a9\ubd84\uc57c",id:"cpu-gpu-fpga-asic-\uac1c\ub150-\ubc0f-\ud2b9\uc9d5-\uc801\uc6a9\ubd84\uc57c",level:2},{value:"CPU, GPU, FPGA, ASIC \uac1c\ub150 \ubc0f \ud2b9\uc9d5",id:"cpu-gpu-fpga-asic-\uac1c\ub150-\ubc0f-\ud2b9\uc9d5",level:3},{value:"CPU",id:"cpu",level:4},{value:"GPU",id:"gpu",level:3},{value:"FPGA",id:"fpga",level:4},{value:"ASIC",id:"asic",level:4},{value:"CPU, GPU, FPGA, ASIC \uc801\uc6a9\ubd84\uc57c",id:"cpu-gpu-fpga-asic-\uc801\uc6a9\ubd84\uc57c",level:3},{value:"FPGA, ASIC \uc120\ud0dd\uc2dc \uace0\ub824\uc0ac\ud56d",id:"fpga-asic-\uc120\ud0dd\uc2dc-\uace0\ub824\uc0ac\ud56d",level:2}];function h(e){const n={h2:"h2",h3:"h3",h4:"h4",li:"li",mark:"mark",mermaid:"mermaid",table:"table",tbody:"tbody",td:"td",th:"th",thead:"thead",tr:"tr",ul:"ul",...(0,r.a)(),...e.components};return(0,i.jsxs)(i.Fragment,{children:[(0,i.jsx)(n.h2,{id:"\ucef4\ud4e8\ud305-\uc544\ud0a4\ud14d\ucc98\uc758-\uac1c\uc694",children:"\ucef4\ud4e8\ud305 \uc544\ud0a4\ud14d\ucc98\uc758 \uac1c\uc694"}),"\n",(0,i.jsx)(n.mermaid,{value:"graph LR\n  CPU --\x3e |\ubcd1\ub82c\ucc98\ub9ac\uc694\uad6c\uc99d\uac00| GPU\n  GPU --\x3e |\uc774\uc885\ubcd1\ub82c\uc131,\uc720\uc5f0\uc131\ud655\ubcf4| FPGA\n  FPGA --\x3e |\ucd5c\uace0\uc131\ub2a5,\ud6a8\uc728\uc131\ud655\ubcf4| ASIC"}),"\n",(0,i.jsxs)(n.ul,{children:["\n",(0,i.jsx)(n.li,{children:"AI \ub4f1 \ubcd1\ub82c\ucc98\ub9ac\uc640 \uc5f0\uc0b0 \ud6a8\uc728\uc774 \ud544\uc694\ud55c \ucd5c\uc801\ud654\ub41c \uce69 \uc218\uc694\uc758 \uc99d\uac00\ub85c ASIC \uae30\ubc18\uc758 SoC\uc73c\ub85c \ubc1c\uc804"}),"\n",(0,i.jsxs)(n.li,{children:["FPGA: ",(0,i.jsx)(n.mark,{className:"flexible-marker flexible-marker-default",children:"\uc774\uc885\ubcd1\ub82c\uc131, \uc124\uacc4 \uc720\uc5f0\uc131"})]}),"\n",(0,i.jsxs)(n.li,{children:["ASIC: ",(0,i.jsx)(n.mark,{className:"flexible-marker flexible-marker-default",children:"\ucd5c\uace0\uc131\ub2a5, \ud6a8\uc728\uc131"})]}),"\n"]}),"\n",(0,i.jsx)(n.h2,{id:"cpu-gpu-fpga-asic-\uac1c\ub150-\ubc0f-\ud2b9\uc9d5-\uc801\uc6a9\ubd84\uc57c",children:"CPU, GPU, FPGA, ASIC \uac1c\ub150 \ubc0f \ud2b9\uc9d5, \uc801\uc6a9\ubd84\uc57c"}),"\n",(0,i.jsx)(n.h3,{id:"cpu-gpu-fpga-asic-\uac1c\ub150-\ubc0f-\ud2b9\uc9d5",children:"CPU, GPU, FPGA, ASIC \uac1c\ub150 \ubc0f \ud2b9\uc9d5"}),"\n",(0,i.jsx)(n.h4,{id:"cpu",children:"CPU"}),"\n",(0,i.jsx)(n.mermaid,{value:"graph TB\n  subgraph CPU\n    CU \n    ALU \n    Register\n  end"}),"\n",(0,i.jsxs)(n.ul,{children:["\n",(0,i.jsx)(n.li,{children:"\ubcf5\uc7a1\ud55c \uc5f0\uc0b0, \uc21c\ucc28\ucc98\ub9ac, \ubc94\uc6a9\uc131"}),"\n"]}),"\n",(0,i.jsx)(n.h3,{id:"gpu",children:"GPU"}),"\n",(0,i.jsx)(n.mermaid,{value:"graph TB\n  subgraph GPU\n    subgraph SM\n      SP1[SP]\n      SP2[SP]\n      SP3[SP]\n      SP4[SP]\n      SP5[SP]\n      SP6[SP]\n      SP7[SP]\n      SP8[SP]\n    end\n\n    Memory\n  end"}),"\n",(0,i.jsxs)(n.ul,{children:["\n",(0,i.jsxs)(n.li,{children:["\ub2e8\uc21c\ud55c \uc5f0\uc0b0, \ubcd1\ub82c\ucc98\ub9ac, ",(0,i.jsx)(n.mark,{className:"flexible-marker flexible-marker-default",children:"\uc18c\uc22b\uc810 \uc5f0\uc0b0 \ud2b9\ud654/FPU"})]}),"\n"]}),"\n",(0,i.jsx)(n.h4,{id:"fpga",children:"FPGA"}),"\n",(0,i.jsx)(n.mermaid,{value:"graph LR\n  subgraph FPGA\n    Switch --- CLB1[CLB]\n    Switch --- CLB2[CLB]\n    Switch --- CLB3[CLB]\n    Switch --- CLB4[CLB]\n  end\n\n  CLB1 --- IOB"}),"\n",(0,i.jsxs)(n.ul,{children:["\n",(0,i.jsxs)(n.li,{children:[(0,i.jsx)(n.mark,{className:"flexible-marker flexible-marker-default",children:"\uc124\uacc4 \uac00\ub2a5\ud55c \ub17c\ub9ac\uc18c\uc790"}),", \ud68c\ub85c"]}),"\n",(0,i.jsxs)(n.li,{children:["\uc2a4\uc704\uce58\ub97c \uc8fc\ubcc0\uc73c\ub85c ",(0,i.jsx)(n.mark,{className:"flexible-marker flexible-marker-default",children:"CLB"}),"\uac00 \uac10\uc2f8\uace0 \uc788\ub294 \uad6c\uc870"]}),"\n",(0,i.jsxs)(n.li,{children:["\ubaa9\uc801\ubcc4 \uc7ac\uad6c\uc131 \uac00\ub2a5, ",(0,i.jsx)(n.mark,{className:"flexible-marker flexible-marker-default",children:"\uc720\uc5f0\uc131"})]}),"\n"]}),"\n",(0,i.jsx)(n.h4,{id:"asic",children:"ASIC"}),"\n",(0,i.jsx)(n.mermaid,{value:"graph LR\n  subgraph ASIC\n    CPU\n    GPU\n    NPM\n    Memory\n  end"}),"\n",(0,i.jsxs)(n.ul,{children:["\n",(0,i.jsx)(n.li,{children:"\ud2b9\ud654 \ubc18\ub3c4\uccb4"}),"\n",(0,i.jsx)(n.li,{children:(0,i.jsx)(n.mark,{className:"flexible-marker flexible-marker-default",children:"\uc800\uc804\ub825, \uace0\ud6a8\uc728, \ub300\ub7c9\uc0dd\uc0b0"})}),"\n"]}),"\n",(0,i.jsx)(n.h3,{id:"cpu-gpu-fpga-asic-\uc801\uc6a9\ubd84\uc57c",children:"CPU, GPU, FPGA, ASIC \uc801\uc6a9\ubd84\uc57c"}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:"\uad6c\ubd84"}),(0,i.jsx)(n.th,{children:"\ubd84\uc57c"}),(0,i.jsx)(n.th,{children:"\ube44\uace0"})]})}),(0,i.jsxs)(n.tbody,{children:[(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"CPU"}),(0,i.jsx)(n.td,{children:"\ubc94\uc6a9 \ucef4\ud4e8\ud305"}),(0,i.jsx)(n.td,{children:"\uc6f9\ube0c\ub77c\uc6b0\uc9d5, \uc624\ud53c\uc2a4\uc5c5\ubb34"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"GPU"}),(0,i.jsx)(n.td,{children:"\uadf8\ub798\ud53d \ub80c\ub354\ub9c1, \ubcd1\ub82c\ucc98\ub9ac"}),(0,i.jsx)(n.td,{children:"\uac8c\uc784, \uc2dc\ubbac\ub808\uc774\uc158, \uba38\uc2e0 \ub7ec\ub2dd"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"FPGA"}),(0,i.jsx)(n.td,{children:"\ub9de\ucda4\ud615 H/W"}),(0,i.jsx)(n.td,{children:(0,i.jsx)(n.mark,{className:"flexible-marker flexible-marker-default",children:"\ub514\uc9c0\ud138 \ud68c\ub85c \ud504\ub85c\uadf8\ub798\ubc0d"})})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"ASIC"}),(0,i.jsx)(n.td,{children:(0,i.jsx)(n.mark,{className:"flexible-marker flexible-marker-default",children:"\ud2b9\uc815 \uc791\uc5c5 \ucd5c\uc801\ud654, \uace0\uc131\ub2a5"})}),(0,i.jsx)(n.td,{children:"\uc2a4\ub9c8\ud2b8\ud3f0, N/W \uc7a5\uce58, AI\uac00\uc18d\uae30"})]})]})]}),"\n",(0,i.jsx)(n.h2,{id:"fpga-asic-\uc120\ud0dd\uc2dc-\uace0\ub824\uc0ac\ud56d",children:"FPGA, ASIC \uc120\ud0dd\uc2dc \uace0\ub824\uc0ac\ud56d"}),"\n",(0,i.jsx)(n.mermaid,{value:'xychart-beta\n  x-axis "\uac2f\uc218" 1 --\x3e 10\n  y-axis "\ube44\uc6a9" 1 --\x3e 10\n\n  line "ASIC" [3, 3.25, 3.5, 3.75, 4, 4.25, 4.5]\n  line "FPGA" [1, 2, 3, 4, 5, 6, 7]\n'}),"\n",(0,i.jsxs)(n.ul,{children:["\n",(0,i.jsxs)(n.li,{children:["\ub300\ub7c9\uc0dd\uc0b0\uc2dc ",(0,i.jsx)(n.mark,{className:"flexible-marker flexible-marker-default",children:"\ube44\uc6a9 \uc808\ucda9\uc810\uc744 \uace0\ub824"}),"\ud558\uc5ec ASIC \uae30\ubc18 SoC \ub3c4\uc785 \uac80\ud1a0 \ud544\uc694"]}),"\n"]})]})}function u(e={}){const{wrapper:n}={...(0,r.a)(),...e.components};return n?(0,i.jsx)(n,{...e,children:(0,i.jsx)(h,{...e})}):h(e)}},85046:(e,n,l)=>{l.d(n,{Z:()=>t,a:()=>s});var i=l(75271);const r={},a=i.createContext(r);function s(e){const n=i.useContext(a);return i.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function t(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:s(e.components),i.createElement(a.Provider,{value:n},e.children)}}}]);