*.pyc
*.log
*.out
*.wcfg
/sejits4fpgas/.idea/*
/sejits4fpgas/src/docs/*
/sejits4fpgas/vhdl_sejits.sublime-project
/sejits4fpgas/vhdl_sejits.sublime-workspace
/sejits4fpgas/src/vhdl_ctree/*
/sejits4fpgas/images/*
/sejits4fpgas/compiled/*
tests/test_data/*
misc/*
tools/*
.cache/*
.idea/*
docs/*
*.xml
*.xpr
*.sav
*.wcfg
sejits4fpgas/hw/vivado/MINIMAL_DMA_1.0/*
sejits4fpgas/hw/vivado/MINIMAL_DMA_CONTROL_1.0/*
sejits4fpgas/hw/vivado/template_project/template_project.cache/*
sejits4fpgas/hw/vivado/template_project/template_project.hw/*
sejits4fpgas/hw/vivado/template_project/template_project.runs/*
sejits4fpgas/hw/vivado/template_project/template_project.sdk/*
sejits4fpgas/hw/vivado/template_project/template_project.sim/*
sejits4fpgas/hw/vivado/template_project/template_project.srcs/*
sejits4fpgas/src/vivado/template_project/template_project.srcs/sim_1/*
sejits4fpgas/hw/vivado/template_project/template_project.tmp/*
sejits4fpgas/hw/vivado/template_project/template_project.xpr.BACKUP*
sejits4fpgas/hw/vivado/template_project/*.txt
sejits4fpgas/parsetab.py
*.egg-info
*.tcl
build/*
dist/*
