<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='48' ll='87'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='147'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='159' c='_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='163' c='_ZNK4llvm16RegisterBankInfo12ValueMapping5beginEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='164' c='_ZNK4llvm16RegisterBankInfo12ValueMapping3endEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='395'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='463' c='_ZNK4llvm16RegisterBankInfo17getPartialMappingEjjRKNS_12RegisterBankE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='475' c='_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='745' c='_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo14PartialMappingE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='771' c='_ZN4llvm10hash_valueERKNS_16RegisterBankInfo14PartialMappingE'/>
<size>16</size>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='41'>/// Helper struct that represents how a value is partially mapped
  /// into a register.
  /// The StartIdx and Length represent what region of the orginal
  /// value this partial mapping covers.
  /// This can be represented as a Mask of contiguous bit starting
  /// at StartIdx bit and spanning Length bits.
  /// StartIdx is the number of bits from the less significant bits.</doc>
<mbr r='llvm::RegisterBankInfo::PartialMapping::StartIdx' o='0' t='unsigned int'/>
<mbr r='llvm::RegisterBankInfo::PartialMapping::Length' o='32' t='unsigned int'/>
<mbr r='llvm::RegisterBankInfo::PartialMapping::RegBank' o='64' t='const llvm::RegisterBank *'/>
<fun r='_ZN4llvm16RegisterBankInfo14PartialMappingC1Ev'/>
<fun r='_ZN4llvm16RegisterBankInfo14PartialMappingC1EjjRKNS_12RegisterBankE'/>
<fun r='_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv'/>
<fun r='_ZNK4llvm16RegisterBankInfo14PartialMapping4dumpEv'/>
<fun r='_ZNK4llvm16RegisterBankInfo14PartialMapping5printERNS_11raw_ostreamE'/>
<fun r='_ZNK4llvm16RegisterBankInfo14PartialMapping6verifyEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='274' c='_ZN4llvm10hash_valueERKNS_16RegisterBankInfo14PartialMappingE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='279' c='_ZNK4llvm16RegisterBankInfo17getPartialMappingEjjRKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='292' c='_ZNK4llvm16RegisterBankInfo17getPartialMappingEjjRKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='303' c='_ZL16hashValueMappingPKN4llvm16RegisterBankInfo14PartialMappingEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='314' c='_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='539' c='_ZNK4llvm16RegisterBankInfo12ValueMapping15partsAllUniformEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='540' c='_ZNK4llvm16RegisterBankInfo12ValueMapping15partsAllUniformEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='551' c='_ZNK4llvm16RegisterBankInfo12ValueMapping6verifyEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='563' c='_ZNK4llvm16RegisterBankInfo12ValueMapping6verifyEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='587' c='_ZNK4llvm16RegisterBankInfo12ValueMapping5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='702' c='_ZN4llvm16RegisterBankInfo14OperandsMapper11createVRegsEj'/>
<size>16</size>
<fun r='_ZNK4llvm16RegisterBankInfo14PartialMapping6verifyEv'/>
<fun r='_ZNK4llvm16RegisterBankInfo14PartialMapping5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.h' l='44'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='14'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='123' c='_ZN4llvm26AArch64GenRegisterBankInfo15checkPartialMapEjjjRKNS_12RegisterBankE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='45'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='125'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='38'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='35'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='32'/>
<size>16</size>
