// Seed: 1929826623
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output id_4
);
  assign id_4[1] = 1 ? 1 : id_1 >> id_1;
  assign id_2 = (id_1);
  tri id_5;
  assign id_4 = id_5;
  logic id_6 = 1'b0;
  assign id_0 = id_1;
  logic id_7;
  assign id_5[1] = id_5;
  logic id_8;
  logic id_9;
  assign id_7 = 1;
  logic id_10;
  type_17(
      ~1, id_0
  );
endmodule
