Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May 22 14:11:03 2025
| Host         : 2df93fe410a0 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.664        0.000                      0                  276        0.131        0.000                      0                  276        9.020        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.664        0.000                      0                  276        0.131        0.000                      0                  276        9.020        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.664ns  (required time - arrival time)
  Source:                 design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/TrafficLight_0/inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.555ns (38.824%)  route 4.026ns (61.176%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.743     3.051    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.645     4.152    design_1_i/TrafficLight_0/inst/cnt_reg[5]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.789 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.789    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.906 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.023 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.023    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.140    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.374 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.697 f  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_23/O[1]
                         net (fo=1, routed)           0.959     6.657    design_1_i/TrafficLight_0/inst/grp_fu_193_p2[30]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.306     6.963 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_12/O
                         net (fo=1, routed)           0.433     7.395    design_1_i/TrafficLight_0/inst/cnt[0]_i_12_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.519 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_5/O
                         net (fo=3, routed)           0.971     8.490    design_1_i/TrafficLight_0/inst/cnt[0]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.614 r  design_1_i/TrafficLight_0/inst/cnt[0]_i_1/O
                         net (fo=32, routed)          1.018     9.632    design_1_i/TrafficLight_0/inst/cnt[0]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.567    22.759    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y52         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[0]/C
                         clock pessimism              0.268    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X43Y52         FDRE (Setup_fdre_C_R)       -0.429    22.296    design_1_i/TrafficLight_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.296    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 12.664    

Slack (MET) :             12.664ns  (required time - arrival time)
  Source:                 design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/TrafficLight_0/inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.555ns (38.824%)  route 4.026ns (61.176%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.743     3.051    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.645     4.152    design_1_i/TrafficLight_0/inst/cnt_reg[5]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.789 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.789    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.906 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.023 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.023    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.140    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.374 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.697 f  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_23/O[1]
                         net (fo=1, routed)           0.959     6.657    design_1_i/TrafficLight_0/inst/grp_fu_193_p2[30]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.306     6.963 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_12/O
                         net (fo=1, routed)           0.433     7.395    design_1_i/TrafficLight_0/inst/cnt[0]_i_12_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.519 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_5/O
                         net (fo=3, routed)           0.971     8.490    design_1_i/TrafficLight_0/inst/cnt[0]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.614 r  design_1_i/TrafficLight_0/inst/cnt[0]_i_1/O
                         net (fo=32, routed)          1.018     9.632    design_1_i/TrafficLight_0/inst/cnt[0]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.567    22.759    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y52         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[1]/C
                         clock pessimism              0.268    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X43Y52         FDRE (Setup_fdre_C_R)       -0.429    22.296    design_1_i/TrafficLight_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.296    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 12.664    

Slack (MET) :             12.664ns  (required time - arrival time)
  Source:                 design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/TrafficLight_0/inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.555ns (38.824%)  route 4.026ns (61.176%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.743     3.051    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.645     4.152    design_1_i/TrafficLight_0/inst/cnt_reg[5]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.789 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.789    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.906 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.023 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.023    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.140    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.374 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.697 f  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_23/O[1]
                         net (fo=1, routed)           0.959     6.657    design_1_i/TrafficLight_0/inst/grp_fu_193_p2[30]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.306     6.963 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_12/O
                         net (fo=1, routed)           0.433     7.395    design_1_i/TrafficLight_0/inst/cnt[0]_i_12_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.519 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_5/O
                         net (fo=3, routed)           0.971     8.490    design_1_i/TrafficLight_0/inst/cnt[0]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.614 r  design_1_i/TrafficLight_0/inst/cnt[0]_i_1/O
                         net (fo=32, routed)          1.018     9.632    design_1_i/TrafficLight_0/inst/cnt[0]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.567    22.759    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y52         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[2]/C
                         clock pessimism              0.268    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X43Y52         FDRE (Setup_fdre_C_R)       -0.429    22.296    design_1_i/TrafficLight_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.296    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 12.664    

Slack (MET) :             12.664ns  (required time - arrival time)
  Source:                 design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/TrafficLight_0/inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.555ns (38.824%)  route 4.026ns (61.176%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.743     3.051    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.645     4.152    design_1_i/TrafficLight_0/inst/cnt_reg[5]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.789 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.789    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.906 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.023 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.023    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.140    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.374 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.697 f  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_23/O[1]
                         net (fo=1, routed)           0.959     6.657    design_1_i/TrafficLight_0/inst/grp_fu_193_p2[30]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.306     6.963 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_12/O
                         net (fo=1, routed)           0.433     7.395    design_1_i/TrafficLight_0/inst/cnt[0]_i_12_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.519 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_5/O
                         net (fo=3, routed)           0.971     8.490    design_1_i/TrafficLight_0/inst/cnt[0]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.614 r  design_1_i/TrafficLight_0/inst/cnt[0]_i_1/O
                         net (fo=32, routed)          1.018     9.632    design_1_i/TrafficLight_0/inst/cnt[0]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.567    22.759    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y52         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[3]/C
                         clock pessimism              0.268    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X43Y52         FDRE (Setup_fdre_C_R)       -0.429    22.296    design_1_i/TrafficLight_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.296    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 12.664    

Slack (MET) :             12.737ns  (required time - arrival time)
  Source:                 design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/TrafficLight_0/inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.555ns (39.115%)  route 3.977ns (60.885%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.743     3.051    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.645     4.152    design_1_i/TrafficLight_0/inst/cnt_reg[5]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.789 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.789    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.906 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.023 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.023    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.140    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.374 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.697 f  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_23/O[1]
                         net (fo=1, routed)           0.959     6.657    design_1_i/TrafficLight_0/inst/grp_fu_193_p2[30]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.306     6.963 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_12/O
                         net (fo=1, routed)           0.433     7.395    design_1_i/TrafficLight_0/inst/cnt[0]_i_12_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.519 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_5/O
                         net (fo=3, routed)           0.971     8.490    design_1_i/TrafficLight_0/inst/cnt[0]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.614 r  design_1_i/TrafficLight_0/inst/cnt[0]_i_1/O
                         net (fo=32, routed)          0.969     9.583    design_1_i/TrafficLight_0/inst/cnt[0]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.566    22.758    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[4]/C
                         clock pessimism              0.293    23.051    
                         clock uncertainty           -0.302    22.749    
    SLICE_X43Y53         FDRE (Setup_fdre_C_R)       -0.429    22.320    design_1_i/TrafficLight_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 12.737    

Slack (MET) :             12.737ns  (required time - arrival time)
  Source:                 design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/TrafficLight_0/inst/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.555ns (39.115%)  route 3.977ns (60.885%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.743     3.051    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.645     4.152    design_1_i/TrafficLight_0/inst/cnt_reg[5]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.789 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.789    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.906 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.023 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.023    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.140    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.374 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.697 f  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_23/O[1]
                         net (fo=1, routed)           0.959     6.657    design_1_i/TrafficLight_0/inst/grp_fu_193_p2[30]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.306     6.963 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_12/O
                         net (fo=1, routed)           0.433     7.395    design_1_i/TrafficLight_0/inst/cnt[0]_i_12_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.519 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_5/O
                         net (fo=3, routed)           0.971     8.490    design_1_i/TrafficLight_0/inst/cnt[0]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.614 r  design_1_i/TrafficLight_0/inst/cnt[0]_i_1/O
                         net (fo=32, routed)          0.969     9.583    design_1_i/TrafficLight_0/inst/cnt[0]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.566    22.758    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
                         clock pessimism              0.293    23.051    
                         clock uncertainty           -0.302    22.749    
    SLICE_X43Y53         FDRE (Setup_fdre_C_R)       -0.429    22.320    design_1_i/TrafficLight_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 12.737    

Slack (MET) :             12.737ns  (required time - arrival time)
  Source:                 design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/TrafficLight_0/inst/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.555ns (39.115%)  route 3.977ns (60.885%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.743     3.051    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.645     4.152    design_1_i/TrafficLight_0/inst/cnt_reg[5]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.789 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.789    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.906 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.023 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.023    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.140    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.374 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.697 f  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_23/O[1]
                         net (fo=1, routed)           0.959     6.657    design_1_i/TrafficLight_0/inst/grp_fu_193_p2[30]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.306     6.963 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_12/O
                         net (fo=1, routed)           0.433     7.395    design_1_i/TrafficLight_0/inst/cnt[0]_i_12_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.519 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_5/O
                         net (fo=3, routed)           0.971     8.490    design_1_i/TrafficLight_0/inst/cnt[0]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.614 r  design_1_i/TrafficLight_0/inst/cnt[0]_i_1/O
                         net (fo=32, routed)          0.969     9.583    design_1_i/TrafficLight_0/inst/cnt[0]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.566    22.758    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[6]/C
                         clock pessimism              0.293    23.051    
                         clock uncertainty           -0.302    22.749    
    SLICE_X43Y53         FDRE (Setup_fdre_C_R)       -0.429    22.320    design_1_i/TrafficLight_0/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 12.737    

Slack (MET) :             12.737ns  (required time - arrival time)
  Source:                 design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/TrafficLight_0/inst/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.555ns (39.115%)  route 3.977ns (60.885%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.743     3.051    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.645     4.152    design_1_i/TrafficLight_0/inst/cnt_reg[5]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.789 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.789    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.906 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.023 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.023    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.140    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.374 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.697 f  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_23/O[1]
                         net (fo=1, routed)           0.959     6.657    design_1_i/TrafficLight_0/inst/grp_fu_193_p2[30]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.306     6.963 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_12/O
                         net (fo=1, routed)           0.433     7.395    design_1_i/TrafficLight_0/inst/cnt[0]_i_12_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.519 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_5/O
                         net (fo=3, routed)           0.971     8.490    design_1_i/TrafficLight_0/inst/cnt[0]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.614 r  design_1_i/TrafficLight_0/inst/cnt[0]_i_1/O
                         net (fo=32, routed)          0.969     9.583    design_1_i/TrafficLight_0/inst/cnt[0]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.566    22.758    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[7]/C
                         clock pessimism              0.293    23.051    
                         clock uncertainty           -0.302    22.749    
    SLICE_X43Y53         FDRE (Setup_fdre_C_R)       -0.429    22.320    design_1_i/TrafficLight_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 12.737    

Slack (MET) :             12.813ns  (required time - arrival time)
  Source:                 design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/TrafficLight_0/inst/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 2.555ns (39.730%)  route 3.876ns (60.270%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.743     3.051    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.645     4.152    design_1_i/TrafficLight_0/inst/cnt_reg[5]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.789 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.789    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.906 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.023 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.023    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.140    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.374 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.697 f  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_23/O[1]
                         net (fo=1, routed)           0.959     6.657    design_1_i/TrafficLight_0/inst/grp_fu_193_p2[30]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.306     6.963 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_12/O
                         net (fo=1, routed)           0.433     7.395    design_1_i/TrafficLight_0/inst/cnt[0]_i_12_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.519 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_5/O
                         net (fo=3, routed)           0.971     8.490    design_1_i/TrafficLight_0/inst/cnt[0]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.614 r  design_1_i/TrafficLight_0/inst/cnt[0]_i_1/O
                         net (fo=32, routed)          0.868     9.482    design_1_i/TrafficLight_0/inst/cnt[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.566    22.758    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y54         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[10]/C
                         clock pessimism              0.268    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.429    22.295    design_1_i/TrafficLight_0/inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         22.295    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                 12.813    

Slack (MET) :             12.813ns  (required time - arrival time)
  Source:                 design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/TrafficLight_0/inst/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 2.555ns (39.730%)  route 3.876ns (60.270%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.743     3.051    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y53         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/TrafficLight_0/inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.645     4.152    design_1_i/TrafficLight_0/inst/cnt_reg[5]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.789 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.789    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_22_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.906 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.023 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.023    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_11_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.140    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_19_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.374 r  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_21_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.697 f  design_1_i/TrafficLight_0/inst/cnt_reg[0]_i_23/O[1]
                         net (fo=1, routed)           0.959     6.657    design_1_i/TrafficLight_0/inst/grp_fu_193_p2[30]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.306     6.963 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_12/O
                         net (fo=1, routed)           0.433     7.395    design_1_i/TrafficLight_0/inst/cnt[0]_i_12_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.519 f  design_1_i/TrafficLight_0/inst/cnt[0]_i_5/O
                         net (fo=3, routed)           0.971     8.490    design_1_i/TrafficLight_0/inst/cnt[0]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.614 r  design_1_i/TrafficLight_0/inst/cnt[0]_i_1/O
                         net (fo=32, routed)          0.868     9.482    design_1_i/TrafficLight_0/inst/cnt[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.566    22.758    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X43Y54         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_reg[11]/C
                         clock pessimism              0.268    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.429    22.295    design_1_i/TrafficLight_0/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         22.295    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                 12.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.588     0.929    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.135    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X36Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.929    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.075     1.004    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.591     0.932    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.138    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X36Y48         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.860     1.230    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.932    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.075     1.007    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.588     0.929    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129     1.199    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/p_3_in1_in
    SLICE_X37Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.286     0.942    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.075     1.017    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.427%)  route 0.144ns (43.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.589     0.930    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.144     1.214    design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.259 r  design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.283     0.945    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.121     1.066    design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/TrafficLight_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.740%)  route 0.154ns (45.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.588     0.929    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y56         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=9, routed)           0.154     1.223    design_1_i/TrafficLight_0/inst/lopt
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.268 r  design_1_i/TrafficLight_0/inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.268    design_1_i/TrafficLight_0/inst/state[0]_i_1_n_0
    SLICE_X41Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.860     1.230    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X41Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_reg[0]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.091     1.058    design_1_i/TrafficLight_0/inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.588     0.929    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.116     1.186    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.231 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.231    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X37Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.299     0.929    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.091     1.020    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.588     0.929    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.128     1.057 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.076     1.133    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.099     1.232 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.232    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X36Y53         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.299     0.929    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.091     1.020    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.647%)  route 0.136ns (39.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.589     0.930    design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.136     1.229    design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.274 r  design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X38Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.859     1.229    design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X38Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.299     0.930    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.121     1.051    design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.588     0.929    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.093 f  design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.126     1.219    design_1_i/rst_ps7_0_50M/U0/SEQ/p_0_in
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.264 r  design_1_i/rst_ps7_0_50M/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/rst_ps7_0_50M/U0/SEQ/Core_i_1_n_0
    SLICE_X37Y53         FDSE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y53         FDSE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.283     0.945    
    SLICE_X37Y53         FDSE (Hold_fdse_C_D)         0.091     1.036    design_1_i/rst_ps7_0_50M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.588     0.929    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.128     1.057 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.176    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X36Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.299     0.929    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.017     0.946    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y55   design_1_i/TrafficLight_0/inst/cnt_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y57   design_1_i/TrafficLight_0/inst/cnt_1_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y57   design_1_i/TrafficLight_0/inst/cnt_1_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y58   design_1_i/TrafficLight_0/inst/cnt_1_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y58   design_1_i/TrafficLight_0/inst/cnt_1_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y58   design_1_i/TrafficLight_0/inst/cnt_1_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y58   design_1_i/TrafficLight_0/inst/cnt_1_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y59   design_1_i/TrafficLight_0/inst/cnt_1_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X37Y59   design_1_i/TrafficLight_0/inst/cnt_1_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y54   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y54   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y55   design_1_i/TrafficLight_0/inst/cnt_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y55   design_1_i/TrafficLight_0/inst/cnt_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y57   design_1_i/TrafficLight_0/inst/cnt_1_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y57   design_1_i/TrafficLight_0/inst/cnt_1_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y57   design_1_i/TrafficLight_0/inst/cnt_1_reg[11]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y57   design_1_i/TrafficLight_0/inst/cnt_1_reg[11]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y58   design_1_i/TrafficLight_0/inst/cnt_1_reg[12]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y58   design_1_i/TrafficLight_0/inst/cnt_1_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y54   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y54   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y55   design_1_i/TrafficLight_0/inst/cnt_1_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y55   design_1_i/TrafficLight_0/inst/cnt_1_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y57   design_1_i/TrafficLight_0/inst/cnt_1_reg[10]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y57   design_1_i/TrafficLight_0/inst/cnt_1_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y57   design_1_i/TrafficLight_0/inst/cnt_1_reg[11]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y57   design_1_i/TrafficLight_0/inst/cnt_1_reg[11]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y58   design_1_i/TrafficLight_0/inst/cnt_1_reg[12]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X37Y58   design_1_i/TrafficLight_0/inst/cnt_1_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.360ns  (logic 0.124ns (5.254%)  route 2.236ns (94.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.236     2.236    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.360 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y48         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.576     2.768    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.045ns (4.294%)  route 1.003ns (95.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.003     1.003    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.048 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.048    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y48         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.860     1.230    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/TrafficLight_0/inst/state_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.867ns  (logic 4.293ns (54.577%)  route 3.573ns (45.423%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.741     3.049    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X40Y59         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/TrafficLight_0/inst/state_1_reg[0]/Q
                         net (fo=7, routed)           0.479     3.984    design_1_i/TrafficLight_0/inst/state_1[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.150     4.134 r  design_1_i/TrafficLight_0/inst/green[0]_INST_0/O
                         net (fo=1, routed)           3.094     7.228    green_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.687    10.916 r  green_OBUF_inst/O
                         net (fo=0)                   0.000    10.916    green
    G14                                                               r  green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrafficLight_0/inst/state_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            yellow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.462ns  (logic 4.119ns (63.747%)  route 2.343ns (36.253%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.741     3.049    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X40Y59         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/TrafficLight_0/inst/state_1_reg[0]/Q
                         net (fo=7, routed)           0.479     3.984    design_1_i/TrafficLight_0/inst/state_1[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.108 r  design_1_i/TrafficLight_0/inst/yellow[0]_INST_0/O
                         net (fo=1, routed)           1.863     5.972    yellow_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539     9.511 r  yellow_OBUF_inst/O
                         net (fo=0)                   0.000     9.511    yellow
    M15                                                               r  yellow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrafficLight_0/inst/state_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 4.111ns (65.164%)  route 2.198ns (34.836%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.741     3.049    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X40Y59         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  design_1_i/TrafficLight_0/inst/state_1_reg[0]/Q
                         net (fo=7, routed)           0.477     3.982    design_1_i/TrafficLight_0/inst/state_1[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.124     4.106 r  design_1_i/TrafficLight_0/inst/red[0]_INST_0/O
                         net (fo=1, routed)           1.721     5.827    red_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     9.358 r  red_OBUF_inst/O
                         net (fo=0)                   0.000     9.358    red
    M14                                                               r  red (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/TrafficLight_0/inst/state_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            red
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.418ns (75.288%)  route 0.465ns (24.712%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.589     0.930    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X40Y59         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/TrafficLight_0/inst/state_1_reg[1]/Q
                         net (fo=7, routed)           0.120     1.190    design_1_i/TrafficLight_0/inst/state_1[1]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.235 r  design_1_i/TrafficLight_0/inst/red[0]_INST_0/O
                         net (fo=1, routed)           0.346     1.581    red_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     2.813 r  red_OBUF_inst/O
                         net (fo=0)                   0.000     2.813    red
    M14                                                               r  red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrafficLight_0/inst/state_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            yellow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.426ns (72.894%)  route 0.530ns (27.106%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.589     0.930    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X40Y59         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.071 f  design_1_i/TrafficLight_0/inst/state_1_reg[1]/Q
                         net (fo=7, routed)           0.119     1.189    design_1_i/TrafficLight_0/inst/state_1[1]
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.045     1.234 r  design_1_i/TrafficLight_0/inst/yellow[0]_INST_0/O
                         net (fo=1, routed)           0.411     1.646    yellow_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     2.886 r  yellow_OBUF_inst/O
                         net (fo=0)                   0.000     2.886    yellow
    M15                                                               r  yellow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrafficLight_0/inst/state_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.438ns (57.129%)  route 1.079ns (42.871%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.589     0.930    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X40Y59         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/TrafficLight_0/inst/state_1_reg[1]/Q
                         net (fo=7, routed)           0.119     1.189    design_1_i/TrafficLight_0/inst/state_1[1]
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.048     1.237 r  design_1_i/TrafficLight_0/inst/green[0]_INST_0/O
                         net (fo=1, routed)           0.960     2.198    green_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.249     3.446 r  green_OBUF_inst/O
                         net (fo=0)                   0.000     3.446    green
    G14                                                               r  green (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.613ns (33.172%)  route 3.249ns (66.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF_inst/O
                         net (fo=4, routed)           1.872     3.361    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.485 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          1.378     4.862    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.561     2.753    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[28]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.613ns (33.172%)  route 3.249ns (66.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF_inst/O
                         net (fo=4, routed)           1.872     3.361    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.485 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          1.378     4.862    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.561     2.753    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[29]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.613ns (33.172%)  route 3.249ns (66.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF_inst/O
                         net (fo=4, routed)           1.872     3.361    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.485 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          1.378     4.862    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.561     2.753    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[30]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.613ns (33.172%)  route 3.249ns (66.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF_inst/O
                         net (fo=4, routed)           1.872     3.361    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.485 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          1.378     4.862    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.561     2.753    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[31]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 1.613ns (33.516%)  route 3.199ns (66.484%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF_inst/O
                         net (fo=4, routed)           1.953     3.442    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.566 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_1/O
                         net (fo=32, routed)          1.247     4.812    design_1_i/TrafficLight_0/inst/cnt_1
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.561     2.753    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[28]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 1.613ns (33.516%)  route 3.199ns (66.484%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF_inst/O
                         net (fo=4, routed)           1.953     3.442    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.566 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_1/O
                         net (fo=32, routed)          1.247     4.812    design_1_i/TrafficLight_0/inst/cnt_1
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.561     2.753    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[29]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 1.613ns (33.516%)  route 3.199ns (66.484%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF_inst/O
                         net (fo=4, routed)           1.953     3.442    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.566 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_1/O
                         net (fo=32, routed)          1.247     4.812    design_1_i/TrafficLight_0/inst/cnt_1
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.561     2.753    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[30]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 1.613ns (33.516%)  route 3.199ns (66.484%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF_inst/O
                         net (fo=4, routed)           1.953     3.442    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.566 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_1/O
                         net (fo=32, routed)          1.247     4.812    design_1_i/TrafficLight_0/inst/cnt_1
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.561     2.753    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y62         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[31]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.721ns  (logic 1.613ns (34.162%)  route 3.108ns (65.838%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF_inst/O
                         net (fo=4, routed)           1.872     3.361    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.485 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          1.237     4.721    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y61         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.562     2.754    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y61         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[24]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.721ns  (logic 1.613ns (34.162%)  route 3.108ns (65.838%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF_inst/O
                         net (fo=4, routed)           1.872     3.361    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     3.485 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          1.237     4.721    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y61         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         1.562     2.754    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y61         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.302ns (27.460%)  route 0.797ns (72.540%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF_inst/O
                         net (fo=4, routed)           0.797     1.053    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.098 r  design_1_i/TrafficLight_0/inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.098    design_1_i/TrafficLight_0/inst/state[0]_i_1_n_0
    SLICE_X41Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.860     1.230    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X41Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.301ns (25.524%)  route 0.877ns (74.476%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF_inst/O
                         net (fo=4, routed)           0.877     1.134    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I1_O)        0.044     1.178 r  design_1_i/TrafficLight_0/inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.178    design_1_i/TrafficLight_0/inst/state[1]_i_1_n_0
    SLICE_X39Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X39Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.302ns (24.323%)  route 0.938ns (75.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF_inst/O
                         net (fo=4, routed)           0.757     1.013    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          0.182     1.240    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y55         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.302ns (24.323%)  route 0.938ns (75.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF_inst/O
                         net (fo=4, routed)           0.757     1.013    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          0.182     1.240    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y55         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.302ns (24.323%)  route 0.938ns (75.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF_inst/O
                         net (fo=4, routed)           0.757     1.013    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          0.182     1.240    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y55         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[2]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.302ns (24.323%)  route 0.938ns (75.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF_inst/O
                         net (fo=4, routed)           0.757     1.013    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          0.182     1.240    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y55         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.302ns (24.302%)  route 0.940ns (75.698%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF_inst/O
                         net (fo=4, routed)           0.757     1.013    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          0.183     1.241    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[4]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.302ns (24.302%)  route 0.940ns (75.698%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF_inst/O
                         net (fo=4, routed)           0.757     1.013    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          0.183     1.241    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[5]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.302ns (24.302%)  route 0.940ns (75.698%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF_inst/O
                         net (fo=4, routed)           0.757     1.013    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          0.183     1.241    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[6]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            design_1_i/TrafficLight_0/inst/cnt_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.302ns (24.302%)  route 0.940ns (75.698%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF_inst/O
                         net (fo=4, routed)           0.757     1.013    design_1_i/TrafficLight_0/inst/btn[0]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  design_1_i/TrafficLight_0/inst/cnt_1[0]_i_2/O
                         net (fo=32, routed)          0.183     1.241    design_1_i/TrafficLight_0/inst/cnt_10
    SLICE_X37Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=119, routed)         0.858     1.228    design_1_i/TrafficLight_0/inst/ap_clk
    SLICE_X37Y56         FDRE                                         r  design_1_i/TrafficLight_0/inst/cnt_1_reg[7]/C





