<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.949 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;FFT.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5577]" key="HLS 207-5577" tag="" content="Unroll pragma is ignored, because &apos;factor&apos; is not positive integer  (FFT.cpp:382:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 207-4235]" key="HLS 207-4235" tag="" content="in instantiation of function template specialization &apos;FFT_stage_spatial_unroll&lt;3&gt;&apos; requested here (FFT.cpp:584:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 207-4235]" key="HLS 207-4235" tag="" content="in instantiation of function template specialization &apos;FFT_stage_spatial_unroll&lt;4&gt;&apos; requested here (FFT.cpp:585:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 207-4235]" key="HLS 207-4235" tag="" content="in instantiation of function template specialization &apos;FFT_stage_spatial_unroll&lt;5&gt;&apos; requested here (FFT.cpp:586:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 207-4235]" key="HLS 207-4235" tag="" content="in instantiation of function template specialization &apos;FFT_stage_spatial_unroll&lt;6&gt;&apos; requested here (FFT.cpp:587:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 207-4235]" key="HLS 207-4235" tag="" content="in instantiation of function template specialization &apos;FFT_stage_spatial_unroll&lt;7&gt;&apos; requested here (FFT.cpp:588:5)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:234:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:236:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-114]" key="HLS 214-114" tag="DATAFLOW,VITIS_THROUGHPUT" content="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:245:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-114.html"/>
	<Message severity="WARNING" prefix="[HLS 214-114]" key="HLS 214-114" tag="DATAFLOW,VITIS_THROUGHPUT" content="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:494:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-114.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:556:24)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:557:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:558:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:559:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:560:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:561:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:605:24)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:606:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:607:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:608:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:609:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:610:27)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-114]" key="HLS 214-114" tag="DATAFLOW,VITIS_THROUGHPUT" content="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:644:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-114.html"/>
	<Message severity="WARNING" prefix="[HLS 214-114]" key="HLS 214-114" tag="DATAFLOW,VITIS_THROUGHPUT" content="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:669:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-114.html"/>
	<Message severity="WARNING" prefix="[HLS 214-169]" key="HLS 214-169" tag="DATAFLOW,VITIS_THROUGHPUT" content="There are a total of 4 such instances of non-canonical statements in the dataflow region (FFT.cpp:669:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-169.html"/>
	<Message severity="WARNING" prefix="[HLS 200-471]" key="HLS 200-471" tag="DATAFLOW,VITIS_THROUGHPUT" content="Dataflow form checks found 19 issue(s) in file FFT.cpp" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-471.html"/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data_type&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:113:72)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;cp_len_enable&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:137:61)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;scaling_opt&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:150:63)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;scaling_opt&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:327:66)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;has_ovflo&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:340:61)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;in&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2027:45)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;out&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2028:45)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-1017]" key="HLS 207-1017" tag="" content="unknown pragma ignored (FFT.cpp:87:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-1017]" key="HLS 207-1017" tag="" content="unknown pragma ignored (FFT.cpp:127:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-1017]" key="HLS 207-1017" tag="" content="unknown pragma ignored (FFT.cpp:215:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;dataIn&apos; (FFT.cpp:596:53)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;testbench.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;data_type&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:113:72)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;cp_len_enable&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:137:61)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;scaling_opt&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:150:63)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;scaling_opt&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:327:66)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;has_ovflo&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:340:61)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;in&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2027:45)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;out&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2028:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 7.24 seconds. CPU system time: 1.54 seconds. Elapsed time: 8.9 seconds; current allocated memory: 649.828 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 26,725 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,830 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,169 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,580 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,352 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,508 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,324 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,332 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,708 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,705 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,713 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,713 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,777 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,729 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,704 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,906 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;7&gt; bit_reverse&lt;7&gt;(ap_uint&lt;7&gt;)&apos; into &apos;reverse_input_stream_UF2(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:271:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;RADIX2_BFLY_double_buffer_quarter_onlycompute(std::complex&lt;float&gt;, std::complex&lt;float&gt;, std::complex&lt;float&gt;&amp;, std::complex&lt;float&gt;&amp;, bool, bool, std::complex&lt;float&gt;)&apos; into &apos;FFT_Stage1_vectorstream_parameterize(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:507:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;RADIX2_BFLY_double_buffer_quarter_onlycompute(std::complex&lt;float&gt;, std::complex&lt;float&gt;, std::complex&lt;float&gt;&amp;, std::complex&lt;float&gt;&amp;, bool, bool, std::complex&lt;float&gt;)&apos; into &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, std::complex&lt;float&gt;*)&apos; (FFT.cpp:537:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;RADIX2_BFLY_double_buffer_quarter_CY(std::complex&lt;float&gt;*, std::complex&lt;float&gt;*, int, int, bool, bool, std::complex&lt;float&gt;)&apos; into &apos;void FFT_stage_spatial_unroll&lt;3&gt;(std::complex&lt;float&gt;*, std::complex&lt;float&gt;*)&apos; (FFT.cpp:426:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;RADIX2_BFLY_double_buffer_quarter_CY(std::complex&lt;float&gt;*, std::complex&lt;float&gt;*, int, int, bool, bool, std::complex&lt;float&gt;)&apos; into &apos;void FFT_stage_spatial_unroll&lt;4&gt;(std::complex&lt;float&gt;*, std::complex&lt;float&gt;*)&apos; (FFT.cpp:426:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;RADIX2_BFLY_double_buffer_quarter_CY(std::complex&lt;float&gt;*, std::complex&lt;float&gt;*, int, int, bool, bool, std::complex&lt;float&gt;)&apos; into &apos;void FFT_stage_spatial_unroll&lt;5&gt;(std::complex&lt;float&gt;*, std::complex&lt;float&gt;*)&apos; (FFT.cpp:426:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;RADIX2_BFLY_double_buffer_quarter_CY(std::complex&lt;float&gt;*, std::complex&lt;float&gt;*, int, int, bool, bool, std::complex&lt;float&gt;)&apos; into &apos;void FFT_stage_spatial_unroll&lt;6&gt;(std::complex&lt;float&gt;*, std::complex&lt;float&gt;*)&apos; (FFT.cpp:426:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;RADIX2_BFLY_double_buffer_quarter_CY(std::complex&lt;float&gt;*, std::complex&lt;float&gt;*, int, int, bool, bool, std::complex&lt;float&gt;)&apos; into &apos;void FFT_stage_spatial_unroll&lt;7&gt;(std::complex&lt;float&gt;*, std::complex&lt;float&gt;*)&apos; (FFT.cpp:408:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_60_1&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:60:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_527_1&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:527:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_503_1&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:503:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_361_6&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:361:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_284_3&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:284:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:289:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_291_4&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:291:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:295:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_343_5&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:343:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_265_1&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:265:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_270_2&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:270:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;Loop_Reverse&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:71:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_60_1&apos; (FFT.cpp:60:26) in function &apos;output_result_array_to_stream&apos; completely with a factor of 4 (FFT.cpp:54:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;R_Group_loop_bflySize_equal_FFT_NUM&apos; (FFT.cpp:398:13) in function &apos;FFT_stage_spatial_unroll&lt;7&gt;&apos; partially with a factor of 2 (FFT.cpp:373:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;6&gt;&apos; partially with a factor of 2 (FFT.cpp:373:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;5&gt;&apos; partially with a factor of 2 (FFT.cpp:373:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;4&gt;&apos; partially with a factor of 2 (FFT.cpp:373:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;3&gt;&apos; partially with a factor of 2 (FFT.cpp:373:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_527_1&apos; (FFT.cpp:527:27) in function &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize&apos; completely with a factor of 1 (FFT.cpp:520:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_503_1&apos; (FFT.cpp:503:27) in function &apos;FFT_Stage1_vectorstream_parameterize&apos; completely with a factor of 2 (FFT.cpp:493:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_361_6&apos; (FFT.cpp:361:27) in function &apos;reverse_input_stream_UF2&apos; completely with a factor of 4 (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_284_3&apos; (FFT.cpp:284:20) in function &apos;reverse_input_stream_UF2&apos; completely with a factor of 4 (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (FFT.cpp:289:17) in function &apos;reverse_input_stream_UF2&apos; completely with a factor of 4 (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_291_4&apos; (FFT.cpp:291:20) in function &apos;reverse_input_stream_UF2&apos; completely with a factor of 4 (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (FFT.cpp:295:24) in function &apos;reverse_input_stream_UF2&apos; completely with a factor of 4 (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_343_5&apos; (FFT.cpp:343:27) in function &apos;reverse_input_stream_UF2&apos; completely with a factor of 4 (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_265_1&apos; (FFT.cpp:265:20) in function &apos;reverse_input_stream_UF2&apos; completely with a factor of 4 (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_270_2&apos; (FFT.cpp:270:20) in function &apos;reverse_input_stream_UF2&apos; completely with a factor of 4 (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;Loop_Reverse&apos; (FFT.cpp:71:19) in function &apos;reverse_input_stream_UF2&apos; completely with a factor of 7 (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function &apos;std::array&lt;std::complex&lt;float&gt;, 4ul&gt;::array&apos; completely with a factor of 4 (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::complex&lt;float&gt;::complex(float, float) (.24.27)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:485:13)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::complex&lt;float&gt;::complex(float, float) (.24.27)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:484:13)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::complex&lt;float&gt;::complex(float, float) (.24.27)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:506:39)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::complex&lt;float&gt;::complex(float, float) (.24.27)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:506:28)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::complex&lt;float&gt;::complex(float, float) (.24.27)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:48:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::complex&lt;float&gt;::complex(float, float) (.24.27)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:47:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::complex&lt;float&gt;::complex(float, float) (.24.27)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:28)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::complex&lt;float&gt;::complex(float, float) (.24.27)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:39)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::complex&lt;float&gt;::complex(float, float) (.24.27)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:50)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::complex&lt;float&gt;::complex(float, float) (.24.27)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::complex&lt;float&gt;, 4ul&gt;::_S_ref(std::complex&lt;float&gt; const (&amp;) [4], unsigned long)&apos; into &apos;std::array&lt;std::complex&lt;float&gt;, 4ul&gt;::operator[](unsigned long)&apos; (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::complex&lt;float&gt;, 4ul&gt;::array()&apos; into &apos;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;::vector()&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_vector.h:109:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::complex&lt;float&gt;, 4ul&gt;::array() (.34.40.46)&apos; into &apos;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;::vector() (.21.31.37)&apos; (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_vector.h:109:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::complex&lt;float&gt;, 4ul&gt;::operator[](unsigned long)&apos; into &apos;reverse_input_stream_UF2(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;::vector()&apos; into &apos;reverse_input_stream_UF2(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;::vector() (.21.31.37)&apos; into &apos;reverse_input_stream_UF2(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:232:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::complex&lt;float&gt;, 4ul&gt;::operator[](unsigned long)&apos; into &apos;FFT_Stage1_vectorstream_parameterize(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:493:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;::vector()&apos; into &apos;FFT_Stage1_vectorstream_parameterize(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:493:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::complex&lt;float&gt;, 4ul&gt;::operator[](unsigned long)&apos; into &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, std::complex&lt;float&gt;*)&apos; (FFT.cpp:520:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;::vector()&apos; into &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, std::complex&lt;float&gt;*)&apos; (FFT.cpp:520:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::complex&lt;float&gt;, 4ul&gt;::operator[](unsigned long)&apos; into &apos;output_result_array_to_stream(std::complex&lt;float&gt;*, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:54:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;::vector()&apos; into &apos;output_result_array_to_stream(std::complex&lt;float&gt;*, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:54:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::remove_reference&lt;std::complex&lt;float&gt;&amp;&gt;::type&amp;&amp; std::move&lt;std::complex&lt;float&gt;&amp;&gt;(std::complex&lt;float&gt;&amp;)&apos; into &apos;std::enable_if&lt;__and_&lt;std::__not_&lt;std::__is_tuple_like&lt;std::complex&lt;float&gt; &gt; &gt;, std::is_move_constructible&lt;std::complex&lt;float&gt; &gt;, std::is_move_assignable&lt;std::complex&lt;float&gt; &gt; &gt;::value, void&gt;::type std::swap&lt;std::complex&lt;float&gt; &gt;(std::complex&lt;float&gt;&amp;, std::complex&lt;float&gt;&amp;)&apos; (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:189:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::enable_if&lt;__and_&lt;std::__not_&lt;std::__is_tuple_like&lt;std::complex&lt;float&gt; &gt; &gt;, std::is_move_constructible&lt;std::complex&lt;float&gt; &gt;, std::is_move_assignable&lt;std::complex&lt;float&gt; &gt; &gt;::value, void&gt;::type std::swap&lt;std::complex&lt;float&gt; &gt;(std::complex&lt;float&gt;&amp;, std::complex&lt;float&gt;&amp;)&apos; into &apos;bit_reverse_array()&apos; (FFT.cpp:733:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;::vector() (.21.31.37)&apos; into &apos;FFT_DIT_RN(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:748:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bit_reverse_array()&apos; into &apos;FFT_DIT_RN(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:748:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;twiddles.1&apos;: Complete partitioning on dimension 1. (FFT.cpp:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;twiddles.0&apos;: Complete partitioning on dimension 1. (FFT.cpp:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E14data_in_cyclic.1&apos;: Complete partitioning on dimension 1. (FFT.cpp:234:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E14data_in_cyclic.0&apos;: Complete partitioning on dimension 1. (FFT.cpp:234:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E15data_rev_stream.1&apos;: Complete partitioning on dimension 1. (FFT.cpp:236:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E15data_rev_stream.0&apos;: Complete partitioning on dimension 1. (FFT.cpp:236:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_0.1&apos;: Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:556:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_0.0&apos;: Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:556:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_1.1&apos;: Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:557:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_1.0&apos;: Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:557:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_2.1&apos;: Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:558:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_2.0&apos;: Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:558:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_3.1&apos;: Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:559:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_3.0&apos;: Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:559:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_4.1&apos;: Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:560:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_4.0&apos;: Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:560:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_5.1&apos;: Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:561:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_5.0&apos;: Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:561:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;cyclic_offset&apos;: Complete partitioning on dimension 1. (FFT.cpp:287:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;mid&apos; with compact=bit mode in 256-bits (FFT.cpp:750:48)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;data_s1_stream_vector&apos; with compact=bit mode in 256-bits (FFT.cpp:579:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;reverse_in_stream_vector&apos; with compact=bit mode in 256-bits (FFT.cpp:578:48)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;out&apos; with compact=bit mode in 256-bits (FFT.cpp:748:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in&apos; with compact=bit mode in 256-bits (FFT.cpp:748:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-269]" key="HLS 214-269" tag="" content="Inferring pragma &apos;pipeline II=1&apos; for loop &apos;FFT_Stage2&apos; (FFT.cpp:523:13) in function &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize&apos; due to performance pragma (FFT.cpp:524:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-269]" key="HLS 214-269" tag="" content="Inferring pragma &apos;pipeline II=1&apos; for loop &apos;FFT_Stage1&apos; (FFT.cpp:496:14) in function &apos;FFT_Stage1_vectorstream_parameterize&apos; due to performance pragma (FFT.cpp:497:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-346]" key="HLS 214-346" tag="" content="Cannot apply performance pragma for function &apos;reverse_input_stream_UF2(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:232)because dataflow pragma takes precedence (FFT.cpp:246:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-346.html"/>
	<Message severity="INFO" prefix="[HLS 214-269]" key="HLS 214-269" tag="" content="Inferring pragma &apos;pipeline II=1&apos; for loop &apos;PostP_Fwd_loop&apos; (FFT.cpp:56:18) in function &apos;output_result_array_to_stream&apos; due to performance pragma (FFT.cpp:57:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-269]" key="HLS 214-269" tag="" content="Inferring pragma &apos;pipeline II=1&apos; for loop &apos;R_Group_loop_bflySize_equal_FFT_NUM&apos; (FFT.cpp:398:13) in function &apos;FFT_stage_spatial_unroll&lt;7&gt;&apos; due to performance pragma (FFT.cpp:401:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-269]" key="HLS 214-269" tag="" content="Inferring pragma &apos;pipeline II=1&apos; for loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;6&gt;&apos; due to performance pragma (FFT.cpp:414:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-339]" key="HLS 214-339" tag="" content="Inferring pragma &apos;loop_flatten on&apos; for loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;6&gt;&apos; due to performance pragma (FFT.cpp:414:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-269]" key="HLS 214-269" tag="" content="Inferring pragma &apos;pipeline II=1&apos; for loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;5&gt;&apos; due to performance pragma (FFT.cpp:414:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-339]" key="HLS 214-339" tag="" content="Inferring pragma &apos;loop_flatten on&apos; for loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;5&gt;&apos; due to performance pragma (FFT.cpp:414:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-269]" key="HLS 214-269" tag="" content="Inferring pragma &apos;pipeline II=1&apos; for loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;4&gt;&apos; due to performance pragma (FFT.cpp:414:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-339]" key="HLS 214-339" tag="" content="Inferring pragma &apos;loop_flatten on&apos; for loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;4&gt;&apos; due to performance pragma (FFT.cpp:414:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-269]" key="HLS 214-269" tag="" content="Inferring pragma &apos;pipeline II=1&apos; for loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;3&gt;&apos; due to performance pragma (FFT.cpp:414:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-339]" key="HLS 214-339" tag="" content="Inferring pragma &apos;loop_flatten on&apos; for loop &apos;R_Group_loop&apos; (FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;3&gt;&apos; due to performance pragma (FFT.cpp:414:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-346]" key="HLS 214-346" tag="" content="Cannot apply performance pragma for function &apos;FFT_DIT_spatial_unroll_CY_stream_vector(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)&apos; (FFT.cpp:551)because dataflow pragma takes precedence (FFT.cpp:554:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-346.html"/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; LOOP_REVIDTAB&gt; at FFT.cpp:650:20" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_757_1&gt; at FFT.cpp:757:21" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_734_1&gt; at FFT.cpp:734:21" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_764_2&gt; at FFT.cpp:764:21" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_653_1&apos; is marked as complete unroll implied by the pipeline pragma (FFT.cpp:653:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_653_1&apos; (FFT.cpp:653:27) in function &apos;FFT_pipeline_DIT&apos; completely with a factor of 7 (FFT.cpp:642:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.0&apos; dimension 2 completely based on constant index. (FFT.cpp:756:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.1&apos; dimension 2 completely based on constant index. (FFT.cpp:756:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;FFT_DIT_RN(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)::buffer (.0)&apos; due to pipeline pragma (FFT.cpp:756:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;FFT_DIT_RN(hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::vector&lt;std::complex&lt;float&gt;, 4ul&gt;, 0&gt;&amp;)::buffer (.1)&apos; due to pipeline pragma (FFT.cpp:756:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.1&apos;: Complete partitioning on dimension 2. (FFT.cpp:756:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.0&apos;: Complete partitioning on dimension 2. (FFT.cpp:756:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-455]" key="HLS 214-455" tag="" content="Changing loop &apos;reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc&apos; (FFT.cpp:258:24) to a process function for dataflow in function &apos;reverse_input_stream_UF2&apos; (FFT.cpp:258:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-455]" key="HLS 214-455" tag="" content="Changing loop &apos;reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc&apos; (FFT.cpp:279:27) to a process function for dataflow in function &apos;reverse_input_stream_UF2&apos; (FFT.cpp:279:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-455]" key="HLS 214-455" tag="" content="Changing loop &apos;reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc&apos; (FFT.cpp:357:25) to a process function for dataflow in function &apos;reverse_input_stream_UF2&apos; (FFT.cpp:357:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-455]" key="HLS 214-455" tag="" content="Changing loop &apos;FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc&apos; (FFT.cpp:496:14) to a process function for dataflow in function &apos;FFT_Stage1_vectorstream_parameterize&apos; (FFT.cpp:496:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-455]" key="HLS 214-455" tag="" content="Changing loop &apos;FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc&apos; (FFT.cpp:650:20) to a process function for dataflow in function &apos;FFT_pipeline_DIT&apos; (FFT.cpp:650:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 4.68 seconds. CPU system time: 1.13 seconds. Elapsed time: 8.3 seconds; current allocated memory: 661.715 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 661.715 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 665.848 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 670.812 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;reverse_in_stream_vector&apos; with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;data_s1_stream_vector&apos; with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;reverse_input_stream_UF2&apos; (FFT.cpp:242:1), detected/extracted 3 process function(s): 
	 &apos;reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc&apos;
	 &apos;reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc&apos;
	 &apos;reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;FFT_Stage1_vectorstream_parameterize&apos; (FFT.cpp:494:1), detected/extracted 1 process function(s): 
	 &apos;FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;FFT_DIT_spatial_unroll_CY_stream_vector&apos; (FFT.cpp:553:1), detected/extracted 9 process function(s): 
	 &apos;reverse_input_stream_UF2&apos;
	 &apos;FFT_Stage1_vectorstream_parameterize&apos;
	 &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize&apos;
	 &apos;FFT_stage_spatial_unroll&lt;3&gt;&apos;
	 &apos;FFT_stage_spatial_unroll&lt;4&gt;&apos;
	 &apos;FFT_stage_spatial_unroll&lt;5&gt;&apos;
	 &apos;FFT_stage_spatial_unroll&lt;6&gt;&apos;
	 &apos;FFT_stage_spatial_unroll&lt;7&gt;&apos;
	 &apos;output_result_array_to_stream&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;FFT_pipeline_DIT&apos; (FFT.cpp:644:1), detected/extracted 2 process function(s): 
	 &apos;FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc&apos;
	 &apos;FFT_DIT_spatial_unroll_CY_stream_vector&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 695.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;R_Pair_loop&apos;(FFT.cpp:413:9) and &apos;R_Group_loop&apos;(FFT.cpp:416:13) in function &apos;FFT_stage_spatial_unroll&lt;3&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;R_Pair_loop&apos; (FFT.cpp:413:9) in function &apos;FFT_stage_spatial_unroll&lt;6&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;R_Pair_loop&apos; (FFT.cpp:413:9) in function &apos;FFT_stage_spatial_unroll&lt;5&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;R_Pair_loop&apos; (FFT.cpp:413:9) in function &apos;FFT_stage_spatial_unroll&lt;4&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;R_Pair_loop&apos; (FFT.cpp:413:9) in function &apos;FFT_stage_spatial_unroll&lt;3&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.34 seconds; current allocated memory: 873.062 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;FFT_DIT_RN&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;FFT_stage_spatial_unroll&lt;3&gt;&apos; to &apos;FFT_stage_spatial_unroll_3_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;FFT_stage_spatial_unroll&lt;4&gt;&apos; to &apos;FFT_stage_spatial_unroll_4_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;FFT_stage_spatial_unroll&lt;5&gt;&apos; to &apos;FFT_stage_spatial_unroll_5_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;FFT_stage_spatial_unroll&lt;6&gt;&apos; to &apos;FFT_stage_spatial_unroll_6_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;FFT_stage_spatial_unroll&lt;7&gt;&apos; to &apos;FFT_stage_spatial_unroll_7_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_433" tag="" content="Cannot apply memory assignment of &apos;RAM_2P_LUTRAM&apos;: &apos;FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0&apos; does not exist or is optimized away." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_433" tag="" content="Cannot apply memory assignment of &apos;RAM_2P_LUTRAM&apos;: &apos;FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1&apos; does not exist or is optimized away." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_433" tag="" content="Cannot apply memory assignment of &apos;RAM_2P_LUTRAM&apos;: &apos;FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2&apos; does not exist or is optimized away." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_433" tag="" content="Cannot apply memory assignment of &apos;RAM_2P_LUTRAM&apos;: &apos;FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3&apos; does not exist or is optimized away." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_433" tag="" content="Cannot apply memory assignment of &apos;RAM_2P_LUTRAM&apos;: &apos;FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0&apos; does not exist or is optimized away." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_433" tag="" content="Cannot apply memory assignment of &apos;RAM_2P_LUTRAM&apos;: &apos;FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1&apos; does not exist or is optimized away." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_433" tag="" content="Cannot apply memory assignment of &apos;RAM_2P_LUTRAM&apos;: &apos;FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2&apos; does not exist or is optimized away." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_433" tag="" content="Cannot apply memory assignment of &apos;RAM_2P_LUTRAM&apos;: &apos;FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3&apos; does not exist or is optimized away." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;Mul_LUT&apos; (FFT.cpp:404) on &apos;load&apos; operation 7 bit (&apos;k93_load&apos;, FFT.cpp:398) on local variable &apos;k93&apos; due to incompatible operation sets." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP_REVIDTAB&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation 1 bit (&apos;icmp_ln650&apos;, FFT.cpp:650)) in the first pipeline iteration (II = 1 cycles)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc&apos; (loop &apos;LOOP_REVIDTAB&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;number3_write_ln650&apos;, FFT.cpp:650) of variable &apos;number&apos;, FFT.cpp:650 on local variable &apos;number3&apos; and &apos;add&apos; operation 7 bit (&apos;number&apos;, FFT.cpp:650)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop &apos;LOOP_REVIDTAB&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 875.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 875.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;READ_STREAM_INPUT&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;READ_STREAM_INPUT&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i45_write_ln0&apos;) of constant 0 on local variable &apos;i45&apos; [13]  (1.588 ns)
	&apos;load&apos; operation 5 bit (&apos;i45_load&apos;, FFT.cpp:258) on local variable &apos;i45&apos; [16]  (0.000 ns)
	&apos;add&apos; operation 5 bit (&apos;i&apos;, FFT.cpp:258) [65]  (1.780 ns)
	&apos;store&apos; operation 0 bit (&apos;i45_write_ln258&apos;, FFT.cpp:258) of variable &apos;i&apos;, FFT.cpp:258 on local variable &apos;i45&apos; [67]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 875.488 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 875.488 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;FROM_BLOCK_TO_CYCLIC&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;FROM_BLOCK_TO_CYCLIC&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i93_write_ln0&apos;) of constant 0 on local variable &apos;i93&apos; [19]  (1.588 ns)
	&apos;load&apos; operation 5 bit (&apos;i93_load&apos;, FFT.cpp:285) on local variable &apos;i93&apos; [22]  (0.000 ns)
	&apos;add&apos; operation 5 bit (&apos;i&apos;, FFT.cpp:285) [28]  (1.780 ns)
	&apos;store&apos; operation 0 bit (&apos;i93_write_ln285&apos;, FFT.cpp:285) of variable &apos;i&apos;, FFT.cpp:285 on local variable &apos;i93&apos; [119]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 876.965 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 876.965 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;STREAM_OUT_REVERSE&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;STREAM_OUT_REVERSE&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i45_write_ln0&apos;) of constant 0 on local variable &apos;i45&apos; [13]  (1.588 ns)
	&apos;load&apos; operation 5 bit (&apos;i45_load&apos;, FFT.cpp:357) on local variable &apos;i45&apos; [16]  (0.000 ns)
	&apos;add&apos; operation 5 bit (&apos;i&apos;, FFT.cpp:357) [47]  (1.780 ns)
	&apos;store&apos; operation 0 bit (&apos;i45_write_ln357&apos;, FFT.cpp:357) of variable &apos;i&apos;, FFT.cpp:357 on local variable &apos;i45&apos; [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 877.129 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 877.129 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;reverse_input_stream_UF2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;reverse_input_stream_UF2&apos; consists of the following:
	&apos;call&apos; operation 0 bit (&apos;_ln258&apos;, FFT.cpp:258) to &apos;reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc&apos; [23]  (4.956 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.129 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.129 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;FFT_Stage1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop &apos;FFT_Stage1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;m1_write_ln0&apos;) of constant 0 on local variable &apos;m1&apos; [6]  (1.588 ns)
	&apos;load&apos; operation 5 bit (&apos;m1_load&apos;, FFT.cpp:496) on local variable &apos;m1&apos; [9]  (0.000 ns)
	&apos;add&apos; operation 5 bit (&apos;m&apos;, FFT.cpp:496) [73]  (1.780 ns)
	&apos;store&apos; operation 0 bit (&apos;m1_write_ln496&apos;, FFT.cpp:496) of variable &apos;m&apos;, FFT.cpp:496 on local variable &apos;m1&apos; [75]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 877.945 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.945 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_Stage1_vectorstream_parameterize&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.945 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 877.945 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;FFT_Stage2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop &apos;FFT_Stage2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (5.091 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;m45_write_ln0&apos;) of constant 0 on local variable &apos;m45&apos; [29]  (1.588 ns)
	&apos;load&apos; operation 8 bit (&apos;m45_load&apos;, FFT.cpp:523) on local variable &apos;m45&apos; [32]  (0.000 ns)
	&apos;add&apos; operation 8 bit (&apos;m&apos;, FFT.cpp:523) [104]  (1.915 ns)
	&apos;store&apos; operation 0 bit (&apos;m45_write_ln523&apos;, FFT.cpp:523) of variable &apos;m&apos;, FFT.cpp:523 on local variable &apos;m45&apos; [106]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 878.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 878.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_stage_spatial_unroll_3_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;R_Pair_loop_R_Group_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop &apos;R_Pair_loop_R_Group_loop&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;FFT_stage_spatial_unroll_3_s&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten142_write_ln0&apos;) of constant 0 on local variable &apos;indvar_flatten142&apos; [36]  (1.588 ns)
	&apos;load&apos; operation 5 bit (&apos;indvar_flatten142_load&apos;, FFT.cpp:413) on local variable &apos;indvar_flatten142&apos; [40]  (0.000 ns)
	&apos;add&apos; operation 5 bit (&apos;add_ln413_4&apos;, FFT.cpp:413) [85]  (1.780 ns)
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten142_write_ln413&apos;, FFT.cpp:413) of variable &apos;add_ln413_4&apos;, FFT.cpp:413 on local variable &apos;indvar_flatten142&apos; [203]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 881.316 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 881.316 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_stage_spatial_unroll_4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;R_Pair_loop_R_Group_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop &apos;R_Pair_loop_R_Group_loop&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;FFT_stage_spatial_unroll_4_s&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten94_write_ln0&apos;) of constant 0 on local variable &apos;indvar_flatten94&apos; [16]  (1.588 ns)
	&apos;load&apos; operation 5 bit (&apos;indvar_flatten94_load&apos;, FFT.cpp:413) on local variable &apos;indvar_flatten94&apos; [20]  (0.000 ns)
	&apos;add&apos; operation 5 bit (&apos;add_ln413_3&apos;, FFT.cpp:413) [48]  (1.780 ns)
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten94_write_ln413&apos;, FFT.cpp:413) of variable &apos;add_ln413_3&apos;, FFT.cpp:413 on local variable &apos;indvar_flatten94&apos; [153]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 883.090 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 883.090 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_stage_spatial_unroll_5_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;R_Pair_loop_R_Group_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop &apos;R_Pair_loop_R_Group_loop&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;FFT_stage_spatial_unroll_5_s&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten94_write_ln0&apos;) of constant 0 on local variable &apos;indvar_flatten94&apos; [16]  (1.588 ns)
	&apos;load&apos; operation 5 bit (&apos;indvar_flatten94_load&apos;, FFT.cpp:413) on local variable &apos;indvar_flatten94&apos; [20]  (0.000 ns)
	&apos;add&apos; operation 5 bit (&apos;add_ln413_2&apos;, FFT.cpp:413) [48]  (1.780 ns)
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten94_write_ln413&apos;, FFT.cpp:413) of variable &apos;add_ln413_2&apos;, FFT.cpp:413 on local variable &apos;indvar_flatten94&apos; [153]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.949 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 884.949 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_stage_spatial_unroll_6_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;R_Pair_loop_R_Group_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop &apos;R_Pair_loop_R_Group_loop&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;FFT_stage_spatial_unroll_6_s&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten94_write_ln0&apos;) of constant 0 on local variable &apos;indvar_flatten94&apos; [16]  (1.588 ns)
	&apos;load&apos; operation 5 bit (&apos;indvar_flatten94_load&apos;, FFT.cpp:413) on local variable &apos;indvar_flatten94&apos; [20]  (0.000 ns)
	&apos;add&apos; operation 5 bit (&apos;add_ln413_1&apos;, FFT.cpp:413) [48]  (1.780 ns)
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten94_write_ln413&apos;, FFT.cpp:413) of variable &apos;add_ln413_1&apos;, FFT.cpp:413 on local variable &apos;indvar_flatten94&apos; [153]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 886.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 886.902 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_stage_spatial_unroll_7_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;R_Group_loop_bflySize_equal_FFT_NUM&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 40, loop &apos;R_Group_loop_bflySize_equal_FFT_NUM&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (5.046 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;FFT_stage_spatial_unroll_7_s&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;k93_write_ln0&apos;) of constant 0 on local variable &apos;k93&apos; [10]  (1.588 ns)
	&apos;load&apos; operation 7 bit (&apos;k93_load&apos;, FFT.cpp:398) on local variable &apos;k93&apos; [13]  (0.000 ns)
	&apos;add&apos; operation 7 bit (&apos;k&apos;, FFT.cpp:398) [132]  (1.870 ns)
	&apos;store&apos; operation 0 bit (&apos;k93_write_ln398&apos;, FFT.cpp:398) of variable &apos;k&apos;, FFT.cpp:398 on local variable &apos;k93&apos; [134]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 888.336 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 888.965 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;output_result_array_to_stream&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;PostP_Fwd_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;PostP_Fwd_loop&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;output_result_array_to_stream&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i45_write_ln0&apos;) of constant 0 on local variable &apos;i45&apos; [9]  (1.588 ns)
	&apos;load&apos; operation 5 bit (&apos;i45_load&apos;, FFT.cpp:56) on local variable &apos;i45&apos; [12]  (0.000 ns)
	&apos;add&apos; operation 5 bit (&apos;i&apos;, FFT.cpp:56) [47]  (1.780 ns)
	&apos;store&apos; operation 0 bit (&apos;i45_write_ln56&apos;, FFT.cpp:56) of variable &apos;i&apos;, FFT.cpp:56 on local variable &apos;i45&apos; [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 890.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 890.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_DIT_spatial_unroll_CY_stream_vector&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 890.430 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 890.430 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_pipeline_DIT&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 890.430 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 890.453 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_757_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation 1 bit (&apos;icmp_ln757&apos;, FFT.cpp:757)) in the first pipeline iteration (II = 1 cycles)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-878.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop &apos;VITIS_LOOP_757_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 891.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 891.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_734_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation 1 bit (&apos;icmp_ln734&apos;, FFT.cpp:734-&gt;FFT.cpp:761)) in the first pipeline iteration (II = 1 cycles)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1&apos; (loop &apos;VITIS_LOOP_734_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;p_buf_addr_1_write_ln195&apos;, /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195-&gt;FFT.cpp:736-&gt;FFT.cpp:761) of variable &apos;p_buf_load&apos;, /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193-&gt;FFT.cpp:736-&gt;FFT.cpp:761 on array &apos;p_buf&apos; and &apos;load&apos; operation 32 bit (&apos;p_buf_load_1&apos;, /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194-&gt;FFT.cpp:736-&gt;FFT.cpp:761) on array &apos;p_buf&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1&apos; (loop &apos;VITIS_LOOP_734_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;p_buf_addr_1_write_ln195&apos;, /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195-&gt;FFT.cpp:736-&gt;FFT.cpp:761) of variable &apos;p_buf_load&apos;, /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193-&gt;FFT.cpp:736-&gt;FFT.cpp:761 on array &apos;p_buf&apos; and &apos;load&apos; operation 32 bit (&apos;p_buf_load_1&apos;, /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194-&gt;FFT.cpp:736-&gt;FFT.cpp:761) on array &apos;p_buf&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1&apos; (loop &apos;VITIS_LOOP_734_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;p_buf_addr_1_write_ln195&apos;, /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195-&gt;FFT.cpp:736-&gt;FFT.cpp:761) of variable &apos;p_buf_load&apos;, /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193-&gt;FFT.cpp:736-&gt;FFT.cpp:761 on array &apos;p_buf&apos; and &apos;load&apos; operation 32 bit (&apos;p_buf_load_1&apos;, /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194-&gt;FFT.cpp:736-&gt;FFT.cpp:761) on array &apos;p_buf&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop &apos;VITIS_LOOP_734_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 891.988 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 891.988 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_764_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation 1 bit (&apos;icmp_ln764&apos;, FFT.cpp:764)) in the first pipeline iteration (II = 1 cycles)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-878.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop &apos;VITIS_LOOP_764_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 892.477 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 892.477 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;FFT_DIT_RN&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (3.458 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;FFT_DIT_RN&apos; consists of the following:
	&apos;call&apos; operation 0 bit (&apos;_ln0&apos;) to &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1&apos; [67]  (3.458 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 892.477 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 892.477 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc&apos; pipeline &apos;LOOP_REVIDTAB&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 892.707 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 893.785 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc&apos; pipeline &apos;FROM_BLOCK_TO_CYCLIC&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_5_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 896.145 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc&apos; pipeline &apos;STREAM_OUT_REVERSE&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 898.691 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;reverse_input_stream_UF2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html"/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datacud&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datadEe&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataeOg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datafYi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datag8j&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datahbi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataibs&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datajbC&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datakbM&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datalbW&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datamb6&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datancg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataocq&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datapcA&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_RAM_AUTO_2R1W&apos; to &apos;reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataqcK&apos; due to the length limit 80" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html"/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;reverse_input_stream_UF2/reverse_in_stream_vector_read&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;reverse_input_stream_UF2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-741]" key="HLS 200-741" tag="" content="Implementing PIPO FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb using a single memory for all blocks" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 901.672 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc&apos; pipeline &apos;FFT_Stage1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_14_no_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_14_no_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 903.445 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_Stage1_vectorstream_parameterize&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html"/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;FFT_Stage1_vectorstream_parameterize/data_s1_stream_vector_read&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_Stage1_vectorstream_parameterize&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 904.176 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize&apos; pipeline &apos;FFT_Stage2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_14_no_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_14_no_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 905.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_stage_spatial_unroll_3_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;FFT_stage_spatial_unroll_3_s&apos; pipeline &apos;R_Pair_loop_R_Group_loop&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;FFT_stage_spatial_unroll_3_s&apos; is 5772 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_14_no_dsp_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_14_no_dsp_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_stage_spatial_unroll_3_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 911.367 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_stage_spatial_unroll_4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;FFT_stage_spatial_unroll_4_s&apos; pipeline &apos;R_Pair_loop_R_Group_loop&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;FFT_stage_spatial_unroll_4_s&apos; is 10112 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_14_no_dsp_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_14_no_dsp_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_3_32_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_stage_spatial_unroll_4_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 916.938 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_stage_spatial_unroll_5_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;FFT_stage_spatial_unroll_5_s&apos; pipeline &apos;R_Pair_loop_R_Group_loop&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;FFT_stage_spatial_unroll_5_s&apos; is 10135 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_14_no_dsp_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_14_no_dsp_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_4_32_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_stage_spatial_unroll_5_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 922.953 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_stage_spatial_unroll_6_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;FFT_stage_spatial_unroll_6_s&apos; pipeline &apos;R_Pair_loop_R_Group_loop&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;FFT_stage_spatial_unroll_6_s&apos; is 10156 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_14_no_dsp_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_14_no_dsp_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_33_5_32_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_stage_spatial_unroll_6_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 929.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_stage_spatial_unroll_7_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;FFT_stage_spatial_unroll_7_s&apos; pipeline &apos;R_Group_loop_bflySize_equal_FFT_NUM&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;FFT_stage_spatial_unroll_7_s&apos; is 9786 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_14_no_dsp_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_14_no_dsp_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_65_6_32_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_stage_spatial_unroll_7_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 936.070 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;output_result_array_to_stream&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;output_result_array_to_stream&apos; pipeline &apos;PostP_Fwd_loop&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;output_result_array_to_stream&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 939.398 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_DIT_spatial_unroll_CY_stream_vector&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process FFT_Stage2_vectorstreamIn_arrayOut_parametize is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html"/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_RAM_2P_LUTRAM_1R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_RAM_2P_LUTRAM_1R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectsc4&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_RAM_2P_LUTRAM_1R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vecttde&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_RAM_2P_LUTRAM_1R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectudo&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_RAM_2P_LUTRAM_1R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectvdy&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_RAM_2P_LUTRAM_1R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectwdI&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_RAM_2P_LUTRAM_1R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectxdS&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_RAM_2P_LUTRAM_1R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectyd2&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectAem&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectBew&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectCeG&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectDeQ&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectEe0&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectFfa&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectGfk&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectIfE&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectJfO&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectKfY&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectLf8&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectMgi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectNgs&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectOgC&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectPgM&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectQgW&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectRg6&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_RAM_AUTO_2R1W&apos; to &apos;FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectShg&apos; due to the length limit 80" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_DIT_spatial_unroll_CY_stream_vector&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore&apos; using distributed RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;reverse_in_stream_vector_U(FFT_DIT_RN_fifo_w256_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;data_s1_stream_vector_U(FFT_DIT_RN_fifo_w256_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 945.688 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_pipeline_DIT&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_pipeline_DIT&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 946.895 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1&apos; pipeline &apos;VITIS_LOOP_757_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 947.973 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1&apos; pipeline &apos;VITIS_LOOP_734_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 949.410 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2&apos; pipeline &apos;VITIS_LOOP_764_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 950.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;FFT_DIT_RN&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;FFT_DIT_RN/in_r&apos; to &apos;ap_fifo&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;FFT_DIT_RN/out_r&apos; to &apos;ap_fifo&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;FFT_DIT_RN&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;FFT_DIT_RN&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mid_U(FFT_DIT_RN_fifo_w256_d8_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 952.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1958]" key="HLS 200-1958" tag="" content="Successfully applied performance pragma with Target TI=&apos;32&apos; on function &apos;FFT_DIT_spatial_unroll_CY_stream_vector&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1958]" key="HLS 200-1958" tag="" content="Successfully applied performance pragma with Target TI=&apos;32&apos; on function &apos;reverse_input_stream_UF2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1958]" key="HLS 200-1958" tag="" content="Failed to apply performance pragma with Target TI=&apos;32&apos; on function &apos;reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1958]" key="HLS 200-1958" tag="" content="Failed to apply performance pragma with Target TI=&apos;32&apos; on function &apos;reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1958]" key="HLS 200-1958" tag="" content="Failed to apply performance pragma with Target TI=&apos;32&apos; on function &apos;reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1957]" key="HLS 200-1957" tag="" content="Successfully applied performance pragma with Target TI=&apos;32&apos; on loop &apos;FFT_Stage1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1958]" key="HLS 200-1958" tag="" content="Failed to apply performance pragma with Target TI=&apos;32&apos; on function &apos;FFT_Stage2_vectorstreamIn_arrayOut_parametize&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1957]" key="HLS 200-1957" tag="" content="Successfully applied performance pragma with Target TI=&apos;32&apos; on loop &apos;FFT_Stage2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1957]" key="HLS 200-1957" tag="" content="Successfully applied performance pragma with Target TI=&apos;32&apos; on loop &apos;R_Pair_loop_R_Group_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1957]" key="HLS 200-1957" tag="" content="Successfully applied performance pragma with Target TI=&apos;32&apos; on loop &apos;R_Pair_loop_R_Group_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1957]" key="HLS 200-1957" tag="" content="Successfully applied performance pragma with Target TI=&apos;32&apos; on loop &apos;R_Pair_loop_R_Group_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1957]" key="HLS 200-1957" tag="" content="Successfully applied performance pragma with Target TI=&apos;32&apos; on loop &apos;R_Pair_loop_R_Group_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1957]" key="HLS 200-1957" tag="" content="Successfully applied performance pragma with Target TI=&apos;32&apos; on loop &apos;R_Group_loop_bflySize_equal_FFT_NUM&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1958]" key="HLS 200-1958" tag="" content="Failed to apply performance pragma with Target TI=&apos;32&apos; on function &apos;output_result_array_to_stream&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1957]" key="HLS 200-1957" tag="" content="Successfully applied performance pragma with Target TI=&apos;32&apos; on loop &apos;PostP_Fwd_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 954.605 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 965.320 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for FFT_DIT_RN." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for FFT_DIT_RN." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 196.43 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2161]" key="HLS 200-2161" tag="" content="Finished Command csynth_design Elapsed time: 00:00:22; Allocated memory: 326.203 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: export_design -flow syn -rtl verilog" resolution=""/>
</Messages>
