// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module yuv2rgb (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_channels_ch1_dout,
        in_channels_ch1_empty_n,
        in_channels_ch1_read,
        in_channels_ch2_dout,
        in_channels_ch2_empty_n,
        in_channels_ch2_read,
        in_channels_ch3_dout,
        in_channels_ch3_empty_n,
        in_channels_ch3_read,
        in_width_dout,
        in_width_empty_n,
        in_width_read,
        in_height_dout,
        in_height_empty_n,
        in_height_read,
        out_channels_ch1_address0,
        out_channels_ch1_ce0,
        out_channels_ch1_we0,
        out_channels_ch1_d0,
        out_channels_ch2_address0,
        out_channels_ch2_ce0,
        out_channels_ch2_we0,
        out_channels_ch2_d0,
        out_channels_ch3_address0,
        out_channels_ch3_ce0,
        out_channels_ch3_we0,
        out_channels_ch3_d0,
        out_width,
        out_width_ap_vld,
        out_height,
        out_height_ap_vld
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state12 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] in_channels_ch1_dout;
input   in_channels_ch1_empty_n;
output   in_channels_ch1_read;
input  [7:0] in_channels_ch2_dout;
input   in_channels_ch2_empty_n;
output   in_channels_ch2_read;
input  [7:0] in_channels_ch3_dout;
input   in_channels_ch3_empty_n;
output   in_channels_ch3_read;
input  [15:0] in_width_dout;
input   in_width_empty_n;
output   in_width_read;
input  [15:0] in_height_dout;
input   in_height_empty_n;
output   in_height_read;
output  [21:0] out_channels_ch1_address0;
output   out_channels_ch1_ce0;
output   out_channels_ch1_we0;
output  [7:0] out_channels_ch1_d0;
output  [21:0] out_channels_ch2_address0;
output   out_channels_ch2_ce0;
output   out_channels_ch2_we0;
output  [7:0] out_channels_ch2_d0;
output  [21:0] out_channels_ch3_address0;
output   out_channels_ch3_ce0;
output   out_channels_ch3_we0;
output  [7:0] out_channels_ch3_d0;
output  [15:0] out_width;
output   out_width_ap_vld;
output  [15:0] out_height;
output   out_height_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_channels_ch1_read;
reg in_channels_ch2_read;
reg in_channels_ch3_read;
reg in_width_read;
reg in_height_read;
reg out_channels_ch1_ce0;
reg out_channels_ch1_we0;
reg out_channels_ch2_ce0;
reg out_channels_ch2_we0;
reg out_channels_ch3_ce0;
reg out_channels_ch3_we0;
reg out_width_ap_vld;
reg out_height_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_channels_ch1_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_flag00000000;
reg   [0:0] exitcond_flatten_reg_620;
reg    in_channels_ch2_blk_n;
reg    in_channels_ch3_blk_n;
reg    in_width_blk_n;
reg    in_height_blk_n;
reg   [31:0] indvar_flatten_reg_202;
reg   [15:0] x_reg_213;
reg   [15:0] y_reg_224;
reg   [15:0] width_reg_602;
reg    ap_block_state1;
reg   [15:0] height_reg_608;
wire   [31:0] bound_fu_568_p2;
reg   [31:0] bound_reg_615;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond_flatten_fu_241_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_flag00011001;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten_reg_620;
reg   [0:0] ap_reg_pp0_iter2_exitcond_flatten_reg_620;
reg   [0:0] ap_reg_pp0_iter3_exitcond_flatten_reg_620;
reg   [0:0] ap_reg_pp0_iter4_exitcond_flatten_reg_620;
reg   [0:0] ap_reg_pp0_iter5_exitcond_flatten_reg_620;
reg   [0:0] ap_reg_pp0_iter6_exitcond_flatten_reg_620;
wire   [31:0] indvar_flatten_next_fu_246_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [15:0] y_mid2_fu_263_p3;
reg   [15:0] y_mid2_reg_629;
wire   [15:0] tmp_mid2_v_fu_271_p3;
reg   [15:0] tmp_mid2_v_reg_635;
wire   [12:0] tmp_fu_279_p1;
reg   [12:0] tmp_reg_640;
wire   [14:0] tmp_1_fu_283_p1;
reg   [14:0] tmp_1_reg_645;
wire   [22:0] tmp_s_fu_310_p2;
reg   [22:0] tmp_s_reg_650;
reg   [22:0] ap_reg_pp0_iter2_tmp_s_reg_650;
reg   [22:0] ap_reg_pp0_iter3_tmp_s_reg_650;
reg   [22:0] ap_reg_pp0_iter4_tmp_s_reg_650;
reg   [22:0] ap_reg_pp0_iter5_tmp_s_reg_650;
reg   [22:0] ap_reg_pp0_iter6_tmp_s_reg_650;
reg   [7:0] Y_reg_655;
reg   [7:0] ap_reg_pp0_iter2_Y_reg_655;
reg   [7:0] ap_reg_pp0_iter3_Y_reg_655;
reg   [7:0] ap_reg_pp0_iter4_Y_reg_655;
reg   [7:0] U_reg_660;
reg   [7:0] ap_reg_pp0_iter2_U_reg_660;
reg   [7:0] ap_reg_pp0_iter3_U_reg_660;
wire   [7:0] E_fu_316_p2;
reg  signed [7:0] E_reg_665;
reg   [7:0] ap_reg_pp0_iter2_E_reg_665;
reg   [7:0] ap_reg_pp0_iter3_E_reg_665;
reg   [7:0] ap_reg_pp0_iter4_E_reg_665;
reg  signed [7:0] ap_reg_pp0_iter5_E_reg_665;
wire   [15:0] y_1_fu_322_p2;
wire   [7:0] D_fu_336_p2;
reg  signed [7:0] D_reg_681;
wire   [16:0] grp_fu_330_p2;
reg   [16:0] tmp_12_reg_688;
wire  signed [17:0] grp_fu_574_p4;
reg  signed [17:0] tmp_5_reg_693;
reg    ap_enable_reg_pp0_iter5;
(* use_dsp48 = "no" *) wire   [17:0] tmp_13_fu_353_p2;
reg   [17:0] tmp_13_reg_699;
reg   [1:0] tmp_14_reg_705;
wire   [17:0] tmp_17_fu_390_p2;
reg   [17:0] tmp_17_reg_710;
wire   [18:0] tmp_19_fu_400_p2;
reg   [18:0] tmp_19_reg_715;
reg   [2:0] tmp_20_reg_720;
wire  signed [17:0] grp_fu_594_p3;
reg  signed [17:0] tmp_6_reg_725;
reg    ap_enable_reg_pp0_iter6;
wire   [0:0] icmp_fu_428_p2;
reg   [0:0] icmp_reg_731;
wire   [7:0] G_fu_469_p3;
reg   [7:0] G_reg_737;
wire   [7:0] B_fu_517_p3;
reg   [7:0] B_reg_742;
reg    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg   [15:0] x_phi_fu_217_p4;
reg   [15:0] y_phi_fu_228_p4;
wire   [63:0] tmp_15_cast_fu_525_p1;
wire   [0:0] exitcond_fu_258_p2;
wire   [15:0] x_1_fu_252_p2;
wire   [22:0] p_shl3_cast_fu_294_p3;
wire   [22:0] p_shl2_cast_fu_287_p3;
wire   [22:0] tmp_7_fu_301_p2;
wire   [22:0] tmp_cast_fu_307_p1;
wire  signed [8:0] grp_fu_330_p0;
wire  signed [16:0] grp_fu_586_p3;
wire  signed [17:0] tmp1_cast_fu_350_p1;
wire   [16:0] p_shl_fu_368_p3;
wire   [9:0] p_shl1_fu_379_p3;
wire  signed [17:0] p_shl_cast_fu_375_p1;
wire  signed [17:0] p_shl1_cast_fu_386_p1;
wire  signed [18:0] tmp_20_cast_fu_344_p1;
wire  signed [18:0] tmp_35_cast_fu_396_p1;
wire   [1:0] tmp_8_fu_419_p4;
wire   [0:0] icmp1_fu_434_p2;
wire   [0:0] tmp_15_fu_439_p3;
wire   [0:0] tmp_16_fu_463_p2;
wire   [7:0] p_phitmp2_fu_455_p3;
wire   [7:0] phitmp2_fu_446_p4;
(* use_dsp48 = "no" *) wire   [17:0] tmp_18_fu_477_p2;
wire   [0:0] icmp2_fu_481_p2;
wire   [0:0] tmp_21_fu_486_p3;
wire   [0:0] tmp_22_fu_511_p2;
wire   [7:0] p_phitmp3_fu_503_p3;
wire   [7:0] phitmp3_fu_493_p4;
wire   [0:0] tmp_9_fu_531_p3;
wire   [0:0] tmp_10_fu_554_p2;
wire   [7:0] p_phitmp_fu_547_p3;
wire   [7:0] phitmp_fu_538_p4;
wire   [15:0] bound_fu_568_p0;
wire   [15:0] bound_fu_568_p1;
wire  signed [4:0] grp_fu_574_p0;
wire   [7:0] grp_fu_574_p1;
wire   [9:0] grp_fu_574_p2;
wire   [8:0] grp_fu_574_p3;
wire  signed [7:0] grp_fu_586_p0;
wire   [9:0] grp_fu_594_p0;
reg    grp_fu_330_ce;
wire    ap_CS_fsm_state12;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] bound_fu_568_p00;
wire   [31:0] bound_fu_568_p10;
wire   [8:0] grp_fu_574_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

yuv_filter_mul_9shbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 17 ))
yuv_filter_mul_9shbi_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_330_p0),
    .din1(E_reg_665),
    .ce(grp_fu_330_ce),
    .dout(grp_fu_330_p2)
);

yuv_filter_mul_mubkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yuv_filter_mul_mubkb_x_U41(
    .din0(bound_fu_568_p0),
    .din1(bound_fu_568_p1),
    .dout(bound_fu_568_p2)
);

yuv_filter_ama_adibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
yuv_filter_ama_adibs_U42(
    .din0(grp_fu_574_p0),
    .din1(grp_fu_574_p1),
    .din2(grp_fu_574_p2),
    .din3(grp_fu_574_p3),
    .dout(grp_fu_574_p4)
);

yuv_filter_mac_mujbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
yuv_filter_mac_mujbC_U43(
    .din0(grp_fu_586_p0),
    .din1(D_reg_681),
    .din2(tmp_12_reg_688),
    .dout(grp_fu_586_p3)
);

yuv_filter_mac_mukbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
yuv_filter_mac_mukbM_U44(
    .din0(grp_fu_594_p0),
    .din1(ap_reg_pp0_iter5_E_reg_665),
    .din2(tmp_5_reg_693),
    .dout(grp_fu_594_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state3 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_flatten_fu_241_p2))) begin
        indvar_flatten_reg_202 <= indvar_flatten_next_fu_246_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_reg_202 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten_reg_620 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        x_reg_213 <= tmp_mid2_v_reg_635;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_reg_213 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten_reg_620 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        y_reg_224 <= y_1_fu_322_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_reg_224 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter5_exitcond_flatten_reg_620))) begin
        B_reg_742 <= B_fu_517_p3;
        G_reg_737 <= G_fu_469_p3;
        icmp_reg_731 <= icmp_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_620))) begin
        D_reg_681 <= D_fu_336_p2;
        tmp_12_reg_688 <= grp_fu_330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_620 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        E_reg_665 <= E_fu_316_p2;
        U_reg_660 <= in_channels_ch2_dout;
        Y_reg_655 <= in_channels_ch1_dout;
        tmp_s_reg_650 <= tmp_s_fu_310_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond_flatten_reg_620 <= exitcond_flatten_reg_620;
        exitcond_flatten_reg_620 <= exitcond_flatten_fu_241_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp0_stage0_flag00011001 == 1'b0)) begin
        ap_reg_pp0_iter2_E_reg_665 <= E_reg_665;
        ap_reg_pp0_iter2_U_reg_660 <= U_reg_660;
        ap_reg_pp0_iter2_Y_reg_655 <= Y_reg_655;
        ap_reg_pp0_iter2_exitcond_flatten_reg_620 <= ap_reg_pp0_iter1_exitcond_flatten_reg_620;
        ap_reg_pp0_iter2_tmp_s_reg_650 <= tmp_s_reg_650;
        ap_reg_pp0_iter3_E_reg_665 <= ap_reg_pp0_iter2_E_reg_665;
        ap_reg_pp0_iter3_U_reg_660 <= ap_reg_pp0_iter2_U_reg_660;
        ap_reg_pp0_iter3_Y_reg_655 <= ap_reg_pp0_iter2_Y_reg_655;
        ap_reg_pp0_iter3_exitcond_flatten_reg_620 <= ap_reg_pp0_iter2_exitcond_flatten_reg_620;
        ap_reg_pp0_iter3_tmp_s_reg_650 <= ap_reg_pp0_iter2_tmp_s_reg_650;
        ap_reg_pp0_iter4_E_reg_665 <= ap_reg_pp0_iter3_E_reg_665;
        ap_reg_pp0_iter4_Y_reg_655 <= ap_reg_pp0_iter3_Y_reg_655;
        ap_reg_pp0_iter4_exitcond_flatten_reg_620 <= ap_reg_pp0_iter3_exitcond_flatten_reg_620;
        ap_reg_pp0_iter4_tmp_s_reg_650 <= ap_reg_pp0_iter3_tmp_s_reg_650;
        ap_reg_pp0_iter5_E_reg_665 <= ap_reg_pp0_iter4_E_reg_665;
        ap_reg_pp0_iter5_exitcond_flatten_reg_620 <= ap_reg_pp0_iter4_exitcond_flatten_reg_620;
        ap_reg_pp0_iter5_tmp_s_reg_650 <= ap_reg_pp0_iter4_tmp_s_reg_650;
        ap_reg_pp0_iter6_exitcond_flatten_reg_620 <= ap_reg_pp0_iter5_exitcond_flatten_reg_620;
        ap_reg_pp0_iter6_tmp_s_reg_650 <= ap_reg_pp0_iter5_tmp_s_reg_650;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound_reg_615 <= bound_fu_568_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == in_width_empty_n) | (1'b0 == in_height_empty_n)))) begin
        height_reg_608 <= in_height_dout;
        width_reg_602 <= in_width_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter4_exitcond_flatten_reg_620))) begin
        tmp_13_reg_699 <= tmp_13_fu_353_p2;
        tmp_14_reg_705 <= {{tmp_13_fu_353_p2[17:16]}};
        tmp_17_reg_710[17 : 2] <= tmp_17_fu_390_p2[17 : 2];
        tmp_19_reg_715 <= tmp_19_fu_400_p2;
        tmp_20_reg_720 <= {{tmp_19_fu_400_p2[18:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_flatten_fu_241_p2))) begin
        tmp_1_reg_645 <= tmp_1_fu_283_p1;
        tmp_reg_640 <= tmp_fu_279_p1;
        y_mid2_reg_629 <= y_mid2_fu_263_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_exitcond_flatten_reg_620))) begin
        tmp_5_reg_693 <= grp_fu_574_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_exitcond_flatten_reg_620))) begin
        tmp_6_reg_725 <= grp_fu_594_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_flatten_fu_241_p2))) begin
        tmp_mid2_v_reg_635 <= tmp_mid2_v_fu_271_p3;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_241_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_enable_reg_pp0_iter8))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        grp_fu_330_ce = 1'b1;
    end else begin
        grp_fu_330_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (exitcond_flatten_reg_620 == 1'd0))) begin
        in_channels_ch1_blk_n = in_channels_ch1_empty_n;
    end else begin
        in_channels_ch1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten_reg_620 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        in_channels_ch1_read = 1'b1;
    end else begin
        in_channels_ch1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (exitcond_flatten_reg_620 == 1'd0))) begin
        in_channels_ch2_blk_n = in_channels_ch2_empty_n;
    end else begin
        in_channels_ch2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten_reg_620 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        in_channels_ch2_read = 1'b1;
    end else begin
        in_channels_ch2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (exitcond_flatten_reg_620 == 1'd0))) begin
        in_channels_ch3_blk_n = in_channels_ch3_empty_n;
    end else begin
        in_channels_ch3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten_reg_620 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        in_channels_ch3_read = 1'b1;
    end else begin
        in_channels_ch3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        in_height_blk_n = in_height_empty_n;
    end else begin
        in_height_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == in_width_empty_n) | (1'b0 == in_height_empty_n)))) begin
        in_height_read = 1'b1;
    end else begin
        in_height_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        in_width_blk_n = in_width_empty_n;
    end else begin
        in_width_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == in_width_empty_n) | (1'b0 == in_height_empty_n)))) begin
        in_width_read = 1'b1;
    end else begin
        in_width_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter7)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter8)))) begin
        out_channels_ch1_ce0 = 1'b1;
    end else begin
        out_channels_ch1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter6_exitcond_flatten_reg_620) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        out_channels_ch1_we0 = 1'b1;
    end else begin
        out_channels_ch1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter7)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter8)))) begin
        out_channels_ch2_ce0 = 1'b1;
    end else begin
        out_channels_ch2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter6_exitcond_flatten_reg_620) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        out_channels_ch2_we0 = 1'b1;
    end else begin
        out_channels_ch2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter7)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter8)))) begin
        out_channels_ch3_ce0 = 1'b1;
    end else begin
        out_channels_ch3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp0_iter6_exitcond_flatten_reg_620) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        out_channels_ch3_we0 = 1'b1;
    end else begin
        out_channels_ch3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        out_height_ap_vld = 1'b1;
    end else begin
        out_height_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        out_width_ap_vld = 1'b1;
    end else begin
        out_width_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (exitcond_flatten_reg_620 == 1'd0))) begin
        x_phi_fu_217_p4 = tmp_mid2_v_reg_635;
    end else begin
        x_phi_fu_217_p4 = x_reg_213;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (exitcond_flatten_reg_620 == 1'd0))) begin
        y_phi_fu_228_p4 = y_1_fu_322_p2;
    end else begin
        y_phi_fu_228_p4 = y_reg_224;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == in_width_empty_n) | (1'b0 == in_height_empty_n)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter8) & (ap_enable_reg_pp0_iter7 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten_fu_241_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter8) & (ap_enable_reg_pp0_iter7 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten_fu_241_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_fu_517_p3 = ((tmp_22_fu_511_p2[0:0] === 1'b1) ? p_phitmp3_fu_503_p3 : phitmp3_fu_493_p4);

assign D_fu_336_p2 = (ap_reg_pp0_iter3_U_reg_660 ^ 8'd128);

assign E_fu_316_p2 = (in_channels_ch3_dout ^ 8'd128);

assign G_fu_469_p3 = ((tmp_16_fu_463_p2[0:0] === 1'b1) ? p_phitmp2_fu_455_p3 : phitmp2_fu_446_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_flag00011001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (((exitcond_flatten_reg_620 == 1'd0) & (1'b0 == in_channels_ch1_empty_n)) | ((exitcond_flatten_reg_620 == 1'd0) & (1'b0 == in_channels_ch2_empty_n)) | ((exitcond_flatten_reg_620 == 1'd0) & (1'b0 == in_channels_ch3_empty_n))));
end

always @ (*) begin
    ap_block_pp0_stage0_flag00011011 = ((1'b1 == ap_enable_reg_pp0_iter1) & (((exitcond_flatten_reg_620 == 1'd0) & (1'b0 == in_channels_ch1_empty_n)) | ((exitcond_flatten_reg_620 == 1'd0) & (1'b0 == in_channels_ch2_empty_n)) | ((exitcond_flatten_reg_620 == 1'd0) & (1'b0 == in_channels_ch3_empty_n))));
end

always @ (*) begin
    ap_block_state1 = ((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == in_width_empty_n) | (1'b0 == in_height_empty_n));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((exitcond_flatten_reg_620 == 1'd0) & (1'b0 == in_channels_ch1_empty_n)) | ((exitcond_flatten_reg_620 == 1'd0) & (1'b0 == in_channels_ch2_empty_n)) | ((exitcond_flatten_reg_620 == 1'd0) & (1'b0 == in_channels_ch3_empty_n)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bound_fu_568_p0 = bound_fu_568_p00;

assign bound_fu_568_p00 = height_reg_608;

assign bound_fu_568_p1 = bound_fu_568_p10;

assign bound_fu_568_p10 = width_reg_602;

assign exitcond_flatten_fu_241_p2 = ((indvar_flatten_reg_202 == bound_reg_615) ? 1'b1 : 1'b0);

assign exitcond_fu_258_p2 = ((y_phi_fu_228_p4 == height_reg_608) ? 1'b1 : 1'b0);

assign grp_fu_330_p0 = 17'd130864;

assign grp_fu_574_p0 = 9'd496;

assign grp_fu_574_p1 = grp_fu_574_p10;

assign grp_fu_574_p10 = ap_reg_pp0_iter4_Y_reg_655;

assign grp_fu_574_p2 = 18'd298;

assign grp_fu_574_p3 = 18'd128;

assign grp_fu_586_p0 = 16'd65436;

assign grp_fu_594_p0 = 18'd409;

assign icmp1_fu_434_p2 = ((tmp_14_reg_705 == 2'd1) ? 1'b1 : 1'b0);

assign icmp2_fu_481_p2 = (($signed(tmp_20_reg_720) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_fu_428_p2 = ((tmp_8_fu_419_p4 == 2'd1) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_246_p2 = (indvar_flatten_reg_202 + 32'd1);

assign out_channels_ch1_address0 = tmp_15_cast_fu_525_p1;

assign out_channels_ch1_d0 = ((tmp_10_fu_554_p2[0:0] === 1'b1) ? p_phitmp_fu_547_p3 : phitmp_fu_538_p4);

assign out_channels_ch2_address0 = tmp_15_cast_fu_525_p1;

assign out_channels_ch2_d0 = G_reg_737;

assign out_channels_ch3_address0 = tmp_15_cast_fu_525_p1;

assign out_channels_ch3_d0 = B_reg_742;

assign out_height = height_reg_608;

assign out_width = width_reg_602;

assign p_phitmp2_fu_455_p3 = ((icmp1_fu_434_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_phitmp3_fu_503_p3 = ((icmp2_fu_481_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_phitmp_fu_547_p3 = ((icmp_reg_731[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_shl1_cast_fu_386_p1 = $signed(p_shl1_fu_379_p3);

assign p_shl1_fu_379_p3 = {{D_reg_681}, {2'd0}};

assign p_shl2_cast_fu_287_p3 = {{tmp_reg_640}, {10'd0}};

assign p_shl3_cast_fu_294_p3 = {{tmp_1_reg_645}, {8'd0}};

assign p_shl_cast_fu_375_p1 = $signed(p_shl_fu_368_p3);

assign p_shl_fu_368_p3 = {{D_reg_681}, {9'd0}};

assign phitmp2_fu_446_p4 = {{tmp_13_reg_699[15:8]}};

assign phitmp3_fu_493_p4 = {{tmp_18_fu_477_p2[15:8]}};

assign phitmp_fu_538_p4 = {{tmp_6_reg_725[15:8]}};

assign tmp1_cast_fu_350_p1 = grp_fu_586_p3;

assign tmp_10_fu_554_p2 = (icmp_reg_731 | tmp_9_fu_531_p3);

assign tmp_13_fu_353_p2 = ($signed(tmp1_cast_fu_350_p1) + $signed(grp_fu_574_p4));

assign tmp_15_cast_fu_525_p1 = ap_reg_pp0_iter6_tmp_s_reg_650;

assign tmp_15_fu_439_p3 = tmp_13_reg_699[32'd17];

assign tmp_16_fu_463_p2 = (icmp1_fu_434_p2 | tmp_15_fu_439_p3);

assign tmp_17_fu_390_p2 = ($signed(p_shl_cast_fu_375_p1) + $signed(p_shl1_cast_fu_386_p1));

assign tmp_18_fu_477_p2 = ($signed(tmp_17_reg_710) + $signed(tmp_5_reg_693));

assign tmp_19_fu_400_p2 = ($signed(tmp_20_cast_fu_344_p1) + $signed(tmp_35_cast_fu_396_p1));

assign tmp_1_fu_283_p1 = tmp_mid2_v_fu_271_p3[14:0];

assign tmp_20_cast_fu_344_p1 = grp_fu_574_p4;

assign tmp_21_fu_486_p3 = tmp_19_reg_715[32'd18];

assign tmp_22_fu_511_p2 = (icmp2_fu_481_p2 | tmp_21_fu_486_p3);

assign tmp_35_cast_fu_396_p1 = $signed(tmp_17_fu_390_p2);

assign tmp_7_fu_301_p2 = (p_shl3_cast_fu_294_p3 + p_shl2_cast_fu_287_p3);

assign tmp_8_fu_419_p4 = {{grp_fu_594_p3[17:16]}};

assign tmp_9_fu_531_p3 = tmp_6_reg_725[32'd17];

assign tmp_cast_fu_307_p1 = y_mid2_reg_629;

assign tmp_fu_279_p1 = tmp_mid2_v_fu_271_p3[12:0];

assign tmp_mid2_v_fu_271_p3 = ((exitcond_fu_258_p2[0:0] === 1'b1) ? x_1_fu_252_p2 : x_phi_fu_217_p4);

assign tmp_s_fu_310_p2 = (tmp_7_fu_301_p2 + tmp_cast_fu_307_p1);

assign x_1_fu_252_p2 = (16'd1 + x_phi_fu_217_p4);

assign y_1_fu_322_p2 = (16'd1 + y_mid2_reg_629);

assign y_mid2_fu_263_p3 = ((exitcond_fu_258_p2[0:0] === 1'b1) ? 16'd0 : y_phi_fu_228_p4);

always @ (posedge ap_clk) begin
    tmp_17_reg_710[1:0] <= 2'b00;
end

endmodule //yuv2rgb
