TOPLEVEL = TLAIA
VERILOG_SOURCES += $(addprefix $(realpath ../../gen)/, $(shell cat ../../gen/filelist.f))
SIM_BUILD = ../sim_build
include ../Makefile.common
