
---------- Begin Simulation Statistics ----------
final_tick                                   46232000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120122                       # Simulator instruction rate (inst/s)
host_mem_usage                                 647864                       # Number of bytes of host memory used
host_op_rate                                   138462                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                              529910661                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10458                       # Number of instructions simulated
sim_ops                                         12076                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000046                       # Number of seconds simulated
sim_ticks                                    46232000                       # Number of ticks simulated
system.cpu.committedInsts                       10458                       # Number of instructions committed
system.cpu.committedOps                         12076                       # Number of ops (including micro ops) committed
system.cpu.cpi                               8.841461                       # CPI: cycles per instruction
system.cpu.discardedOps                          2173                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           71888                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.113103                       # IPC: instructions per cycle
system.cpu.numCycles                            92464                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    8273     68.51%     68.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                     58      0.48%     68.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.17%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.16% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1817     15.05%     84.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1907     15.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    12076                       # Class of committed instruction
system.cpu.tickCycles                           20576                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    14                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          2000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3681                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2433                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               650                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1758                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     737                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             41.922639                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     310                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             180                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 30                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              150                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         3671                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3671                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3690                       # number of overall hits
system.cpu.dcache.overall_hits::total            3690                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            249                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          259                       # number of overall misses
system.cpu.dcache.overall_misses::total           259                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     17654500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     17654500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     17654500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     17654500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3920                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3949                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063520                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063520                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.065586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065586                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70901.606426                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70901.606426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68164.092664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68164.092664                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           54                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          201                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          201                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14153500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14153500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.049745                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049745                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.050899                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050899                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70479.487179                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70479.487179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70415.422886                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70415.422886                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9212500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9212500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71972.656250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71972.656250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8751500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8751500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.058626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71733.606557                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71733.606557                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8442000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8442000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.065797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.065797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69768.595041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69768.595041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           73                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4992000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4992000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039695                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039695                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68383.561644                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68383.561644                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.344828                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.344828                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       410000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       410000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 68333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           26                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     46232000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           115.220152                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.616915                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            168000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   115.220152                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.112520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.112520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.195312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8203                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8203                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     46232000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     46232000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     46232000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               10713                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2637                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1540                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         3795                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3795                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3795                       # number of overall hits
system.cpu.icache.overall_hits::total            3795                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          470                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            470                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          470                       # number of overall misses
system.cpu.icache.overall_misses::total           470                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32772000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32772000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32772000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32772000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4265                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4265                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.110199                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.110199                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.110199                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.110199                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69727.659574                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69727.659574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69727.659574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69727.659574                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          115                       # number of writebacks
system.cpu.icache.writebacks::total               115                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          470                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          470                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32302000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32302000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32302000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.110199                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.110199                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.110199                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.110199                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68727.659574                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68727.659574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68727.659574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68727.659574                       # average overall mshr miss latency
system.cpu.icache.replacements                    115                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3795                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3795                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          470                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           470                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32772000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32772000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.110199                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.110199                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69727.659574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69727.659574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32302000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32302000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.110199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.110199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68727.659574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68727.659574                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     46232000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           202.864383                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4265                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.074468                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   202.864383                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.396219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.396219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9000                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9000                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     46232000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     46232000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     46232000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     46232000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                    10458                       # Number of Instructions committed
system.cpu.thread_0.numOps                      12076                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000026660500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1417                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 75                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         671                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        104                       # Number of write requests accepted
system.mem_ctrls.readBursts                       671                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      104                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   671                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  104                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     129.200000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.962061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    179.133191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     20.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   42944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    928.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    143.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      46162500                       # Total gap between requests
system.mem_ctrls.avgGap                      59564.52                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        12800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         5120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 632635404.049143433571                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 276864509.430697321892                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 110745803.772278934717                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          470                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          201                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          104                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     11675250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      5387750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    435157250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24840.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26804.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4184204.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        12864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          470                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    650631597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    278248832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        928880429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    650631597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    650631597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    650631597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    278248832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       928880429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  657                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  80                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           85                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           53                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 4744250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3285000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           17063000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7221.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25971.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 531                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 64                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          132                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   335.515152                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   211.429581                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   322.202736                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           38     28.79%     28.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           29     21.97%     50.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           25     18.94%     69.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           10      7.58%     77.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            4      3.03%     80.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            4      3.03%     83.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            6      4.55%     87.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.76%     88.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           15     11.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          132                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 42048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               5120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              909.499913                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              110.745804                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     46232000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          406980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1942080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        130500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     19234650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      1555680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      26544225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   574.152643                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      3759250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     41172750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          299805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2748900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        287100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     20631150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       379680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      28026735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   606.219393                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       850000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     44082000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     46232000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                598                       # Transaction distribution
system.membus.trans_dist::WritebackClean          115                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                73                       # Transaction distribution
system.membus.trans_dist::ReadExResp               73                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            470                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           128                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1055                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          403                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1458                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        37440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   50304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               671                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.047690                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.213269                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     639     95.23%     95.23% # Request fanout histogram
system.membus.snoop_fanout::1                      32      4.77%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 671                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     46232000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3048500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5270750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2242250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
