
TSAT_P_P_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f278  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  0800f338  0800f338  0001f338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f90c  0800f90c  000206d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f90c  0800f90c  0001f90c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f914  0800f914  000206d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800f914  0800f914  0001f914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f91c  0800f91c  0001f91c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d0  20000000  0800f920  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000788  200006d0  0800fff0  000206d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000e58  0800fff0  00020e58  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000206d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000206f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001704c  00000000  00000000  0002073b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003137  00000000  00000000  00037787  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001540  00000000  00000000  0003a8c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010ad  00000000  00000000  0003be00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c2fb  00000000  00000000  0003cead  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a3c4  00000000  00000000  000591a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000add87  00000000  00000000  0007356c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006834  00000000  00000000  001212f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00127b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d0 	.word	0x200006d0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800f31c 	.word	0x0800f31c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006d4 	.word	0x200006d4
 8000100:	0800f31c 	.word	0x0800f31c

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	0800f3dc 	.word	0x0800f3dc
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5b0      	push	{r4, r5, r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025ae:	f000 ff65 	bl	800347c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b2:	f000 f913 	bl	80027dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025b6:	f000 fb4f 	bl	8002c58 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80025ba:	f000 facb 	bl	8002b54 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80025be:	f000 fa7b 	bl	8002ab8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80025c2:	f000 fb15 	bl	8002bf0 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80025c6:	f000 f955 	bl	8002874 <MX_I2C1_Init>
  MX_TIM6_Init();
 80025ca:	f000 fa37 	bl	8002a3c <MX_TIM6_Init>
  MX_RTC_Init();
 80025ce:	f000 f991 	bl	80028f4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit ( &huart2 , (uint8_t*) hello , strlen (hello) , UART_TIMEOUT ) ;
 80025d2:	4b6d      	ldr	r3, [pc, #436]	; (8002788 <main+0x1e0>)
 80025d4:	681c      	ldr	r4, [r3, #0]
 80025d6:	4b6c      	ldr	r3, [pc, #432]	; (8002788 <main+0x1e0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	0018      	movs	r0, r3
 80025dc:	f7fd fd92 	bl	8000104 <strlen>
 80025e0:	0003      	movs	r3, r0
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	23fa      	movs	r3, #250	; 0xfa
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	4868      	ldr	r0, [pc, #416]	; (800278c <main+0x1e4>)
 80025ea:	0021      	movs	r1, r4
 80025ec:	f003 fb02 	bl	8005bf4 <HAL_UART_Transmit>
  __HAL_TIM_CLEAR_IT ( &htim6 , TIM_IT_UPDATE ) ;
 80025f0:	4b67      	ldr	r3, [pc, #412]	; (8002790 <main+0x1e8>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2202      	movs	r2, #2
 80025f6:	4252      	negs	r2, r2
 80025f8:	611a      	str	r2, [r3, #16]
  my_astro_off () ;
 80025fa:	f000 fbc7 	bl	8002d8c <my_astro_off>
  my_astro_off () ;
  */



  my_lx6_on () ;
 80025fe:	f000 fbd7 	bl	8002db0 <my_lx6_on>
  my_ldg_on () ;
 8002602:	f000 fbb7 	bl	8002d74 <my_ldg_on>
  fix_quality = 0 ;
 8002606:	4b63      	ldr	r3, [pc, #396]	; (8002794 <main+0x1ec>)
 8002608:	2200      	movs	r2, #0
 800260a:	701a      	strb	r2, [r3, #0]
  nmea_latitude[0] = 0 ;
 800260c:	4b62      	ldr	r3, [pc, #392]	; (8002798 <main+0x1f0>)
 800260e:	2200      	movs	r2, #0
 8002610:	701a      	strb	r2, [r3, #0]
  nmea_longitude[0] = 0 ;
 8002612:	4b62      	ldr	r3, [pc, #392]	; (800279c <main+0x1f4>)
 8002614:	2200      	movs	r2, #0
 8002616:	701a      	strb	r2, [r3, #0]
  received_nmea_rmc_flag = false ;
 8002618:	4b61      	ldr	r3, [pc, #388]	; (80027a0 <main+0x1f8>)
 800261a:	2200      	movs	r2, #0
 800261c:	701a      	strb	r2, [r3, #0]
  tim_seconds = 0 ;
 800261e:	4b61      	ldr	r3, [pc, #388]	; (80027a4 <main+0x1fc>)
 8002620:	2200      	movs	r2, #0
 8002622:	801a      	strh	r2, [r3, #0]
  HAL_TIM_Base_Start_IT ( &htim6 ) ;
 8002624:	4b5a      	ldr	r3, [pc, #360]	; (8002790 <main+0x1e8>)
 8002626:	0018      	movs	r0, r3
 8002628:	f002 ff6c 	bl	8005504 <HAL_TIM_Base_Start_IT>
  while ( tim_seconds < 120 ) // 1200 = 10 min.
 800262c:	e087      	b.n	800273e <main+0x196>
  {
	  HAL_UART_Receive ( HUART_Lx6 , &rxd_byte , 1 , UART_TIMEOUT ) ;
 800262e:	23fa      	movs	r3, #250	; 0xfa
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	495d      	ldr	r1, [pc, #372]	; (80027a8 <main+0x200>)
 8002634:	485d      	ldr	r0, [pc, #372]	; (80027ac <main+0x204>)
 8002636:	2201      	movs	r2, #1
 8002638:	f003 fb78 	bl	8005d2c <HAL_UART_Receive>
	  //HAL_UART_Receive ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Receive nmea from DBG "sim_nmea_uart" python script
	  HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
 800263c:	23fa      	movs	r3, #250	; 0xfa
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	4959      	ldr	r1, [pc, #356]	; (80027a8 <main+0x200>)
 8002642:	4852      	ldr	r0, [pc, #328]	; (800278c <main+0x1e4>)
 8002644:	2201      	movs	r2, #1
 8002646:	f003 fad5 	bl	8005bf4 <HAL_UART_Transmit>
	  if ( rxd_byte )
 800264a:	4b57      	ldr	r3, [pc, #348]	; (80027a8 <main+0x200>)
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d05b      	beq.n	800270a <main+0x162>
	  {
		  //HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
		  if ( my_nmea_message ( &rxd_byte , nmea_message , &i_nmea ) == 2 )
 8002652:	4a57      	ldr	r2, [pc, #348]	; (80027b0 <main+0x208>)
 8002654:	4957      	ldr	r1, [pc, #348]	; (80027b4 <main+0x20c>)
 8002656:	4b54      	ldr	r3, [pc, #336]	; (80027a8 <main+0x200>)
 8002658:	0018      	movs	r0, r3
 800265a:	f004 fa98 	bl	8006b8e <my_nmea_message>
 800265e:	0003      	movs	r3, r0
 8002660:	2b02      	cmp	r3, #2
 8002662:	d152      	bne.n	800270a <main+0x162>
		  {
			  if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 8002664:	4b53      	ldr	r3, [pc, #332]	; (80027b4 <main+0x20c>)
 8002666:	0018      	movs	r0, r3
 8002668:	f004 fb51 	bl	8006d0e <is_my_nmea_checksum_ok>
 800266c:	1e03      	subs	r3, r0, #0
 800266e:	d04c      	beq.n	800270a <main+0x162>
			  {
				  if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 8002670:	4b51      	ldr	r3, [pc, #324]	; (80027b8 <main+0x210>)
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	4b4f      	ldr	r3, [pc, #316]	; (80027b4 <main+0x20c>)
 8002676:	0011      	movs	r1, r2
 8002678:	0018      	movs	r0, r3
 800267a:	f006 f8fa 	bl	8008872 <strstr>
 800267e:	1e03      	subs	r3, r0, #0
 8002680:	d006      	beq.n	8002690 <main+0xe8>
				  {
					  set_my_rtc_from_nmea_rmc ( (char*) nmea_message ) ;
 8002682:	4b4c      	ldr	r3, [pc, #304]	; (80027b4 <main+0x20c>)
 8002684:	0018      	movs	r0, r3
 8002686:	f004 f9d5 	bl	8006a34 <set_my_rtc_from_nmea_rmc>
					  received_nmea_rmc_flag = true ;
 800268a:	4b45      	ldr	r3, [pc, #276]	; (80027a0 <main+0x1f8>)
 800268c:	2201      	movs	r2, #1
 800268e:	701a      	strb	r2, [r3, #0]
				  }
				  if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) )
 8002690:	4b4a      	ldr	r3, [pc, #296]	; (80027bc <main+0x214>)
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	4b47      	ldr	r3, [pc, #284]	; (80027b4 <main+0x20c>)
 8002696:	0011      	movs	r1, r2
 8002698:	0018      	movs	r0, r3
 800269a:	f006 f8ea 	bl	8008872 <strstr>
 800269e:	1e03      	subs	r3, r0, #0
 80026a0:	d024      	beq.n	80026ec <main+0x144>
				  {
					  nmea_fixed_mode_s = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 80026a2:	4b44      	ldr	r3, [pc, #272]	; (80027b4 <main+0x20c>)
 80026a4:	0018      	movs	r0, r3
 80026a6:	f004 fade 	bl	8006c66 <get_my_nmea_gngsa_fixed_mode_s>
 80026aa:	0003      	movs	r3, r0
 80026ac:	001a      	movs	r2, r3
 80026ae:	4b44      	ldr	r3, [pc, #272]	; (80027c0 <main+0x218>)
 80026b0:	701a      	strb	r2, [r3, #0]
					  nmea_fixed_pdop_d = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 80026b2:	4b40      	ldr	r3, [pc, #256]	; (80027b4 <main+0x20c>)
 80026b4:	0018      	movs	r0, r3
 80026b6:	f004 fae1 	bl	8006c7c <get_my_nmea_gngsa_pdop_d>
 80026ba:	0002      	movs	r2, r0
 80026bc:	000b      	movs	r3, r1
 80026be:	4941      	ldr	r1, [pc, #260]	; (80027c4 <main+0x21c>)
 80026c0:	600a      	str	r2, [r1, #0]
 80026c2:	604b      	str	r3, [r1, #4]
					  if ( nmea_fixed_mode_s == NMEA_3D_FIX )
 80026c4:	4b3e      	ldr	r3, [pc, #248]	; (80027c0 <main+0x218>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	2b33      	cmp	r3, #51	; 0x33
 80026ca:	d10f      	bne.n	80026ec <main+0x144>
					  {
						  if ( nmea_fixed_pdop_d <= NMEA_PDOP_MIN_THS_D )
 80026cc:	4b3d      	ldr	r3, [pc, #244]	; (80027c4 <main+0x21c>)
 80026ce:	6818      	ldr	r0, [r3, #0]
 80026d0:	6859      	ldr	r1, [r3, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	4b3c      	ldr	r3, [pc, #240]	; (80027c8 <main+0x220>)
 80026d6:	f7fd fec7 	bl	8000468 <__aeabi_dcmple>
 80026da:	1e03      	subs	r3, r0, #0
 80026dc:	d003      	beq.n	80026e6 <main+0x13e>
						  {
							  fix_quality = 2 ;
 80026de:	4b2d      	ldr	r3, [pc, #180]	; (8002794 <main+0x1ec>)
 80026e0:	2202      	movs	r2, #2
 80026e2:	701a      	strb	r2, [r3, #0]
 80026e4:	e002      	b.n	80026ec <main+0x144>
						  }
						  else
						  {
							  fix_quality = 1 ;
 80026e6:	4b2b      	ldr	r3, [pc, #172]	; (8002794 <main+0x1ec>)
 80026e8:	2201      	movs	r2, #1
 80026ea:	701a      	strb	r2, [r3, #0]
						  }

					  }
				  }
				  if ( strstr ( (char*) nmea_message , nmea_gngll_label ) )
 80026ec:	4b37      	ldr	r3, [pc, #220]	; (80027cc <main+0x224>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	4b30      	ldr	r3, [pc, #192]	; (80027b4 <main+0x20c>)
 80026f2:	0011      	movs	r1, r2
 80026f4:	0018      	movs	r0, r3
 80026f6:	f006 f8bc 	bl	8008872 <strstr>
 80026fa:	1e03      	subs	r3, r0, #0
 80026fc:	d005      	beq.n	800270a <main+0x162>
				  {
					  get_my_nmea_gngll_coordinates_s ( (char*) nmea_message , nmea_latitude , nmea_longitude ) ;
 80026fe:	4a27      	ldr	r2, [pc, #156]	; (800279c <main+0x1f4>)
 8002700:	4925      	ldr	r1, [pc, #148]	; (8002798 <main+0x1f0>)
 8002702:	4b2c      	ldr	r3, [pc, #176]	; (80027b4 <main+0x20c>)
 8002704:	0018      	movs	r0, r3
 8002706:	f004 fbbd 	bl	8006e84 <get_my_nmea_gngll_coordinates_s>
				  }
			  }
		  }
	  }
	  rxd_byte = 0 ;
 800270a:	4b27      	ldr	r3, [pc, #156]	; (80027a8 <main+0x200>)
 800270c:	2200      	movs	r2, #0
 800270e:	701a      	strb	r2, [r3, #0]
	  if ( tim_seconds > 10 && !received_nmea_rmc_flag )
 8002710:	4b24      	ldr	r3, [pc, #144]	; (80027a4 <main+0x1fc>)
 8002712:	881b      	ldrh	r3, [r3, #0]
 8002714:	2b0a      	cmp	r3, #10
 8002716:	d906      	bls.n	8002726 <main+0x17e>
 8002718:	4b21      	ldr	r3, [pc, #132]	; (80027a0 <main+0x1f8>)
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	2201      	movs	r2, #1
 800271e:	4053      	eors	r3, r2
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d111      	bne.n	800274a <main+0x1a2>
	  {
		  break ;
	  }
	  if ( fix_quality >= 2 && received_nmea_rmc_flag && nmea_latitude[0] != 0 )
 8002726:	4b1b      	ldr	r3, [pc, #108]	; (8002794 <main+0x1ec>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d907      	bls.n	800273e <main+0x196>
 800272e:	4b1c      	ldr	r3, [pc, #112]	; (80027a0 <main+0x1f8>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d003      	beq.n	800273e <main+0x196>
 8002736:	4b18      	ldr	r3, [pc, #96]	; (8002798 <main+0x1f0>)
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d107      	bne.n	800274e <main+0x1a6>
  while ( tim_seconds < 120 ) // 1200 = 10 min.
 800273e:	4b19      	ldr	r3, [pc, #100]	; (80027a4 <main+0x1fc>)
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	2b77      	cmp	r3, #119	; 0x77
 8002744:	d800      	bhi.n	8002748 <main+0x1a0>
 8002746:	e772      	b.n	800262e <main+0x86>
 8002748:	e002      	b.n	8002750 <main+0x1a8>
		  break ;
 800274a:	46c0      	nop			; (mov r8, r8)
 800274c:	e000      	b.n	8002750 <main+0x1a8>
	  {
		  break ;
 800274e:	46c0      	nop			; (mov r8, r8)
	  }
  }
  HAL_TIM_Base_Stop_IT ( &htim6 ) ;
 8002750:	4b0f      	ldr	r3, [pc, #60]	; (8002790 <main+0x1e8>)
 8002752:	0018      	movs	r0, r3
 8002754:	f002 ff32 	bl	80055bc <HAL_TIM_Base_Stop_IT>

  if ( fix_quality >= 1 )
 8002758:	4b0e      	ldr	r3, [pc, #56]	; (8002794 <main+0x1ec>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d012      	beq.n	8002786 <main+0x1de>
  {
	  sprintf ( payload , "%.1f,%s,%s,%d,%lu" , nmea_fixed_pdop_d , nmea_latitude , nmea_longitude , tim_seconds , agg_tim_seconds ) ;
 8002760:	4b18      	ldr	r3, [pc, #96]	; (80027c4 <main+0x21c>)
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	490f      	ldr	r1, [pc, #60]	; (80027a4 <main+0x1fc>)
 8002768:	8809      	ldrh	r1, [r1, #0]
 800276a:	000d      	movs	r5, r1
 800276c:	4918      	ldr	r1, [pc, #96]	; (80027d0 <main+0x228>)
 800276e:	6809      	ldr	r1, [r1, #0]
 8002770:	4c18      	ldr	r4, [pc, #96]	; (80027d4 <main+0x22c>)
 8002772:	4819      	ldr	r0, [pc, #100]	; (80027d8 <main+0x230>)
 8002774:	9103      	str	r1, [sp, #12]
 8002776:	9502      	str	r5, [sp, #8]
 8002778:	4908      	ldr	r1, [pc, #32]	; (800279c <main+0x1f4>)
 800277a:	9101      	str	r1, [sp, #4]
 800277c:	4906      	ldr	r1, [pc, #24]	; (8002798 <main+0x1f0>)
 800277e:	9100      	str	r1, [sp, #0]
 8002780:	0021      	movs	r1, r4
 8002782:	f005 ffb3 	bl	80086ec <sprintf>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002786:	e7fe      	b.n	8002786 <main+0x1de>
 8002788:	20000000 	.word	0x20000000
 800278c:	2000084c 	.word	0x2000084c
 8002790:	2000076c 	.word	0x2000076c
 8002794:	20000a8c 	.word	0x20000a8c
 8002798:	20000a74 	.word	0x20000a74
 800279c:	20000a80 	.word	0x20000a80
 80027a0:	20000b40 	.word	0x20000b40
 80027a4:	20000a98 	.word	0x20000a98
 80027a8:	20000974 	.word	0x20000974
 80027ac:	200008e0 	.word	0x200008e0
 80027b0:	20000a72 	.word	0x20000a72
 80027b4:	20000978 	.word	0x20000978
 80027b8:	2000000c 	.word	0x2000000c
 80027bc:	20000004 	.word	0x20000004
 80027c0:	20000a8d 	.word	0x20000a8d
 80027c4:	20000a90 	.word	0x20000a90
 80027c8:	40140000 	.word	0x40140000
 80027cc:	20000008 	.word	0x20000008
 80027d0:	20000a9c 	.word	0x20000a9c
 80027d4:	0800f360 	.word	0x0800f360
 80027d8:	20000aa0 	.word	0x20000aa0

080027dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027dc:	b590      	push	{r4, r7, lr}
 80027de:	b093      	sub	sp, #76	; 0x4c
 80027e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027e2:	2410      	movs	r4, #16
 80027e4:	193b      	adds	r3, r7, r4
 80027e6:	0018      	movs	r0, r3
 80027e8:	2338      	movs	r3, #56	; 0x38
 80027ea:	001a      	movs	r2, r3
 80027ec:	2100      	movs	r1, #0
 80027ee:	f006 f813 	bl	8008818 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027f2:	003b      	movs	r3, r7
 80027f4:	0018      	movs	r0, r3
 80027f6:	2310      	movs	r3, #16
 80027f8:	001a      	movs	r2, r3
 80027fa:	2100      	movs	r1, #0
 80027fc:	f006 f80c 	bl	8008818 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002800:	2380      	movs	r3, #128	; 0x80
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	0018      	movs	r0, r3
 8002806:	f001 fb1d 	bl	8003e44 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800280a:	193b      	adds	r3, r7, r4
 800280c:	220a      	movs	r2, #10
 800280e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002810:	193b      	adds	r3, r7, r4
 8002812:	2280      	movs	r2, #128	; 0x80
 8002814:	0052      	lsls	r2, r2, #1
 8002816:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002818:	0021      	movs	r1, r4
 800281a:	187b      	adds	r3, r7, r1
 800281c:	2200      	movs	r2, #0
 800281e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002820:	187b      	adds	r3, r7, r1
 8002822:	2240      	movs	r2, #64	; 0x40
 8002824:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002826:	187b      	adds	r3, r7, r1
 8002828:	2201      	movs	r2, #1
 800282a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800282c:	187b      	adds	r3, r7, r1
 800282e:	2200      	movs	r2, #0
 8002830:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002832:	187b      	adds	r3, r7, r1
 8002834:	0018      	movs	r0, r3
 8002836:	f001 fb51 	bl	8003edc <HAL_RCC_OscConfig>
 800283a:	1e03      	subs	r3, r0, #0
 800283c:	d001      	beq.n	8002842 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800283e:	f000 fae7 	bl	8002e10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002842:	003b      	movs	r3, r7
 8002844:	2207      	movs	r2, #7
 8002846:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002848:	003b      	movs	r3, r7
 800284a:	2200      	movs	r2, #0
 800284c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800284e:	003b      	movs	r3, r7
 8002850:	2200      	movs	r2, #0
 8002852:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002854:	003b      	movs	r3, r7
 8002856:	2200      	movs	r2, #0
 8002858:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800285a:	003b      	movs	r3, r7
 800285c:	2100      	movs	r1, #0
 800285e:	0018      	movs	r0, r3
 8002860:	f001 fe56 	bl	8004510 <HAL_RCC_ClockConfig>
 8002864:	1e03      	subs	r3, r0, #0
 8002866:	d001      	beq.n	800286c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002868:	f000 fad2 	bl	8002e10 <Error_Handler>
  }
}
 800286c:	46c0      	nop			; (mov r8, r8)
 800286e:	46bd      	mov	sp, r7
 8002870:	b013      	add	sp, #76	; 0x4c
 8002872:	bd90      	pop	{r4, r7, pc}

08002874 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002878:	4b1b      	ldr	r3, [pc, #108]	; (80028e8 <MX_I2C1_Init+0x74>)
 800287a:	4a1c      	ldr	r2, [pc, #112]	; (80028ec <MX_I2C1_Init+0x78>)
 800287c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 800287e:	4b1a      	ldr	r3, [pc, #104]	; (80028e8 <MX_I2C1_Init+0x74>)
 8002880:	4a1b      	ldr	r2, [pc, #108]	; (80028f0 <MX_I2C1_Init+0x7c>)
 8002882:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002884:	4b18      	ldr	r3, [pc, #96]	; (80028e8 <MX_I2C1_Init+0x74>)
 8002886:	2200      	movs	r2, #0
 8002888:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800288a:	4b17      	ldr	r3, [pc, #92]	; (80028e8 <MX_I2C1_Init+0x74>)
 800288c:	2201      	movs	r2, #1
 800288e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002890:	4b15      	ldr	r3, [pc, #84]	; (80028e8 <MX_I2C1_Init+0x74>)
 8002892:	2200      	movs	r2, #0
 8002894:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002896:	4b14      	ldr	r3, [pc, #80]	; (80028e8 <MX_I2C1_Init+0x74>)
 8002898:	2200      	movs	r2, #0
 800289a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800289c:	4b12      	ldr	r3, [pc, #72]	; (80028e8 <MX_I2C1_Init+0x74>)
 800289e:	2200      	movs	r2, #0
 80028a0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028a2:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <MX_I2C1_Init+0x74>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028a8:	4b0f      	ldr	r3, [pc, #60]	; (80028e8 <MX_I2C1_Init+0x74>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80028ae:	4b0e      	ldr	r3, [pc, #56]	; (80028e8 <MX_I2C1_Init+0x74>)
 80028b0:	0018      	movs	r0, r3
 80028b2:	f001 f999 	bl	8003be8 <HAL_I2C_Init>
 80028b6:	1e03      	subs	r3, r0, #0
 80028b8:	d001      	beq.n	80028be <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80028ba:	f000 faa9 	bl	8002e10 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80028be:	4b0a      	ldr	r3, [pc, #40]	; (80028e8 <MX_I2C1_Init+0x74>)
 80028c0:	2100      	movs	r1, #0
 80028c2:	0018      	movs	r0, r3
 80028c4:	f001 fa26 	bl	8003d14 <HAL_I2CEx_ConfigAnalogFilter>
 80028c8:	1e03      	subs	r3, r0, #0
 80028ca:	d001      	beq.n	80028d0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80028cc:	f000 faa0 	bl	8002e10 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80028d0:	4b05      	ldr	r3, [pc, #20]	; (80028e8 <MX_I2C1_Init+0x74>)
 80028d2:	2100      	movs	r1, #0
 80028d4:	0018      	movs	r0, r3
 80028d6:	f001 fa69 	bl	8003dac <HAL_I2CEx_ConfigDigitalFilter>
 80028da:	1e03      	subs	r3, r0, #0
 80028dc:	d001      	beq.n	80028e2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80028de:	f000 fa97 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80028e2:	46c0      	nop			; (mov r8, r8)
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	200006ec 	.word	0x200006ec
 80028ec:	40005400 	.word	0x40005400
 80028f0:	00303d5b 	.word	0x00303d5b

080028f4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b090      	sub	sp, #64	; 0x40
 80028f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80028fa:	232c      	movs	r3, #44	; 0x2c
 80028fc:	18fb      	adds	r3, r7, r3
 80028fe:	0018      	movs	r0, r3
 8002900:	2314      	movs	r3, #20
 8002902:	001a      	movs	r2, r3
 8002904:	2100      	movs	r1, #0
 8002906:	f005 ff87 	bl	8008818 <memset>
  RTC_DateTypeDef sDate = {0};
 800290a:	2328      	movs	r3, #40	; 0x28
 800290c:	18fb      	adds	r3, r7, r3
 800290e:	2200      	movs	r2, #0
 8002910:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002912:	003b      	movs	r3, r7
 8002914:	0018      	movs	r0, r3
 8002916:	2328      	movs	r3, #40	; 0x28
 8002918:	001a      	movs	r2, r3
 800291a:	2100      	movs	r1, #0
 800291c:	f005 ff7c 	bl	8008818 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002920:	4b44      	ldr	r3, [pc, #272]	; (8002a34 <MX_RTC_Init+0x140>)
 8002922:	4a45      	ldr	r2, [pc, #276]	; (8002a38 <MX_RTC_Init+0x144>)
 8002924:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002926:	4b43      	ldr	r3, [pc, #268]	; (8002a34 <MX_RTC_Init+0x140>)
 8002928:	2200      	movs	r2, #0
 800292a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800292c:	4b41      	ldr	r3, [pc, #260]	; (8002a34 <MX_RTC_Init+0x140>)
 800292e:	227f      	movs	r2, #127	; 0x7f
 8002930:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002932:	4b40      	ldr	r3, [pc, #256]	; (8002a34 <MX_RTC_Init+0x140>)
 8002934:	22ff      	movs	r2, #255	; 0xff
 8002936:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002938:	4b3e      	ldr	r3, [pc, #248]	; (8002a34 <MX_RTC_Init+0x140>)
 800293a:	2200      	movs	r2, #0
 800293c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800293e:	4b3d      	ldr	r3, [pc, #244]	; (8002a34 <MX_RTC_Init+0x140>)
 8002940:	2200      	movs	r2, #0
 8002942:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002944:	4b3b      	ldr	r3, [pc, #236]	; (8002a34 <MX_RTC_Init+0x140>)
 8002946:	2200      	movs	r2, #0
 8002948:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800294a:	4b3a      	ldr	r3, [pc, #232]	; (8002a34 <MX_RTC_Init+0x140>)
 800294c:	2280      	movs	r2, #128	; 0x80
 800294e:	05d2      	lsls	r2, r2, #23
 8002950:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002952:	4b38      	ldr	r3, [pc, #224]	; (8002a34 <MX_RTC_Init+0x140>)
 8002954:	2200      	movs	r2, #0
 8002956:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002958:	4b36      	ldr	r3, [pc, #216]	; (8002a34 <MX_RTC_Init+0x140>)
 800295a:	0018      	movs	r0, r3
 800295c:	f002 f93a 	bl	8004bd4 <HAL_RTC_Init>
 8002960:	1e03      	subs	r3, r0, #0
 8002962:	d001      	beq.n	8002968 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002964:	f000 fa54 	bl	8002e10 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002968:	212c      	movs	r1, #44	; 0x2c
 800296a:	187b      	adds	r3, r7, r1
 800296c:	2200      	movs	r2, #0
 800296e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002970:	187b      	adds	r3, r7, r1
 8002972:	2200      	movs	r2, #0
 8002974:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002976:	187b      	adds	r3, r7, r1
 8002978:	2200      	movs	r2, #0
 800297a:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 800297c:	187b      	adds	r3, r7, r1
 800297e:	2200      	movs	r2, #0
 8002980:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002982:	187b      	adds	r3, r7, r1
 8002984:	2200      	movs	r2, #0
 8002986:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002988:	187b      	adds	r3, r7, r1
 800298a:	2200      	movs	r2, #0
 800298c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800298e:	1879      	adds	r1, r7, r1
 8002990:	4b28      	ldr	r3, [pc, #160]	; (8002a34 <MX_RTC_Init+0x140>)
 8002992:	2201      	movs	r2, #1
 8002994:	0018      	movs	r0, r3
 8002996:	f002 f9bf 	bl	8004d18 <HAL_RTC_SetTime>
 800299a:	1e03      	subs	r3, r0, #0
 800299c:	d001      	beq.n	80029a2 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 800299e:	f000 fa37 	bl	8002e10 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80029a2:	2128      	movs	r1, #40	; 0x28
 80029a4:	187b      	adds	r3, r7, r1
 80029a6:	2201      	movs	r2, #1
 80029a8:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80029aa:	187b      	adds	r3, r7, r1
 80029ac:	2201      	movs	r2, #1
 80029ae:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80029b0:	187b      	adds	r3, r7, r1
 80029b2:	2201      	movs	r2, #1
 80029b4:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x24;
 80029b6:	187b      	adds	r3, r7, r1
 80029b8:	2224      	movs	r2, #36	; 0x24
 80029ba:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80029bc:	1879      	adds	r1, r7, r1
 80029be:	4b1d      	ldr	r3, [pc, #116]	; (8002a34 <MX_RTC_Init+0x140>)
 80029c0:	2201      	movs	r2, #1
 80029c2:	0018      	movs	r0, r3
 80029c4:	f002 fa50 	bl	8004e68 <HAL_RTC_SetDate>
 80029c8:	1e03      	subs	r3, r0, #0
 80029ca:	d001      	beq.n	80029d0 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 80029cc:	f000 fa20 	bl	8002e10 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80029d0:	003b      	movs	r3, r7
 80029d2:	2200      	movs	r2, #0
 80029d4:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80029d6:	003b      	movs	r3, r7
 80029d8:	2200      	movs	r2, #0
 80029da:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80029dc:	003b      	movs	r3, r7
 80029de:	2200      	movs	r2, #0
 80029e0:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80029e2:	003b      	movs	r3, r7
 80029e4:	2200      	movs	r2, #0
 80029e6:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80029e8:	003b      	movs	r3, r7
 80029ea:	2200      	movs	r2, #0
 80029ec:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80029ee:	003b      	movs	r3, r7
 80029f0:	2200      	movs	r2, #0
 80029f2:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80029f4:	003b      	movs	r3, r7
 80029f6:	2200      	movs	r2, #0
 80029f8:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80029fa:	003b      	movs	r3, r7
 80029fc:	2200      	movs	r2, #0
 80029fe:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002a00:	003b      	movs	r3, r7
 8002a02:	2200      	movs	r2, #0
 8002a04:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002a06:	003b      	movs	r3, r7
 8002a08:	2220      	movs	r2, #32
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002a0e:	003b      	movs	r3, r7
 8002a10:	2280      	movs	r2, #128	; 0x80
 8002a12:	0052      	lsls	r2, r2, #1
 8002a14:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002a16:	0039      	movs	r1, r7
 8002a18:	4b06      	ldr	r3, [pc, #24]	; (8002a34 <MX_RTC_Init+0x140>)
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f002 fab5 	bl	8004f8c <HAL_RTC_SetAlarm>
 8002a22:	1e03      	subs	r3, r0, #0
 8002a24:	d001      	beq.n	8002a2a <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002a26:	f000 f9f3 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002a2a:	46c0      	nop			; (mov r8, r8)
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	b010      	add	sp, #64	; 0x40
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	46c0      	nop			; (mov r8, r8)
 8002a34:	20000740 	.word	0x20000740
 8002a38:	40002800 	.word	0x40002800

08002a3c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a42:	1d3b      	adds	r3, r7, #4
 8002a44:	0018      	movs	r0, r3
 8002a46:	230c      	movs	r3, #12
 8002a48:	001a      	movs	r2, r3
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	f005 fee4 	bl	8008818 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002a50:	4b15      	ldr	r3, [pc, #84]	; (8002aa8 <MX_TIM6_Init+0x6c>)
 8002a52:	4a16      	ldr	r2, [pc, #88]	; (8002aac <MX_TIM6_Init+0x70>)
 8002a54:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002a56:	4b14      	ldr	r3, [pc, #80]	; (8002aa8 <MX_TIM6_Init+0x6c>)
 8002a58:	4a15      	ldr	r2, [pc, #84]	; (8002ab0 <MX_TIM6_Init+0x74>)
 8002a5a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a5c:	4b12      	ldr	r3, [pc, #72]	; (8002aa8 <MX_TIM6_Init+0x6c>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002a62:	4b11      	ldr	r3, [pc, #68]	; (8002aa8 <MX_TIM6_Init+0x6c>)
 8002a64:	4a13      	ldr	r2, [pc, #76]	; (8002ab4 <MX_TIM6_Init+0x78>)
 8002a66:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a68:	4b0f      	ldr	r3, [pc, #60]	; (8002aa8 <MX_TIM6_Init+0x6c>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002a6e:	4b0e      	ldr	r3, [pc, #56]	; (8002aa8 <MX_TIM6_Init+0x6c>)
 8002a70:	0018      	movs	r0, r3
 8002a72:	f002 fcef 	bl	8005454 <HAL_TIM_Base_Init>
 8002a76:	1e03      	subs	r3, r0, #0
 8002a78:	d001      	beq.n	8002a7e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002a7a:	f000 f9c9 	bl	8002e10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a7e:	1d3b      	adds	r3, r7, #4
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a84:	1d3b      	adds	r3, r7, #4
 8002a86:	2200      	movs	r2, #0
 8002a88:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002a8a:	1d3a      	adds	r2, r7, #4
 8002a8c:	4b06      	ldr	r3, [pc, #24]	; (8002aa8 <MX_TIM6_Init+0x6c>)
 8002a8e:	0011      	movs	r1, r2
 8002a90:	0018      	movs	r0, r3
 8002a92:	f002 ff93 	bl	80059bc <HAL_TIMEx_MasterConfigSynchronization>
 8002a96:	1e03      	subs	r3, r0, #0
 8002a98:	d001      	beq.n	8002a9e <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002a9a:	f000 f9b9 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002a9e:	46c0      	nop			; (mov r8, r8)
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	b004      	add	sp, #16
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	2000076c 	.word	0x2000076c
 8002aac:	40001000 	.word	0x40001000
 8002ab0:	00003e7f 	.word	0x00003e7f
 8002ab4:	000003e7 	.word	0x000003e7

08002ab8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002abc:	4b23      	ldr	r3, [pc, #140]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002abe:	4a24      	ldr	r2, [pc, #144]	; (8002b50 <MX_USART1_UART_Init+0x98>)
 8002ac0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002ac2:	4b22      	ldr	r3, [pc, #136]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002ac4:	2296      	movs	r2, #150	; 0x96
 8002ac6:	0192      	lsls	r2, r2, #6
 8002ac8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002aca:	4b20      	ldr	r3, [pc, #128]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ad0:	4b1e      	ldr	r3, [pc, #120]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ad6:	4b1d      	ldr	r3, [pc, #116]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002adc:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002ade:	220c      	movs	r2, #12
 8002ae0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ae2:	4b1a      	ldr	r3, [pc, #104]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ae8:	4b18      	ldr	r3, [pc, #96]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002aee:	4b17      	ldr	r3, [pc, #92]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002af4:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002afa:	4b14      	ldr	r3, [pc, #80]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b00:	4b12      	ldr	r3, [pc, #72]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002b02:	0018      	movs	r0, r3
 8002b04:	f002 ffe0 	bl	8005ac8 <HAL_UART_Init>
 8002b08:	1e03      	subs	r3, r0, #0
 8002b0a:	d001      	beq.n	8002b10 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002b0c:	f000 f980 	bl	8002e10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b10:	4b0e      	ldr	r3, [pc, #56]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002b12:	2100      	movs	r1, #0
 8002b14:	0018      	movs	r0, r3
 8002b16:	f003 fead 	bl	8006874 <HAL_UARTEx_SetTxFifoThreshold>
 8002b1a:	1e03      	subs	r3, r0, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002b1e:	f000 f977 	bl	8002e10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b22:	4b0a      	ldr	r3, [pc, #40]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002b24:	2100      	movs	r1, #0
 8002b26:	0018      	movs	r0, r3
 8002b28:	f003 fee4 	bl	80068f4 <HAL_UARTEx_SetRxFifoThreshold>
 8002b2c:	1e03      	subs	r3, r0, #0
 8002b2e:	d001      	beq.n	8002b34 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002b30:	f000 f96e 	bl	8002e10 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002b34:	4b05      	ldr	r3, [pc, #20]	; (8002b4c <MX_USART1_UART_Init+0x94>)
 8002b36:	0018      	movs	r0, r3
 8002b38:	f003 fe62 	bl	8006800 <HAL_UARTEx_DisableFifoMode>
 8002b3c:	1e03      	subs	r3, r0, #0
 8002b3e:	d001      	beq.n	8002b44 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002b40:	f000 f966 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b44:	46c0      	nop			; (mov r8, r8)
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	46c0      	nop			; (mov r8, r8)
 8002b4c:	200007b8 	.word	0x200007b8
 8002b50:	40013800 	.word	0x40013800

08002b54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b58:	4b23      	ldr	r3, [pc, #140]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b5a:	4a24      	ldr	r2, [pc, #144]	; (8002bec <MX_USART2_UART_Init+0x98>)
 8002b5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b5e:	4b22      	ldr	r3, [pc, #136]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b60:	22e1      	movs	r2, #225	; 0xe1
 8002b62:	0252      	lsls	r2, r2, #9
 8002b64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b66:	4b20      	ldr	r3, [pc, #128]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b6c:	4b1e      	ldr	r3, [pc, #120]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b72:	4b1d      	ldr	r3, [pc, #116]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b78:	4b1b      	ldr	r3, [pc, #108]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b7a:	220c      	movs	r2, #12
 8002b7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b7e:	4b1a      	ldr	r3, [pc, #104]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b84:	4b18      	ldr	r3, [pc, #96]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b8a:	4b17      	ldr	r3, [pc, #92]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b90:	4b15      	ldr	r3, [pc, #84]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b96:	4b14      	ldr	r3, [pc, #80]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b9c:	4b12      	ldr	r3, [pc, #72]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	f002 ff92 	bl	8005ac8 <HAL_UART_Init>
 8002ba4:	1e03      	subs	r3, r0, #0
 8002ba6:	d001      	beq.n	8002bac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002ba8:	f000 f932 	bl	8002e10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002bac:	4b0e      	ldr	r3, [pc, #56]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002bae:	2100      	movs	r1, #0
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	f003 fe5f 	bl	8006874 <HAL_UARTEx_SetTxFifoThreshold>
 8002bb6:	1e03      	subs	r3, r0, #0
 8002bb8:	d001      	beq.n	8002bbe <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002bba:	f000 f929 	bl	8002e10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002bbe:	4b0a      	ldr	r3, [pc, #40]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	f003 fe96 	bl	80068f4 <HAL_UARTEx_SetRxFifoThreshold>
 8002bc8:	1e03      	subs	r3, r0, #0
 8002bca:	d001      	beq.n	8002bd0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002bcc:	f000 f920 	bl	8002e10 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002bd0:	4b05      	ldr	r3, [pc, #20]	; (8002be8 <MX_USART2_UART_Init+0x94>)
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	f003 fe14 	bl	8006800 <HAL_UARTEx_DisableFifoMode>
 8002bd8:	1e03      	subs	r3, r0, #0
 8002bda:	d001      	beq.n	8002be0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002bdc:	f000 f918 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002be0:	46c0      	nop			; (mov r8, r8)
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	2000084c 	.word	0x2000084c
 8002bec:	40004400 	.word	0x40004400

08002bf0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002bf4:	4b16      	ldr	r3, [pc, #88]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002bf6:	4a17      	ldr	r2, [pc, #92]	; (8002c54 <MX_USART3_UART_Init+0x64>)
 8002bf8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002bfa:	4b15      	ldr	r3, [pc, #84]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002bfc:	2296      	movs	r2, #150	; 0x96
 8002bfe:	0192      	lsls	r2, r2, #6
 8002c00:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002c02:	4b13      	ldr	r3, [pc, #76]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c08:	4b11      	ldr	r3, [pc, #68]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c0e:	4b10      	ldr	r3, [pc, #64]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c14:	4b0e      	ldr	r3, [pc, #56]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002c16:	220c      	movs	r2, #12
 8002c18:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c1a:	4b0d      	ldr	r3, [pc, #52]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c20:	4b0b      	ldr	r3, [pc, #44]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c26:	4b0a      	ldr	r3, [pc, #40]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c2c:	4b08      	ldr	r3, [pc, #32]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c32:	4b07      	ldr	r3, [pc, #28]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002c38:	4b05      	ldr	r3, [pc, #20]	; (8002c50 <MX_USART3_UART_Init+0x60>)
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f002 ff44 	bl	8005ac8 <HAL_UART_Init>
 8002c40:	1e03      	subs	r3, r0, #0
 8002c42:	d001      	beq.n	8002c48 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002c44:	f000 f8e4 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002c48:	46c0      	nop			; (mov r8, r8)
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	46c0      	nop			; (mov r8, r8)
 8002c50:	200008e0 	.word	0x200008e0
 8002c54:	40004800 	.word	0x40004800

08002c58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c58:	b590      	push	{r4, r7, lr}
 8002c5a:	b08b      	sub	sp, #44	; 0x2c
 8002c5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c5e:	2414      	movs	r4, #20
 8002c60:	193b      	adds	r3, r7, r4
 8002c62:	0018      	movs	r0, r3
 8002c64:	2314      	movs	r3, #20
 8002c66:	001a      	movs	r2, r3
 8002c68:	2100      	movs	r1, #0
 8002c6a:	f005 fdd5 	bl	8008818 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c6e:	4b3d      	ldr	r3, [pc, #244]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002c70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c72:	4b3c      	ldr	r3, [pc, #240]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002c74:	2104      	movs	r1, #4
 8002c76:	430a      	orrs	r2, r1
 8002c78:	635a      	str	r2, [r3, #52]	; 0x34
 8002c7a:	4b3a      	ldr	r3, [pc, #232]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c7e:	2204      	movs	r2, #4
 8002c80:	4013      	ands	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
 8002c84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c86:	4b37      	ldr	r3, [pc, #220]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002c88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c8a:	4b36      	ldr	r3, [pc, #216]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002c8c:	2120      	movs	r1, #32
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	635a      	str	r2, [r3, #52]	; 0x34
 8002c92:	4b34      	ldr	r3, [pc, #208]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c96:	2220      	movs	r2, #32
 8002c98:	4013      	ands	r3, r2
 8002c9a:	60fb      	str	r3, [r7, #12]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c9e:	4b31      	ldr	r3, [pc, #196]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002ca0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ca2:	4b30      	ldr	r3, [pc, #192]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	635a      	str	r2, [r3, #52]	; 0x34
 8002caa:	4b2e      	ldr	r3, [pc, #184]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cae:	2201      	movs	r2, #1
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	60bb      	str	r3, [r7, #8]
 8002cb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cb6:	4b2b      	ldr	r3, [pc, #172]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002cb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cba:	4b2a      	ldr	r3, [pc, #168]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002cbc:	2102      	movs	r1, #2
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	635a      	str	r2, [r3, #52]	; 0x34
 8002cc2:	4b28      	ldr	r3, [pc, #160]	; (8002d64 <MX_GPIO_Init+0x10c>)
 8002cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	4013      	ands	r3, r2
 8002cca:	607b      	str	r3, [r7, #4]
 8002ccc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin, GPIO_PIN_RESET);
 8002cce:	238c      	movs	r3, #140	; 0x8c
 8002cd0:	015b      	lsls	r3, r3, #5
 8002cd2:	4825      	ldr	r0, [pc, #148]	; (8002d68 <MX_GPIO_Init+0x110>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	0019      	movs	r1, r3
 8002cd8:	f000 ff68 	bl	8003bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002cdc:	4923      	ldr	r1, [pc, #140]	; (8002d6c <MX_GPIO_Init+0x114>)
 8002cde:	23a0      	movs	r3, #160	; 0xa0
 8002ce0:	05db      	lsls	r3, r3, #23
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	f000 ff61 	bl	8003bac <HAL_GPIO_WritePin>
                          |ASTRO_WAKEUP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : L86_RST_Pin ASTRO_RST_Pin L86_PWR_SW_Pin */
  GPIO_InitStruct.Pin = L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin;
 8002cea:	193b      	adds	r3, r7, r4
 8002cec:	228c      	movs	r2, #140	; 0x8c
 8002cee:	0152      	lsls	r2, r2, #5
 8002cf0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cf2:	193b      	adds	r3, r7, r4
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf8:	193b      	adds	r3, r7, r4
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cfe:	193b      	adds	r3, r7, r4
 8002d00:	2200      	movs	r2, #0
 8002d02:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d04:	193b      	adds	r3, r7, r4
 8002d06:	4a18      	ldr	r2, [pc, #96]	; (8002d68 <MX_GPIO_Init+0x110>)
 8002d08:	0019      	movs	r1, r3
 8002d0a:	0010      	movs	r0, r2
 8002d0c:	f000 fd1a 	bl	8003744 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin ASTRO_PWR_SW_Pin ASTRO_RSTA11_Pin ASTRO_EVENT_Pin
                           ASTRO_WAKEUP_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002d10:	193b      	adds	r3, r7, r4
 8002d12:	4a16      	ldr	r2, [pc, #88]	; (8002d6c <MX_GPIO_Init+0x114>)
 8002d14:	601a      	str	r2, [r3, #0]
                          |ASTRO_WAKEUP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d16:	193b      	adds	r3, r7, r4
 8002d18:	2201      	movs	r2, #1
 8002d1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1c:	193b      	adds	r3, r7, r4
 8002d1e:	2200      	movs	r2, #0
 8002d20:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d22:	193b      	adds	r3, r7, r4
 8002d24:	2200      	movs	r2, #0
 8002d26:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d28:	193a      	adds	r2, r7, r4
 8002d2a:	23a0      	movs	r3, #160	; 0xa0
 8002d2c:	05db      	lsls	r3, r3, #23
 8002d2e:	0011      	movs	r1, r2
 8002d30:	0018      	movs	r0, r3
 8002d32:	f000 fd07 	bl	8003744 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIS_INT1_EXTI8_Pin LIS_INT2_EXTI9_Pin */
  GPIO_InitStruct.Pin = LIS_INT1_EXTI8_Pin|LIS_INT2_EXTI9_Pin;
 8002d36:	0021      	movs	r1, r4
 8002d38:	187b      	adds	r3, r7, r1
 8002d3a:	22c0      	movs	r2, #192	; 0xc0
 8002d3c:	0092      	lsls	r2, r2, #2
 8002d3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d40:	187b      	adds	r3, r7, r1
 8002d42:	2288      	movs	r2, #136	; 0x88
 8002d44:	0352      	lsls	r2, r2, #13
 8002d46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d48:	187b      	adds	r3, r7, r1
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d4e:	187b      	adds	r3, r7, r1
 8002d50:	4a07      	ldr	r2, [pc, #28]	; (8002d70 <MX_GPIO_Init+0x118>)
 8002d52:	0019      	movs	r1, r3
 8002d54:	0010      	movs	r0, r2
 8002d56:	f000 fcf5 	bl	8003744 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d5a:	46c0      	nop			; (mov r8, r8)
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	b00b      	add	sp, #44	; 0x2c
 8002d60:	bd90      	pop	{r4, r7, pc}
 8002d62:	46c0      	nop			; (mov r8, r8)
 8002d64:	40021000 	.word	0x40021000
 8002d68:	50000800 	.word	0x50000800
 8002d6c:	00009860 	.word	0x00009860
 8002d70:	50000400 	.word	0x50000400

08002d74 <my_ldg_on>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
    return ( get_systick () - starting_value > duration ) ? true : false ;
}
void my_ldg_on ( void )
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , LDG_Pin , GPIO_PIN_SET ) ;
 8002d78:	23a0      	movs	r3, #160	; 0xa0
 8002d7a:	05db      	lsls	r3, r3, #23
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	2120      	movs	r1, #32
 8002d80:	0018      	movs	r0, r3
 8002d82:	f000 ff13 	bl	8003bac <HAL_GPIO_WritePin>
}
 8002d86:	46c0      	nop			; (mov r8, r8)
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <my_astro_off>:
{
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_SET ) ;
	MX_USART1_UART_Init () ;
}
void my_astro_off ( void )
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8002d90:	23a0      	movs	r3, #160	; 0xa0
 8002d92:	05db      	lsls	r3, r3, #23
 8002d94:	2200      	movs	r2, #0
 8002d96:	2140      	movs	r1, #64	; 0x40
 8002d98:	0018      	movs	r0, r3
 8002d9a:	f000 ff07 	bl	8003bac <HAL_GPIO_WritePin>
	HAL_UART_DeInit ( HUART_ASTRO ) ;
 8002d9e:	4b03      	ldr	r3, [pc, #12]	; (8002dac <my_astro_off+0x20>)
 8002da0:	0018      	movs	r0, r3
 8002da2:	f002 fee7 	bl	8005b74 <HAL_UART_DeInit>
}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	200007b8 	.word	0x200007b8

08002db0 <my_lx6_on>:
void my_lx6_on ( void )
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOC , L86_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8002db4:	2380      	movs	r3, #128	; 0x80
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	4808      	ldr	r0, [pc, #32]	; (8002ddc <my_lx6_on+0x2c>)
 8002dba:	2201      	movs	r2, #1
 8002dbc:	0019      	movs	r1, r3
 8002dbe:	f000 fef5 	bl	8003bac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_SET ) ;
 8002dc2:	2380      	movs	r3, #128	; 0x80
 8002dc4:	015b      	lsls	r3, r3, #5
 8002dc6:	4805      	ldr	r0, [pc, #20]	; (8002ddc <my_lx6_on+0x2c>)
 8002dc8:	2201      	movs	r2, #1
 8002dca:	0019      	movs	r1, r3
 8002dcc:	f000 feee 	bl	8003bac <HAL_GPIO_WritePin>
	MX_USART3_UART_Init () ;
 8002dd0:	f7ff ff0e 	bl	8002bf0 <MX_USART3_UART_Init>
}
 8002dd4:	46c0      	nop			; (mov r8, r8)
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	50000800 	.word	0x50000800

08002de0 <HAL_TIM_PeriodElapsedCallback>:
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_RESET ) ;
	HAL_UART_DeInit ( HUART_Lx6 ) ;
}

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a06      	ldr	r2, [pc, #24]	; (8002e08 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d105      	bne.n	8002dfe <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		tim_seconds++ ;
 8002df2:	4b06      	ldr	r3, [pc, #24]	; (8002e0c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002df4:	881b      	ldrh	r3, [r3, #0]
 8002df6:	3301      	adds	r3, #1
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	4b04      	ldr	r3, [pc, #16]	; (8002e0c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002dfc:	801a      	strh	r2, [r3, #0]
	}
}
 8002dfe:	46c0      	nop			; (mov r8, r8)
 8002e00:	46bd      	mov	sp, r7
 8002e02:	b002      	add	sp, #8
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	46c0      	nop			; (mov r8, r8)
 8002e08:	40001000 	.word	0x40001000
 8002e0c:	20000a98 	.word	0x20000a98

08002e10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e14:	b672      	cpsid	i
}
 8002e16:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e18:	e7fe      	b.n	8002e18 <Error_Handler+0x8>
	...

08002e1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e22:	4b0f      	ldr	r3, [pc, #60]	; (8002e60 <HAL_MspInit+0x44>)
 8002e24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e26:	4b0e      	ldr	r3, [pc, #56]	; (8002e60 <HAL_MspInit+0x44>)
 8002e28:	2101      	movs	r1, #1
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	641a      	str	r2, [r3, #64]	; 0x40
 8002e2e:	4b0c      	ldr	r3, [pc, #48]	; (8002e60 <HAL_MspInit+0x44>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	2201      	movs	r2, #1
 8002e34:	4013      	ands	r3, r2
 8002e36:	607b      	str	r3, [r7, #4]
 8002e38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e3a:	4b09      	ldr	r3, [pc, #36]	; (8002e60 <HAL_MspInit+0x44>)
 8002e3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e3e:	4b08      	ldr	r3, [pc, #32]	; (8002e60 <HAL_MspInit+0x44>)
 8002e40:	2180      	movs	r1, #128	; 0x80
 8002e42:	0549      	lsls	r1, r1, #21
 8002e44:	430a      	orrs	r2, r1
 8002e46:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e48:	4b05      	ldr	r3, [pc, #20]	; (8002e60 <HAL_MspInit+0x44>)
 8002e4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e4c:	2380      	movs	r3, #128	; 0x80
 8002e4e:	055b      	lsls	r3, r3, #21
 8002e50:	4013      	ands	r3, r2
 8002e52:	603b      	str	r3, [r7, #0]
 8002e54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	b002      	add	sp, #8
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	46c0      	nop			; (mov r8, r8)
 8002e60:	40021000 	.word	0x40021000

08002e64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e64:	b590      	push	{r4, r7, lr}
 8002e66:	b097      	sub	sp, #92	; 0x5c
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e6c:	2344      	movs	r3, #68	; 0x44
 8002e6e:	18fb      	adds	r3, r7, r3
 8002e70:	0018      	movs	r0, r3
 8002e72:	2314      	movs	r3, #20
 8002e74:	001a      	movs	r2, r3
 8002e76:	2100      	movs	r1, #0
 8002e78:	f005 fcce 	bl	8008818 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e7c:	2410      	movs	r4, #16
 8002e7e:	193b      	adds	r3, r7, r4
 8002e80:	0018      	movs	r0, r3
 8002e82:	2334      	movs	r3, #52	; 0x34
 8002e84:	001a      	movs	r2, r3
 8002e86:	2100      	movs	r1, #0
 8002e88:	f005 fcc6 	bl	8008818 <memset>
  if(hi2c->Instance==I2C1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a22      	ldr	r2, [pc, #136]	; (8002f1c <HAL_I2C_MspInit+0xb8>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d13d      	bne.n	8002f12 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002e96:	193b      	adds	r3, r7, r4
 8002e98:	2220      	movs	r2, #32
 8002e9a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002e9c:	193b      	adds	r3, r7, r4
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ea2:	193b      	adds	r3, r7, r4
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	f001 fcdd 	bl	8004864 <HAL_RCCEx_PeriphCLKConfig>
 8002eaa:	1e03      	subs	r3, r0, #0
 8002eac:	d001      	beq.n	8002eb2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002eae:	f7ff ffaf 	bl	8002e10 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eb2:	4b1b      	ldr	r3, [pc, #108]	; (8002f20 <HAL_I2C_MspInit+0xbc>)
 8002eb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002eb6:	4b1a      	ldr	r3, [pc, #104]	; (8002f20 <HAL_I2C_MspInit+0xbc>)
 8002eb8:	2102      	movs	r1, #2
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	635a      	str	r2, [r3, #52]	; 0x34
 8002ebe:	4b18      	ldr	r3, [pc, #96]	; (8002f20 <HAL_I2C_MspInit+0xbc>)
 8002ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LIS_SCL_Pin|LIS_SDA_Pin;
 8002eca:	2144      	movs	r1, #68	; 0x44
 8002ecc:	187b      	adds	r3, r7, r1
 8002ece:	22c0      	movs	r2, #192	; 0xc0
 8002ed0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ed2:	187b      	adds	r3, r7, r1
 8002ed4:	2212      	movs	r2, #18
 8002ed6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed8:	187b      	adds	r3, r7, r1
 8002eda:	2200      	movs	r2, #0
 8002edc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ede:	187b      	adds	r3, r7, r1
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002ee4:	187b      	adds	r3, r7, r1
 8002ee6:	2206      	movs	r2, #6
 8002ee8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eea:	187b      	adds	r3, r7, r1
 8002eec:	4a0d      	ldr	r2, [pc, #52]	; (8002f24 <HAL_I2C_MspInit+0xc0>)
 8002eee:	0019      	movs	r1, r3
 8002ef0:	0010      	movs	r0, r2
 8002ef2:	f000 fc27 	bl	8003744 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ef6:	4b0a      	ldr	r3, [pc, #40]	; (8002f20 <HAL_I2C_MspInit+0xbc>)
 8002ef8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002efa:	4b09      	ldr	r3, [pc, #36]	; (8002f20 <HAL_I2C_MspInit+0xbc>)
 8002efc:	2180      	movs	r1, #128	; 0x80
 8002efe:	0389      	lsls	r1, r1, #14
 8002f00:	430a      	orrs	r2, r1
 8002f02:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f04:	4b06      	ldr	r3, [pc, #24]	; (8002f20 <HAL_I2C_MspInit+0xbc>)
 8002f06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f08:	2380      	movs	r3, #128	; 0x80
 8002f0a:	039b      	lsls	r3, r3, #14
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	60bb      	str	r3, [r7, #8]
 8002f10:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f12:	46c0      	nop			; (mov r8, r8)
 8002f14:	46bd      	mov	sp, r7
 8002f16:	b017      	add	sp, #92	; 0x5c
 8002f18:	bd90      	pop	{r4, r7, pc}
 8002f1a:	46c0      	nop			; (mov r8, r8)
 8002f1c:	40005400 	.word	0x40005400
 8002f20:	40021000 	.word	0x40021000
 8002f24:	50000400 	.word	0x50000400

08002f28 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002f28:	b590      	push	{r4, r7, lr}
 8002f2a:	b091      	sub	sp, #68	; 0x44
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f30:	240c      	movs	r4, #12
 8002f32:	193b      	adds	r3, r7, r4
 8002f34:	0018      	movs	r0, r3
 8002f36:	2334      	movs	r3, #52	; 0x34
 8002f38:	001a      	movs	r2, r3
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	f005 fc6c 	bl	8008818 <memset>
  if(hrtc->Instance==RTC)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a15      	ldr	r2, [pc, #84]	; (8002f9c <HAL_RTC_MspInit+0x74>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d124      	bne.n	8002f94 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002f4a:	193b      	adds	r3, r7, r4
 8002f4c:	2280      	movs	r2, #128	; 0x80
 8002f4e:	0292      	lsls	r2, r2, #10
 8002f50:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002f52:	193b      	adds	r3, r7, r4
 8002f54:	2280      	movs	r2, #128	; 0x80
 8002f56:	0092      	lsls	r2, r2, #2
 8002f58:	631a      	str	r2, [r3, #48]	; 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f5a:	193b      	adds	r3, r7, r4
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	f001 fc81 	bl	8004864 <HAL_RCCEx_PeriphCLKConfig>
 8002f62:	1e03      	subs	r3, r0, #0
 8002f64:	d001      	beq.n	8002f6a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002f66:	f7ff ff53 	bl	8002e10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002f6a:	4b0d      	ldr	r3, [pc, #52]	; (8002fa0 <HAL_RTC_MspInit+0x78>)
 8002f6c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f6e:	4b0c      	ldr	r3, [pc, #48]	; (8002fa0 <HAL_RTC_MspInit+0x78>)
 8002f70:	2180      	movs	r1, #128	; 0x80
 8002f72:	0209      	lsls	r1, r1, #8
 8002f74:	430a      	orrs	r2, r1
 8002f76:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002f78:	4b09      	ldr	r3, [pc, #36]	; (8002fa0 <HAL_RTC_MspInit+0x78>)
 8002f7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f7c:	4b08      	ldr	r3, [pc, #32]	; (8002fa0 <HAL_RTC_MspInit+0x78>)
 8002f7e:	2180      	movs	r1, #128	; 0x80
 8002f80:	00c9      	lsls	r1, r1, #3
 8002f82:	430a      	orrs	r2, r1
 8002f84:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f86:	4b06      	ldr	r3, [pc, #24]	; (8002fa0 <HAL_RTC_MspInit+0x78>)
 8002f88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f8a:	2380      	movs	r3, #128	; 0x80
 8002f8c:	00db      	lsls	r3, r3, #3
 8002f8e:	4013      	ands	r3, r2
 8002f90:	60bb      	str	r3, [r7, #8]
 8002f92:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002f94:	46c0      	nop			; (mov r8, r8)
 8002f96:	46bd      	mov	sp, r7
 8002f98:	b011      	add	sp, #68	; 0x44
 8002f9a:	bd90      	pop	{r4, r7, pc}
 8002f9c:	40002800 	.word	0x40002800
 8002fa0:	40021000 	.word	0x40021000

08002fa4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a0d      	ldr	r2, [pc, #52]	; (8002fe8 <HAL_TIM_Base_MspInit+0x44>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d113      	bne.n	8002fde <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002fb6:	4b0d      	ldr	r3, [pc, #52]	; (8002fec <HAL_TIM_Base_MspInit+0x48>)
 8002fb8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fba:	4b0c      	ldr	r3, [pc, #48]	; (8002fec <HAL_TIM_Base_MspInit+0x48>)
 8002fbc:	2110      	movs	r1, #16
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	63da      	str	r2, [r3, #60]	; 0x3c
 8002fc2:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <HAL_TIM_Base_MspInit+0x48>)
 8002fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc6:	2210      	movs	r2, #16
 8002fc8:	4013      	ands	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 8002fce:	2200      	movs	r2, #0
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	2011      	movs	r0, #17
 8002fd4:	f000 fb84 	bl	80036e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8002fd8:	2011      	movs	r0, #17
 8002fda:	f000 fb96 	bl	800370a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	b004      	add	sp, #16
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	46c0      	nop			; (mov r8, r8)
 8002fe8:	40001000 	.word	0x40001000
 8002fec:	40021000 	.word	0x40021000

08002ff0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ff0:	b590      	push	{r4, r7, lr}
 8002ff2:	b09b      	sub	sp, #108	; 0x6c
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff8:	2354      	movs	r3, #84	; 0x54
 8002ffa:	18fb      	adds	r3, r7, r3
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	2314      	movs	r3, #20
 8003000:	001a      	movs	r2, r3
 8003002:	2100      	movs	r1, #0
 8003004:	f005 fc08 	bl	8008818 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003008:	2420      	movs	r4, #32
 800300a:	193b      	adds	r3, r7, r4
 800300c:	0018      	movs	r0, r3
 800300e:	2334      	movs	r3, #52	; 0x34
 8003010:	001a      	movs	r2, r3
 8003012:	2100      	movs	r1, #0
 8003014:	f005 fc00 	bl	8008818 <memset>
  if(huart->Instance==USART1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a61      	ldr	r2, [pc, #388]	; (80031a4 <HAL_UART_MspInit+0x1b4>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d140      	bne.n	80030a4 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003022:	193b      	adds	r3, r7, r4
 8003024:	2201      	movs	r2, #1
 8003026:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003028:	193b      	adds	r3, r7, r4
 800302a:	2200      	movs	r2, #0
 800302c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800302e:	193b      	adds	r3, r7, r4
 8003030:	0018      	movs	r0, r3
 8003032:	f001 fc17 	bl	8004864 <HAL_RCCEx_PeriphCLKConfig>
 8003036:	1e03      	subs	r3, r0, #0
 8003038:	d001      	beq.n	800303e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800303a:	f7ff fee9 	bl	8002e10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800303e:	4b5a      	ldr	r3, [pc, #360]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 8003040:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003042:	4b59      	ldr	r3, [pc, #356]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 8003044:	2180      	movs	r1, #128	; 0x80
 8003046:	01c9      	lsls	r1, r1, #7
 8003048:	430a      	orrs	r2, r1
 800304a:	641a      	str	r2, [r3, #64]	; 0x40
 800304c:	4b56      	ldr	r3, [pc, #344]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 800304e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003050:	2380      	movs	r3, #128	; 0x80
 8003052:	01db      	lsls	r3, r3, #7
 8003054:	4013      	ands	r3, r2
 8003056:	61fb      	str	r3, [r7, #28]
 8003058:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800305a:	4b53      	ldr	r3, [pc, #332]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 800305c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800305e:	4b52      	ldr	r3, [pc, #328]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 8003060:	2101      	movs	r1, #1
 8003062:	430a      	orrs	r2, r1
 8003064:	635a      	str	r2, [r3, #52]	; 0x34
 8003066:	4b50      	ldr	r3, [pc, #320]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 8003068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800306a:	2201      	movs	r2, #1
 800306c:	4013      	ands	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
 8003070:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ASTRO_TXD_Pin|ASTRO_RXD_Pin;
 8003072:	2154      	movs	r1, #84	; 0x54
 8003074:	187b      	adds	r3, r7, r1
 8003076:	22c0      	movs	r2, #192	; 0xc0
 8003078:	00d2      	lsls	r2, r2, #3
 800307a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307c:	187b      	adds	r3, r7, r1
 800307e:	2202      	movs	r2, #2
 8003080:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003082:	187b      	adds	r3, r7, r1
 8003084:	2200      	movs	r2, #0
 8003086:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003088:	187b      	adds	r3, r7, r1
 800308a:	2200      	movs	r2, #0
 800308c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800308e:	187b      	adds	r3, r7, r1
 8003090:	2201      	movs	r2, #1
 8003092:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003094:	187a      	adds	r2, r7, r1
 8003096:	23a0      	movs	r3, #160	; 0xa0
 8003098:	05db      	lsls	r3, r3, #23
 800309a:	0011      	movs	r1, r2
 800309c:	0018      	movs	r0, r3
 800309e:	f000 fb51 	bl	8003744 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80030a2:	e07b      	b.n	800319c <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a40      	ldr	r2, [pc, #256]	; (80031ac <HAL_UART_MspInit+0x1bc>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d140      	bne.n	8003130 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80030ae:	2120      	movs	r1, #32
 80030b0:	187b      	adds	r3, r7, r1
 80030b2:	2202      	movs	r2, #2
 80030b4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80030b6:	187b      	adds	r3, r7, r1
 80030b8:	2200      	movs	r2, #0
 80030ba:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030bc:	187b      	adds	r3, r7, r1
 80030be:	0018      	movs	r0, r3
 80030c0:	f001 fbd0 	bl	8004864 <HAL_RCCEx_PeriphCLKConfig>
 80030c4:	1e03      	subs	r3, r0, #0
 80030c6:	d001      	beq.n	80030cc <HAL_UART_MspInit+0xdc>
      Error_Handler();
 80030c8:	f7ff fea2 	bl	8002e10 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80030cc:	4b36      	ldr	r3, [pc, #216]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 80030ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80030d0:	4b35      	ldr	r3, [pc, #212]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 80030d2:	2180      	movs	r1, #128	; 0x80
 80030d4:	0289      	lsls	r1, r1, #10
 80030d6:	430a      	orrs	r2, r1
 80030d8:	63da      	str	r2, [r3, #60]	; 0x3c
 80030da:	4b33      	ldr	r3, [pc, #204]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 80030dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80030de:	2380      	movs	r3, #128	; 0x80
 80030e0:	029b      	lsls	r3, r3, #10
 80030e2:	4013      	ands	r3, r2
 80030e4:	617b      	str	r3, [r7, #20]
 80030e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030e8:	4b2f      	ldr	r3, [pc, #188]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 80030ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030ec:	4b2e      	ldr	r3, [pc, #184]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 80030ee:	2101      	movs	r1, #1
 80030f0:	430a      	orrs	r2, r1
 80030f2:	635a      	str	r2, [r3, #52]	; 0x34
 80030f4:	4b2c      	ldr	r3, [pc, #176]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 80030f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030f8:	2201      	movs	r2, #1
 80030fa:	4013      	ands	r3, r2
 80030fc:	613b      	str	r3, [r7, #16]
 80030fe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DBG_TXD_Pin|DBG_RXD_Pin;
 8003100:	2154      	movs	r1, #84	; 0x54
 8003102:	187b      	adds	r3, r7, r1
 8003104:	220c      	movs	r2, #12
 8003106:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003108:	187b      	adds	r3, r7, r1
 800310a:	2202      	movs	r2, #2
 800310c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800310e:	187b      	adds	r3, r7, r1
 8003110:	2201      	movs	r2, #1
 8003112:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003114:	187b      	adds	r3, r7, r1
 8003116:	2200      	movs	r2, #0
 8003118:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800311a:	187b      	adds	r3, r7, r1
 800311c:	2201      	movs	r2, #1
 800311e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003120:	187a      	adds	r2, r7, r1
 8003122:	23a0      	movs	r3, #160	; 0xa0
 8003124:	05db      	lsls	r3, r3, #23
 8003126:	0011      	movs	r1, r2
 8003128:	0018      	movs	r0, r3
 800312a:	f000 fb0b 	bl	8003744 <HAL_GPIO_Init>
}
 800312e:	e035      	b.n	800319c <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART3)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a1e      	ldr	r2, [pc, #120]	; (80031b0 <HAL_UART_MspInit+0x1c0>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d130      	bne.n	800319c <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART3_CLK_ENABLE();
 800313a:	4b1b      	ldr	r3, [pc, #108]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 800313c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800313e:	4b1a      	ldr	r3, [pc, #104]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 8003140:	2180      	movs	r1, #128	; 0x80
 8003142:	02c9      	lsls	r1, r1, #11
 8003144:	430a      	orrs	r2, r1
 8003146:	63da      	str	r2, [r3, #60]	; 0x3c
 8003148:	4b17      	ldr	r3, [pc, #92]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 800314a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800314c:	2380      	movs	r3, #128	; 0x80
 800314e:	02db      	lsls	r3, r3, #11
 8003150:	4013      	ands	r3, r2
 8003152:	60fb      	str	r3, [r7, #12]
 8003154:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003156:	4b14      	ldr	r3, [pc, #80]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 8003158:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800315a:	4b13      	ldr	r3, [pc, #76]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 800315c:	2104      	movs	r1, #4
 800315e:	430a      	orrs	r2, r1
 8003160:	635a      	str	r2, [r3, #52]	; 0x34
 8003162:	4b11      	ldr	r3, [pc, #68]	; (80031a8 <HAL_UART_MspInit+0x1b8>)
 8003164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003166:	2204      	movs	r2, #4
 8003168:	4013      	ands	r3, r2
 800316a:	60bb      	str	r3, [r7, #8]
 800316c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = L86_RXD_Pin|L86_TXD_Pin;
 800316e:	2154      	movs	r1, #84	; 0x54
 8003170:	187b      	adds	r3, r7, r1
 8003172:	22c0      	movs	r2, #192	; 0xc0
 8003174:	0112      	lsls	r2, r2, #4
 8003176:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003178:	187b      	adds	r3, r7, r1
 800317a:	2202      	movs	r2, #2
 800317c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317e:	187b      	adds	r3, r7, r1
 8003180:	2200      	movs	r2, #0
 8003182:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003184:	187b      	adds	r3, r7, r1
 8003186:	2200      	movs	r2, #0
 8003188:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 800318a:	187b      	adds	r3, r7, r1
 800318c:	2200      	movs	r2, #0
 800318e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003190:	187b      	adds	r3, r7, r1
 8003192:	4a08      	ldr	r2, [pc, #32]	; (80031b4 <HAL_UART_MspInit+0x1c4>)
 8003194:	0019      	movs	r1, r3
 8003196:	0010      	movs	r0, r2
 8003198:	f000 fad4 	bl	8003744 <HAL_GPIO_Init>
}
 800319c:	46c0      	nop			; (mov r8, r8)
 800319e:	46bd      	mov	sp, r7
 80031a0:	b01b      	add	sp, #108	; 0x6c
 80031a2:	bd90      	pop	{r4, r7, pc}
 80031a4:	40013800 	.word	0x40013800
 80031a8:	40021000 	.word	0x40021000
 80031ac:	40004400 	.word	0x40004400
 80031b0:	40004800 	.word	0x40004800
 80031b4:	50000800 	.word	0x50000800

080031b8 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a1c      	ldr	r2, [pc, #112]	; (8003238 <HAL_UART_MspDeInit+0x80>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d10e      	bne.n	80031e8 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80031ca:	4b1c      	ldr	r3, [pc, #112]	; (800323c <HAL_UART_MspDeInit+0x84>)
 80031cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031ce:	4b1b      	ldr	r3, [pc, #108]	; (800323c <HAL_UART_MspDeInit+0x84>)
 80031d0:	491b      	ldr	r1, [pc, #108]	; (8003240 <HAL_UART_MspDeInit+0x88>)
 80031d2:	400a      	ands	r2, r1
 80031d4:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, ASTRO_TXD_Pin|ASTRO_RXD_Pin);
 80031d6:	23c0      	movs	r3, #192	; 0xc0
 80031d8:	00da      	lsls	r2, r3, #3
 80031da:	23a0      	movs	r3, #160	; 0xa0
 80031dc:	05db      	lsls	r3, r3, #23
 80031de:	0011      	movs	r1, r2
 80031e0:	0018      	movs	r0, r3
 80031e2:	f000 fc13 	bl	8003a0c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 80031e6:	e023      	b.n	8003230 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a15      	ldr	r2, [pc, #84]	; (8003244 <HAL_UART_MspDeInit+0x8c>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d10c      	bne.n	800320c <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 80031f2:	4b12      	ldr	r3, [pc, #72]	; (800323c <HAL_UART_MspDeInit+0x84>)
 80031f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031f6:	4b11      	ldr	r3, [pc, #68]	; (800323c <HAL_UART_MspDeInit+0x84>)
 80031f8:	4913      	ldr	r1, [pc, #76]	; (8003248 <HAL_UART_MspDeInit+0x90>)
 80031fa:	400a      	ands	r2, r1
 80031fc:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TXD_Pin|DBG_RXD_Pin);
 80031fe:	23a0      	movs	r3, #160	; 0xa0
 8003200:	05db      	lsls	r3, r3, #23
 8003202:	210c      	movs	r1, #12
 8003204:	0018      	movs	r0, r3
 8003206:	f000 fc01 	bl	8003a0c <HAL_GPIO_DeInit>
}
 800320a:	e011      	b.n	8003230 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART3)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a0e      	ldr	r2, [pc, #56]	; (800324c <HAL_UART_MspDeInit+0x94>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d10c      	bne.n	8003230 <HAL_UART_MspDeInit+0x78>
    __HAL_RCC_USART3_CLK_DISABLE();
 8003216:	4b09      	ldr	r3, [pc, #36]	; (800323c <HAL_UART_MspDeInit+0x84>)
 8003218:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800321a:	4b08      	ldr	r3, [pc, #32]	; (800323c <HAL_UART_MspDeInit+0x84>)
 800321c:	490c      	ldr	r1, [pc, #48]	; (8003250 <HAL_UART_MspDeInit+0x98>)
 800321e:	400a      	ands	r2, r1
 8003220:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOC, L86_RXD_Pin|L86_TXD_Pin);
 8003222:	23c0      	movs	r3, #192	; 0xc0
 8003224:	011b      	lsls	r3, r3, #4
 8003226:	4a0b      	ldr	r2, [pc, #44]	; (8003254 <HAL_UART_MspDeInit+0x9c>)
 8003228:	0019      	movs	r1, r3
 800322a:	0010      	movs	r0, r2
 800322c:	f000 fbee 	bl	8003a0c <HAL_GPIO_DeInit>
}
 8003230:	46c0      	nop			; (mov r8, r8)
 8003232:	46bd      	mov	sp, r7
 8003234:	b002      	add	sp, #8
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40013800 	.word	0x40013800
 800323c:	40021000 	.word	0x40021000
 8003240:	ffffbfff 	.word	0xffffbfff
 8003244:	40004400 	.word	0x40004400
 8003248:	fffdffff 	.word	0xfffdffff
 800324c:	40004800 	.word	0x40004800
 8003250:	fffbffff 	.word	0xfffbffff
 8003254:	50000800 	.word	0x50000800

08003258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800325c:	e7fe      	b.n	800325c <NMI_Handler+0x4>

0800325e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800325e:	b580      	push	{r7, lr}
 8003260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003262:	e7fe      	b.n	8003262 <HardFault_Handler+0x4>

08003264 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003268:	46c0      	nop			; (mov r8, r8)
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}

0800326e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800327c:	f000 f968 	bl	8003550 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003280:	46c0      	nop			; (mov r8, r8)
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
	...

08003288 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800328c:	4b03      	ldr	r3, [pc, #12]	; (800329c <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 800328e:	0018      	movs	r0, r3
 8003290:	f002 f9c2 	bl	8005618 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8003294:	46c0      	nop			; (mov r8, r8)
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	46c0      	nop			; (mov r8, r8)
 800329c:	2000076c 	.word	0x2000076c

080032a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  return 1;
 80032a4:	2301      	movs	r3, #1
}
 80032a6:	0018      	movs	r0, r3
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <_kill>:

int _kill(int pid, int sig)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032b6:	f005 fb5b 	bl	8008970 <__errno>
 80032ba:	0003      	movs	r3, r0
 80032bc:	2216      	movs	r2, #22
 80032be:	601a      	str	r2, [r3, #0]
  return -1;
 80032c0:	2301      	movs	r3, #1
 80032c2:	425b      	negs	r3, r3
}
 80032c4:	0018      	movs	r0, r3
 80032c6:	46bd      	mov	sp, r7
 80032c8:	b002      	add	sp, #8
 80032ca:	bd80      	pop	{r7, pc}

080032cc <_exit>:

void _exit (int status)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80032d4:	2301      	movs	r3, #1
 80032d6:	425a      	negs	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	0011      	movs	r1, r2
 80032dc:	0018      	movs	r0, r3
 80032de:	f7ff ffe5 	bl	80032ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80032e2:	e7fe      	b.n	80032e2 <_exit+0x16>

080032e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f0:	2300      	movs	r3, #0
 80032f2:	617b      	str	r3, [r7, #20]
 80032f4:	e00a      	b.n	800330c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032f6:	e000      	b.n	80032fa <_read+0x16>
 80032f8:	bf00      	nop
 80032fa:	0001      	movs	r1, r0
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	1c5a      	adds	r2, r3, #1
 8003300:	60ba      	str	r2, [r7, #8]
 8003302:	b2ca      	uxtb	r2, r1
 8003304:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	3301      	adds	r3, #1
 800330a:	617b      	str	r3, [r7, #20]
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	429a      	cmp	r2, r3
 8003312:	dbf0      	blt.n	80032f6 <_read+0x12>
  }

  return len;
 8003314:	687b      	ldr	r3, [r7, #4]
}
 8003316:	0018      	movs	r0, r3
 8003318:	46bd      	mov	sp, r7
 800331a:	b006      	add	sp, #24
 800331c:	bd80      	pop	{r7, pc}

0800331e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b086      	sub	sp, #24
 8003322:	af00      	add	r7, sp, #0
 8003324:	60f8      	str	r0, [r7, #12]
 8003326:	60b9      	str	r1, [r7, #8]
 8003328:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800332a:	2300      	movs	r3, #0
 800332c:	617b      	str	r3, [r7, #20]
 800332e:	e009      	b.n	8003344 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	1c5a      	adds	r2, r3, #1
 8003334:	60ba      	str	r2, [r7, #8]
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	0018      	movs	r0, r3
 800333a:	e000      	b.n	800333e <_write+0x20>
 800333c:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	3301      	adds	r3, #1
 8003342:	617b      	str	r3, [r7, #20]
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	429a      	cmp	r2, r3
 800334a:	dbf1      	blt.n	8003330 <_write+0x12>
  }
  return len;
 800334c:	687b      	ldr	r3, [r7, #4]
}
 800334e:	0018      	movs	r0, r3
 8003350:	46bd      	mov	sp, r7
 8003352:	b006      	add	sp, #24
 8003354:	bd80      	pop	{r7, pc}

08003356 <_close>:

int _close(int file)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b082      	sub	sp, #8
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800335e:	2301      	movs	r3, #1
 8003360:	425b      	negs	r3, r3
}
 8003362:	0018      	movs	r0, r3
 8003364:	46bd      	mov	sp, r7
 8003366:	b002      	add	sp, #8
 8003368:	bd80      	pop	{r7, pc}

0800336a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b082      	sub	sp, #8
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
 8003372:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	2280      	movs	r2, #128	; 0x80
 8003378:	0192      	lsls	r2, r2, #6
 800337a:	605a      	str	r2, [r3, #4]
  return 0;
 800337c:	2300      	movs	r3, #0
}
 800337e:	0018      	movs	r0, r3
 8003380:	46bd      	mov	sp, r7
 8003382:	b002      	add	sp, #8
 8003384:	bd80      	pop	{r7, pc}

08003386 <_isatty>:

int _isatty(int file)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800338e:	2301      	movs	r3, #1
}
 8003390:	0018      	movs	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	b002      	add	sp, #8
 8003396:	bd80      	pop	{r7, pc}

08003398 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	0018      	movs	r0, r3
 80033a8:	46bd      	mov	sp, r7
 80033aa:	b004      	add	sp, #16
 80033ac:	bd80      	pop	{r7, pc}
	...

080033b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033b8:	4a14      	ldr	r2, [pc, #80]	; (800340c <_sbrk+0x5c>)
 80033ba:	4b15      	ldr	r3, [pc, #84]	; (8003410 <_sbrk+0x60>)
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033c4:	4b13      	ldr	r3, [pc, #76]	; (8003414 <_sbrk+0x64>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d102      	bne.n	80033d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033cc:	4b11      	ldr	r3, [pc, #68]	; (8003414 <_sbrk+0x64>)
 80033ce:	4a12      	ldr	r2, [pc, #72]	; (8003418 <_sbrk+0x68>)
 80033d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033d2:	4b10      	ldr	r3, [pc, #64]	; (8003414 <_sbrk+0x64>)
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	18d3      	adds	r3, r2, r3
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d207      	bcs.n	80033f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033e0:	f005 fac6 	bl	8008970 <__errno>
 80033e4:	0003      	movs	r3, r0
 80033e6:	220c      	movs	r2, #12
 80033e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033ea:	2301      	movs	r3, #1
 80033ec:	425b      	negs	r3, r3
 80033ee:	e009      	b.n	8003404 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033f0:	4b08      	ldr	r3, [pc, #32]	; (8003414 <_sbrk+0x64>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033f6:	4b07      	ldr	r3, [pc, #28]	; (8003414 <_sbrk+0x64>)
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	18d2      	adds	r2, r2, r3
 80033fe:	4b05      	ldr	r3, [pc, #20]	; (8003414 <_sbrk+0x64>)
 8003400:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003402:	68fb      	ldr	r3, [r7, #12]
}
 8003404:	0018      	movs	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	b006      	add	sp, #24
 800340a:	bd80      	pop	{r7, pc}
 800340c:	20009000 	.word	0x20009000
 8003410:	00000400 	.word	0x00000400
 8003414:	20000b44 	.word	0x20000b44
 8003418:	20000e58 	.word	0x20000e58

0800341c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003420:	46c0      	nop			; (mov r8, r8)
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
	...

08003428 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003428:	480d      	ldr	r0, [pc, #52]	; (8003460 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800342a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800342c:	f7ff fff6 	bl	800341c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003430:	480c      	ldr	r0, [pc, #48]	; (8003464 <LoopForever+0x6>)
  ldr r1, =_edata
 8003432:	490d      	ldr	r1, [pc, #52]	; (8003468 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003434:	4a0d      	ldr	r2, [pc, #52]	; (800346c <LoopForever+0xe>)
  movs r3, #0
 8003436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003438:	e002      	b.n	8003440 <LoopCopyDataInit>

0800343a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800343a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800343c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800343e:	3304      	adds	r3, #4

08003440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003444:	d3f9      	bcc.n	800343a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003446:	4a0a      	ldr	r2, [pc, #40]	; (8003470 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003448:	4c0a      	ldr	r4, [pc, #40]	; (8003474 <LoopForever+0x16>)
  movs r3, #0
 800344a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800344c:	e001      	b.n	8003452 <LoopFillZerobss>

0800344e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800344e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003450:	3204      	adds	r2, #4

08003452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003454:	d3fb      	bcc.n	800344e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003456:	f005 fa91 	bl	800897c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800345a:	f7ff f8a5 	bl	80025a8 <main>

0800345e <LoopForever>:

LoopForever:
  b LoopForever
 800345e:	e7fe      	b.n	800345e <LoopForever>
  ldr   r0, =_estack
 8003460:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8003464:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003468:	200006d0 	.word	0x200006d0
  ldr r2, =_sidata
 800346c:	0800f920 	.word	0x0800f920
  ldr r2, =_sbss
 8003470:	200006d0 	.word	0x200006d0
  ldr r4, =_ebss
 8003474:	20000e58 	.word	0x20000e58

08003478 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003478:	e7fe      	b.n	8003478 <ADC1_COMP_IRQHandler>
	...

0800347c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003482:	1dfb      	adds	r3, r7, #7
 8003484:	2200      	movs	r2, #0
 8003486:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003488:	4b0b      	ldr	r3, [pc, #44]	; (80034b8 <HAL_Init+0x3c>)
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	4b0a      	ldr	r3, [pc, #40]	; (80034b8 <HAL_Init+0x3c>)
 800348e:	2180      	movs	r1, #128	; 0x80
 8003490:	0049      	lsls	r1, r1, #1
 8003492:	430a      	orrs	r2, r1
 8003494:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003496:	2000      	movs	r0, #0
 8003498:	f000 f810 	bl	80034bc <HAL_InitTick>
 800349c:	1e03      	subs	r3, r0, #0
 800349e:	d003      	beq.n	80034a8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80034a0:	1dfb      	adds	r3, r7, #7
 80034a2:	2201      	movs	r2, #1
 80034a4:	701a      	strb	r2, [r3, #0]
 80034a6:	e001      	b.n	80034ac <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80034a8:	f7ff fcb8 	bl	8002e1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80034ac:	1dfb      	adds	r3, r7, #7
 80034ae:	781b      	ldrb	r3, [r3, #0]
}
 80034b0:	0018      	movs	r0, r3
 80034b2:	46bd      	mov	sp, r7
 80034b4:	b002      	add	sp, #8
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	40022000 	.word	0x40022000

080034bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034bc:	b590      	push	{r4, r7, lr}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80034c4:	230f      	movs	r3, #15
 80034c6:	18fb      	adds	r3, r7, r3
 80034c8:	2200      	movs	r2, #0
 80034ca:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80034cc:	4b1d      	ldr	r3, [pc, #116]	; (8003544 <HAL_InitTick+0x88>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d02b      	beq.n	800352c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80034d4:	4b1c      	ldr	r3, [pc, #112]	; (8003548 <HAL_InitTick+0x8c>)
 80034d6:	681c      	ldr	r4, [r3, #0]
 80034d8:	4b1a      	ldr	r3, [pc, #104]	; (8003544 <HAL_InitTick+0x88>)
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	0019      	movs	r1, r3
 80034de:	23fa      	movs	r3, #250	; 0xfa
 80034e0:	0098      	lsls	r0, r3, #2
 80034e2:	f7fc fe2b 	bl	800013c <__udivsi3>
 80034e6:	0003      	movs	r3, r0
 80034e8:	0019      	movs	r1, r3
 80034ea:	0020      	movs	r0, r4
 80034ec:	f7fc fe26 	bl	800013c <__udivsi3>
 80034f0:	0003      	movs	r3, r0
 80034f2:	0018      	movs	r0, r3
 80034f4:	f000 f919 	bl	800372a <HAL_SYSTICK_Config>
 80034f8:	1e03      	subs	r3, r0, #0
 80034fa:	d112      	bne.n	8003522 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b03      	cmp	r3, #3
 8003500:	d80a      	bhi.n	8003518 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	2301      	movs	r3, #1
 8003506:	425b      	negs	r3, r3
 8003508:	2200      	movs	r2, #0
 800350a:	0018      	movs	r0, r3
 800350c:	f000 f8e8 	bl	80036e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003510:	4b0e      	ldr	r3, [pc, #56]	; (800354c <HAL_InitTick+0x90>)
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	e00d      	b.n	8003534 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003518:	230f      	movs	r3, #15
 800351a:	18fb      	adds	r3, r7, r3
 800351c:	2201      	movs	r2, #1
 800351e:	701a      	strb	r2, [r3, #0]
 8003520:	e008      	b.n	8003534 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003522:	230f      	movs	r3, #15
 8003524:	18fb      	adds	r3, r7, r3
 8003526:	2201      	movs	r2, #1
 8003528:	701a      	strb	r2, [r3, #0]
 800352a:	e003      	b.n	8003534 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800352c:	230f      	movs	r3, #15
 800352e:	18fb      	adds	r3, r7, r3
 8003530:	2201      	movs	r2, #1
 8003532:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003534:	230f      	movs	r3, #15
 8003536:	18fb      	adds	r3, r7, r3
 8003538:	781b      	ldrb	r3, [r3, #0]
}
 800353a:	0018      	movs	r0, r3
 800353c:	46bd      	mov	sp, r7
 800353e:	b005      	add	sp, #20
 8003540:	bd90      	pop	{r4, r7, pc}
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	20000018 	.word	0x20000018
 8003548:	20000010 	.word	0x20000010
 800354c:	20000014 	.word	0x20000014

08003550 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003554:	4b05      	ldr	r3, [pc, #20]	; (800356c <HAL_IncTick+0x1c>)
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	001a      	movs	r2, r3
 800355a:	4b05      	ldr	r3, [pc, #20]	; (8003570 <HAL_IncTick+0x20>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	18d2      	adds	r2, r2, r3
 8003560:	4b03      	ldr	r3, [pc, #12]	; (8003570 <HAL_IncTick+0x20>)
 8003562:	601a      	str	r2, [r3, #0]
}
 8003564:	46c0      	nop			; (mov r8, r8)
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	46c0      	nop			; (mov r8, r8)
 800356c:	20000018 	.word	0x20000018
 8003570:	20000b48 	.word	0x20000b48

08003574 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  return uwTick;
 8003578:	4b02      	ldr	r3, [pc, #8]	; (8003584 <HAL_GetTick+0x10>)
 800357a:	681b      	ldr	r3, [r3, #0]
}
 800357c:	0018      	movs	r0, r3
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	20000b48 	.word	0x20000b48

08003588 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	0002      	movs	r2, r0
 8003590:	1dfb      	adds	r3, r7, #7
 8003592:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003594:	1dfb      	adds	r3, r7, #7
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	2b7f      	cmp	r3, #127	; 0x7f
 800359a:	d809      	bhi.n	80035b0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800359c:	1dfb      	adds	r3, r7, #7
 800359e:	781b      	ldrb	r3, [r3, #0]
 80035a0:	001a      	movs	r2, r3
 80035a2:	231f      	movs	r3, #31
 80035a4:	401a      	ands	r2, r3
 80035a6:	4b04      	ldr	r3, [pc, #16]	; (80035b8 <__NVIC_EnableIRQ+0x30>)
 80035a8:	2101      	movs	r1, #1
 80035aa:	4091      	lsls	r1, r2
 80035ac:	000a      	movs	r2, r1
 80035ae:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80035b0:	46c0      	nop			; (mov r8, r8)
 80035b2:	46bd      	mov	sp, r7
 80035b4:	b002      	add	sp, #8
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	e000e100 	.word	0xe000e100

080035bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035bc:	b590      	push	{r4, r7, lr}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	0002      	movs	r2, r0
 80035c4:	6039      	str	r1, [r7, #0]
 80035c6:	1dfb      	adds	r3, r7, #7
 80035c8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80035ca:	1dfb      	adds	r3, r7, #7
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	2b7f      	cmp	r3, #127	; 0x7f
 80035d0:	d828      	bhi.n	8003624 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80035d2:	4a2f      	ldr	r2, [pc, #188]	; (8003690 <__NVIC_SetPriority+0xd4>)
 80035d4:	1dfb      	adds	r3, r7, #7
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	b25b      	sxtb	r3, r3
 80035da:	089b      	lsrs	r3, r3, #2
 80035dc:	33c0      	adds	r3, #192	; 0xc0
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	589b      	ldr	r3, [r3, r2]
 80035e2:	1dfa      	adds	r2, r7, #7
 80035e4:	7812      	ldrb	r2, [r2, #0]
 80035e6:	0011      	movs	r1, r2
 80035e8:	2203      	movs	r2, #3
 80035ea:	400a      	ands	r2, r1
 80035ec:	00d2      	lsls	r2, r2, #3
 80035ee:	21ff      	movs	r1, #255	; 0xff
 80035f0:	4091      	lsls	r1, r2
 80035f2:	000a      	movs	r2, r1
 80035f4:	43d2      	mvns	r2, r2
 80035f6:	401a      	ands	r2, r3
 80035f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	019b      	lsls	r3, r3, #6
 80035fe:	22ff      	movs	r2, #255	; 0xff
 8003600:	401a      	ands	r2, r3
 8003602:	1dfb      	adds	r3, r7, #7
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	0018      	movs	r0, r3
 8003608:	2303      	movs	r3, #3
 800360a:	4003      	ands	r3, r0
 800360c:	00db      	lsls	r3, r3, #3
 800360e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003610:	481f      	ldr	r0, [pc, #124]	; (8003690 <__NVIC_SetPriority+0xd4>)
 8003612:	1dfb      	adds	r3, r7, #7
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	b25b      	sxtb	r3, r3
 8003618:	089b      	lsrs	r3, r3, #2
 800361a:	430a      	orrs	r2, r1
 800361c:	33c0      	adds	r3, #192	; 0xc0
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003622:	e031      	b.n	8003688 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003624:	4a1b      	ldr	r2, [pc, #108]	; (8003694 <__NVIC_SetPriority+0xd8>)
 8003626:	1dfb      	adds	r3, r7, #7
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	0019      	movs	r1, r3
 800362c:	230f      	movs	r3, #15
 800362e:	400b      	ands	r3, r1
 8003630:	3b08      	subs	r3, #8
 8003632:	089b      	lsrs	r3, r3, #2
 8003634:	3306      	adds	r3, #6
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	18d3      	adds	r3, r2, r3
 800363a:	3304      	adds	r3, #4
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	1dfa      	adds	r2, r7, #7
 8003640:	7812      	ldrb	r2, [r2, #0]
 8003642:	0011      	movs	r1, r2
 8003644:	2203      	movs	r2, #3
 8003646:	400a      	ands	r2, r1
 8003648:	00d2      	lsls	r2, r2, #3
 800364a:	21ff      	movs	r1, #255	; 0xff
 800364c:	4091      	lsls	r1, r2
 800364e:	000a      	movs	r2, r1
 8003650:	43d2      	mvns	r2, r2
 8003652:	401a      	ands	r2, r3
 8003654:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	019b      	lsls	r3, r3, #6
 800365a:	22ff      	movs	r2, #255	; 0xff
 800365c:	401a      	ands	r2, r3
 800365e:	1dfb      	adds	r3, r7, #7
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	0018      	movs	r0, r3
 8003664:	2303      	movs	r3, #3
 8003666:	4003      	ands	r3, r0
 8003668:	00db      	lsls	r3, r3, #3
 800366a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800366c:	4809      	ldr	r0, [pc, #36]	; (8003694 <__NVIC_SetPriority+0xd8>)
 800366e:	1dfb      	adds	r3, r7, #7
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	001c      	movs	r4, r3
 8003674:	230f      	movs	r3, #15
 8003676:	4023      	ands	r3, r4
 8003678:	3b08      	subs	r3, #8
 800367a:	089b      	lsrs	r3, r3, #2
 800367c:	430a      	orrs	r2, r1
 800367e:	3306      	adds	r3, #6
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	18c3      	adds	r3, r0, r3
 8003684:	3304      	adds	r3, #4
 8003686:	601a      	str	r2, [r3, #0]
}
 8003688:	46c0      	nop			; (mov r8, r8)
 800368a:	46bd      	mov	sp, r7
 800368c:	b003      	add	sp, #12
 800368e:	bd90      	pop	{r4, r7, pc}
 8003690:	e000e100 	.word	0xe000e100
 8003694:	e000ed00 	.word	0xe000ed00

08003698 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	1e5a      	subs	r2, r3, #1
 80036a4:	2380      	movs	r3, #128	; 0x80
 80036a6:	045b      	lsls	r3, r3, #17
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d301      	bcc.n	80036b0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036ac:	2301      	movs	r3, #1
 80036ae:	e010      	b.n	80036d2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036b0:	4b0a      	ldr	r3, [pc, #40]	; (80036dc <SysTick_Config+0x44>)
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	3a01      	subs	r2, #1
 80036b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036b8:	2301      	movs	r3, #1
 80036ba:	425b      	negs	r3, r3
 80036bc:	2103      	movs	r1, #3
 80036be:	0018      	movs	r0, r3
 80036c0:	f7ff ff7c 	bl	80035bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036c4:	4b05      	ldr	r3, [pc, #20]	; (80036dc <SysTick_Config+0x44>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036ca:	4b04      	ldr	r3, [pc, #16]	; (80036dc <SysTick_Config+0x44>)
 80036cc:	2207      	movs	r2, #7
 80036ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	0018      	movs	r0, r3
 80036d4:	46bd      	mov	sp, r7
 80036d6:	b002      	add	sp, #8
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	e000e010 	.word	0xe000e010

080036e0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	607a      	str	r2, [r7, #4]
 80036ea:	210f      	movs	r1, #15
 80036ec:	187b      	adds	r3, r7, r1
 80036ee:	1c02      	adds	r2, r0, #0
 80036f0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80036f2:	68ba      	ldr	r2, [r7, #8]
 80036f4:	187b      	adds	r3, r7, r1
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	b25b      	sxtb	r3, r3
 80036fa:	0011      	movs	r1, r2
 80036fc:	0018      	movs	r0, r3
 80036fe:	f7ff ff5d 	bl	80035bc <__NVIC_SetPriority>
}
 8003702:	46c0      	nop			; (mov r8, r8)
 8003704:	46bd      	mov	sp, r7
 8003706:	b004      	add	sp, #16
 8003708:	bd80      	pop	{r7, pc}

0800370a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b082      	sub	sp, #8
 800370e:	af00      	add	r7, sp, #0
 8003710:	0002      	movs	r2, r0
 8003712:	1dfb      	adds	r3, r7, #7
 8003714:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003716:	1dfb      	adds	r3, r7, #7
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	b25b      	sxtb	r3, r3
 800371c:	0018      	movs	r0, r3
 800371e:	f7ff ff33 	bl	8003588 <__NVIC_EnableIRQ>
}
 8003722:	46c0      	nop			; (mov r8, r8)
 8003724:	46bd      	mov	sp, r7
 8003726:	b002      	add	sp, #8
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b082      	sub	sp, #8
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	0018      	movs	r0, r3
 8003736:	f7ff ffaf 	bl	8003698 <SysTick_Config>
 800373a:	0003      	movs	r3, r0
}
 800373c:	0018      	movs	r0, r3
 800373e:	46bd      	mov	sp, r7
 8003740:	b002      	add	sp, #8
 8003742:	bd80      	pop	{r7, pc}

08003744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b086      	sub	sp, #24
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800374e:	2300      	movs	r3, #0
 8003750:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003752:	e147      	b.n	80039e4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2101      	movs	r1, #1
 800375a:	697a      	ldr	r2, [r7, #20]
 800375c:	4091      	lsls	r1, r2
 800375e:	000a      	movs	r2, r1
 8003760:	4013      	ands	r3, r2
 8003762:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d100      	bne.n	800376c <HAL_GPIO_Init+0x28>
 800376a:	e138      	b.n	80039de <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	2203      	movs	r2, #3
 8003772:	4013      	ands	r3, r2
 8003774:	2b01      	cmp	r3, #1
 8003776:	d005      	beq.n	8003784 <HAL_GPIO_Init+0x40>
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2203      	movs	r2, #3
 800377e:	4013      	ands	r3, r2
 8003780:	2b02      	cmp	r3, #2
 8003782:	d130      	bne.n	80037e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	2203      	movs	r2, #3
 8003790:	409a      	lsls	r2, r3
 8003792:	0013      	movs	r3, r2
 8003794:	43da      	mvns	r2, r3
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	4013      	ands	r3, r2
 800379a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	68da      	ldr	r2, [r3, #12]
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	409a      	lsls	r2, r3
 80037a6:	0013      	movs	r3, r2
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037ba:	2201      	movs	r2, #1
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	409a      	lsls	r2, r3
 80037c0:	0013      	movs	r3, r2
 80037c2:	43da      	mvns	r2, r3
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	4013      	ands	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	091b      	lsrs	r3, r3, #4
 80037d0:	2201      	movs	r2, #1
 80037d2:	401a      	ands	r2, r3
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	409a      	lsls	r2, r3
 80037d8:	0013      	movs	r3, r2
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	4313      	orrs	r3, r2
 80037de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2203      	movs	r2, #3
 80037ec:	4013      	ands	r3, r2
 80037ee:	2b03      	cmp	r3, #3
 80037f0:	d017      	beq.n	8003822 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	2203      	movs	r2, #3
 80037fe:	409a      	lsls	r2, r3
 8003800:	0013      	movs	r3, r2
 8003802:	43da      	mvns	r2, r3
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	4013      	ands	r3, r2
 8003808:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	689a      	ldr	r2, [r3, #8]
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	409a      	lsls	r2, r3
 8003814:	0013      	movs	r3, r2
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	4313      	orrs	r3, r2
 800381a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	2203      	movs	r2, #3
 8003828:	4013      	ands	r3, r2
 800382a:	2b02      	cmp	r3, #2
 800382c:	d123      	bne.n	8003876 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	08da      	lsrs	r2, r3, #3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	3208      	adds	r2, #8
 8003836:	0092      	lsls	r2, r2, #2
 8003838:	58d3      	ldr	r3, [r2, r3]
 800383a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	2207      	movs	r2, #7
 8003840:	4013      	ands	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	220f      	movs	r2, #15
 8003846:	409a      	lsls	r2, r3
 8003848:	0013      	movs	r3, r2
 800384a:	43da      	mvns	r2, r3
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	4013      	ands	r3, r2
 8003850:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	691a      	ldr	r2, [r3, #16]
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	2107      	movs	r1, #7
 800385a:	400b      	ands	r3, r1
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	409a      	lsls	r2, r3
 8003860:	0013      	movs	r3, r2
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	4313      	orrs	r3, r2
 8003866:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	08da      	lsrs	r2, r3, #3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	3208      	adds	r2, #8
 8003870:	0092      	lsls	r2, r2, #2
 8003872:	6939      	ldr	r1, [r7, #16]
 8003874:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	2203      	movs	r2, #3
 8003882:	409a      	lsls	r2, r3
 8003884:	0013      	movs	r3, r2
 8003886:	43da      	mvns	r2, r3
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	4013      	ands	r3, r2
 800388c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	2203      	movs	r2, #3
 8003894:	401a      	ands	r2, r3
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	409a      	lsls	r2, r3
 800389c:	0013      	movs	r3, r2
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	693a      	ldr	r2, [r7, #16]
 80038a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	685a      	ldr	r2, [r3, #4]
 80038ae:	23c0      	movs	r3, #192	; 0xc0
 80038b0:	029b      	lsls	r3, r3, #10
 80038b2:	4013      	ands	r3, r2
 80038b4:	d100      	bne.n	80038b8 <HAL_GPIO_Init+0x174>
 80038b6:	e092      	b.n	80039de <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80038b8:	4a50      	ldr	r2, [pc, #320]	; (80039fc <HAL_GPIO_Init+0x2b8>)
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	089b      	lsrs	r3, r3, #2
 80038be:	3318      	adds	r3, #24
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	589b      	ldr	r3, [r3, r2]
 80038c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	2203      	movs	r2, #3
 80038ca:	4013      	ands	r3, r2
 80038cc:	00db      	lsls	r3, r3, #3
 80038ce:	220f      	movs	r2, #15
 80038d0:	409a      	lsls	r2, r3
 80038d2:	0013      	movs	r3, r2
 80038d4:	43da      	mvns	r2, r3
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	4013      	ands	r3, r2
 80038da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	23a0      	movs	r3, #160	; 0xa0
 80038e0:	05db      	lsls	r3, r3, #23
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d013      	beq.n	800390e <HAL_GPIO_Init+0x1ca>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a45      	ldr	r2, [pc, #276]	; (8003a00 <HAL_GPIO_Init+0x2bc>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d00d      	beq.n	800390a <HAL_GPIO_Init+0x1c6>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a44      	ldr	r2, [pc, #272]	; (8003a04 <HAL_GPIO_Init+0x2c0>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d007      	beq.n	8003906 <HAL_GPIO_Init+0x1c2>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a43      	ldr	r2, [pc, #268]	; (8003a08 <HAL_GPIO_Init+0x2c4>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d101      	bne.n	8003902 <HAL_GPIO_Init+0x1be>
 80038fe:	2303      	movs	r3, #3
 8003900:	e006      	b.n	8003910 <HAL_GPIO_Init+0x1cc>
 8003902:	2305      	movs	r3, #5
 8003904:	e004      	b.n	8003910 <HAL_GPIO_Init+0x1cc>
 8003906:	2302      	movs	r3, #2
 8003908:	e002      	b.n	8003910 <HAL_GPIO_Init+0x1cc>
 800390a:	2301      	movs	r3, #1
 800390c:	e000      	b.n	8003910 <HAL_GPIO_Init+0x1cc>
 800390e:	2300      	movs	r3, #0
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	2103      	movs	r1, #3
 8003914:	400a      	ands	r2, r1
 8003916:	00d2      	lsls	r2, r2, #3
 8003918:	4093      	lsls	r3, r2
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	4313      	orrs	r3, r2
 800391e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003920:	4936      	ldr	r1, [pc, #216]	; (80039fc <HAL_GPIO_Init+0x2b8>)
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	089b      	lsrs	r3, r3, #2
 8003926:	3318      	adds	r3, #24
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800392e:	4b33      	ldr	r3, [pc, #204]	; (80039fc <HAL_GPIO_Init+0x2b8>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	43da      	mvns	r2, r3
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	4013      	ands	r3, r2
 800393c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685a      	ldr	r2, [r3, #4]
 8003942:	2380      	movs	r3, #128	; 0x80
 8003944:	035b      	lsls	r3, r3, #13
 8003946:	4013      	ands	r3, r2
 8003948:	d003      	beq.n	8003952 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	4313      	orrs	r3, r2
 8003950:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003952:	4b2a      	ldr	r3, [pc, #168]	; (80039fc <HAL_GPIO_Init+0x2b8>)
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003958:	4b28      	ldr	r3, [pc, #160]	; (80039fc <HAL_GPIO_Init+0x2b8>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	43da      	mvns	r2, r3
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	4013      	ands	r3, r2
 8003966:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	2380      	movs	r3, #128	; 0x80
 800396e:	039b      	lsls	r3, r3, #14
 8003970:	4013      	ands	r3, r2
 8003972:	d003      	beq.n	800397c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	4313      	orrs	r3, r2
 800397a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800397c:	4b1f      	ldr	r3, [pc, #124]	; (80039fc <HAL_GPIO_Init+0x2b8>)
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003982:	4a1e      	ldr	r2, [pc, #120]	; (80039fc <HAL_GPIO_Init+0x2b8>)
 8003984:	2384      	movs	r3, #132	; 0x84
 8003986:	58d3      	ldr	r3, [r2, r3]
 8003988:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	43da      	mvns	r2, r3
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	4013      	ands	r3, r2
 8003992:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	2380      	movs	r3, #128	; 0x80
 800399a:	029b      	lsls	r3, r3, #10
 800399c:	4013      	ands	r3, r2
 800399e:	d003      	beq.n	80039a8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039a8:	4914      	ldr	r1, [pc, #80]	; (80039fc <HAL_GPIO_Init+0x2b8>)
 80039aa:	2284      	movs	r2, #132	; 0x84
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80039b0:	4a12      	ldr	r2, [pc, #72]	; (80039fc <HAL_GPIO_Init+0x2b8>)
 80039b2:	2380      	movs	r3, #128	; 0x80
 80039b4:	58d3      	ldr	r3, [r2, r3]
 80039b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	43da      	mvns	r2, r3
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	4013      	ands	r3, r2
 80039c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	2380      	movs	r3, #128	; 0x80
 80039c8:	025b      	lsls	r3, r3, #9
 80039ca:	4013      	ands	r3, r2
 80039cc:	d003      	beq.n	80039d6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80039d6:	4909      	ldr	r1, [pc, #36]	; (80039fc <HAL_GPIO_Init+0x2b8>)
 80039d8:	2280      	movs	r2, #128	; 0x80
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	3301      	adds	r3, #1
 80039e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	40da      	lsrs	r2, r3
 80039ec:	1e13      	subs	r3, r2, #0
 80039ee:	d000      	beq.n	80039f2 <HAL_GPIO_Init+0x2ae>
 80039f0:	e6b0      	b.n	8003754 <HAL_GPIO_Init+0x10>
  }
}
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	46c0      	nop			; (mov r8, r8)
 80039f6:	46bd      	mov	sp, r7
 80039f8:	b006      	add	sp, #24
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40021800 	.word	0x40021800
 8003a00:	50000400 	.word	0x50000400
 8003a04:	50000800 	.word	0x50000800
 8003a08:	50000c00 	.word	0x50000c00

08003a0c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a16:	2300      	movs	r3, #0
 8003a18:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003a1a:	e0b4      	b.n	8003b86 <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	409a      	lsls	r2, r3
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	4013      	ands	r3, r2
 8003a26:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d100      	bne.n	8003a30 <HAL_GPIO_DeInit+0x24>
 8003a2e:	e0a7      	b.n	8003b80 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8003a30:	4a5a      	ldr	r2, [pc, #360]	; (8003b9c <HAL_GPIO_DeInit+0x190>)
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	089b      	lsrs	r3, r3, #2
 8003a36:	3318      	adds	r3, #24
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	589b      	ldr	r3, [r3, r2]
 8003a3c:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	2203      	movs	r2, #3
 8003a42:	4013      	ands	r3, r2
 8003a44:	00db      	lsls	r3, r3, #3
 8003a46:	220f      	movs	r2, #15
 8003a48:	409a      	lsls	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	23a0      	movs	r3, #160	; 0xa0
 8003a54:	05db      	lsls	r3, r3, #23
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d013      	beq.n	8003a82 <HAL_GPIO_DeInit+0x76>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a50      	ldr	r2, [pc, #320]	; (8003ba0 <HAL_GPIO_DeInit+0x194>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d00d      	beq.n	8003a7e <HAL_GPIO_DeInit+0x72>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a4f      	ldr	r2, [pc, #316]	; (8003ba4 <HAL_GPIO_DeInit+0x198>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d007      	beq.n	8003a7a <HAL_GPIO_DeInit+0x6e>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a4e      	ldr	r2, [pc, #312]	; (8003ba8 <HAL_GPIO_DeInit+0x19c>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d101      	bne.n	8003a76 <HAL_GPIO_DeInit+0x6a>
 8003a72:	2303      	movs	r3, #3
 8003a74:	e006      	b.n	8003a84 <HAL_GPIO_DeInit+0x78>
 8003a76:	2305      	movs	r3, #5
 8003a78:	e004      	b.n	8003a84 <HAL_GPIO_DeInit+0x78>
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	e002      	b.n	8003a84 <HAL_GPIO_DeInit+0x78>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e000      	b.n	8003a84 <HAL_GPIO_DeInit+0x78>
 8003a82:	2300      	movs	r3, #0
 8003a84:	697a      	ldr	r2, [r7, #20]
 8003a86:	2103      	movs	r1, #3
 8003a88:	400a      	ands	r2, r1
 8003a8a:	00d2      	lsls	r2, r2, #3
 8003a8c:	4093      	lsls	r3, r2
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d136      	bne.n	8003b02 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003a94:	4a41      	ldr	r2, [pc, #260]	; (8003b9c <HAL_GPIO_DeInit+0x190>)
 8003a96:	2380      	movs	r3, #128	; 0x80
 8003a98:	58d3      	ldr	r3, [r2, r3]
 8003a9a:	693a      	ldr	r2, [r7, #16]
 8003a9c:	43d2      	mvns	r2, r2
 8003a9e:	493f      	ldr	r1, [pc, #252]	; (8003b9c <HAL_GPIO_DeInit+0x190>)
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	2280      	movs	r2, #128	; 0x80
 8003aa4:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8003aa6:	4a3d      	ldr	r2, [pc, #244]	; (8003b9c <HAL_GPIO_DeInit+0x190>)
 8003aa8:	2384      	movs	r3, #132	; 0x84
 8003aaa:	58d3      	ldr	r3, [r2, r3]
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	43d2      	mvns	r2, r2
 8003ab0:	493a      	ldr	r1, [pc, #232]	; (8003b9c <HAL_GPIO_DeInit+0x190>)
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	2284      	movs	r2, #132	; 0x84
 8003ab6:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003ab8:	4b38      	ldr	r3, [pc, #224]	; (8003b9c <HAL_GPIO_DeInit+0x190>)
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	43d9      	mvns	r1, r3
 8003ac0:	4b36      	ldr	r3, [pc, #216]	; (8003b9c <HAL_GPIO_DeInit+0x190>)
 8003ac2:	400a      	ands	r2, r1
 8003ac4:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8003ac6:	4b35      	ldr	r3, [pc, #212]	; (8003b9c <HAL_GPIO_DeInit+0x190>)
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	43d9      	mvns	r1, r3
 8003ace:	4b33      	ldr	r3, [pc, #204]	; (8003b9c <HAL_GPIO_DeInit+0x190>)
 8003ad0:	400a      	ands	r2, r1
 8003ad2:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	2203      	movs	r2, #3
 8003ad8:	4013      	ands	r3, r2
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	220f      	movs	r2, #15
 8003ade:	409a      	lsls	r2, r3
 8003ae0:	0013      	movs	r3, r2
 8003ae2:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8003ae4:	4a2d      	ldr	r2, [pc, #180]	; (8003b9c <HAL_GPIO_DeInit+0x190>)
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	089b      	lsrs	r3, r3, #2
 8003aea:	3318      	adds	r3, #24
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	589a      	ldr	r2, [r3, r2]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	43d9      	mvns	r1, r3
 8003af4:	4829      	ldr	r0, [pc, #164]	; (8003b9c <HAL_GPIO_DeInit+0x190>)
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	089b      	lsrs	r3, r3, #2
 8003afa:	400a      	ands	r2, r1
 8003afc:	3318      	adds	r3, #24
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	005b      	lsls	r3, r3, #1
 8003b0a:	2103      	movs	r1, #3
 8003b0c:	4099      	lsls	r1, r3
 8003b0e:	000b      	movs	r3, r1
 8003b10:	431a      	orrs	r2, r3
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	08da      	lsrs	r2, r3, #3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	3208      	adds	r2, #8
 8003b1e:	0092      	lsls	r2, r2, #2
 8003b20:	58d3      	ldr	r3, [r2, r3]
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	2107      	movs	r1, #7
 8003b26:	400a      	ands	r2, r1
 8003b28:	0092      	lsls	r2, r2, #2
 8003b2a:	210f      	movs	r1, #15
 8003b2c:	4091      	lsls	r1, r2
 8003b2e:	000a      	movs	r2, r1
 8003b30:	43d1      	mvns	r1, r2
 8003b32:	697a      	ldr	r2, [r7, #20]
 8003b34:	08d2      	lsrs	r2, r2, #3
 8003b36:	4019      	ands	r1, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3208      	adds	r2, #8
 8003b3c:	0092      	lsls	r2, r2, #2
 8003b3e:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	0052      	lsls	r2, r2, #1
 8003b48:	2103      	movs	r1, #3
 8003b4a:	4091      	lsls	r1, r2
 8003b4c:	000a      	movs	r2, r1
 8003b4e:	43d2      	mvns	r2, r2
 8003b50:	401a      	ands	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	2101      	movs	r1, #1
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	4091      	lsls	r1, r2
 8003b60:	000a      	movs	r2, r1
 8003b62:	43d2      	mvns	r2, r2
 8003b64:	401a      	ands	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	0052      	lsls	r2, r2, #1
 8003b72:	2103      	movs	r1, #3
 8003b74:	4091      	lsls	r1, r2
 8003b76:	000a      	movs	r2, r1
 8003b78:	43d2      	mvns	r2, r2
 8003b7a:	401a      	ands	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	3301      	adds	r3, #1
 8003b84:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003b86:	683a      	ldr	r2, [r7, #0]
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	40da      	lsrs	r2, r3
 8003b8c:	1e13      	subs	r3, r2, #0
 8003b8e:	d000      	beq.n	8003b92 <HAL_GPIO_DeInit+0x186>
 8003b90:	e744      	b.n	8003a1c <HAL_GPIO_DeInit+0x10>
  }
}
 8003b92:	46c0      	nop			; (mov r8, r8)
 8003b94:	46c0      	nop			; (mov r8, r8)
 8003b96:	46bd      	mov	sp, r7
 8003b98:	b006      	add	sp, #24
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40021800 	.word	0x40021800
 8003ba0:	50000400 	.word	0x50000400
 8003ba4:	50000800 	.word	0x50000800
 8003ba8:	50000c00 	.word	0x50000c00

08003bac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	0008      	movs	r0, r1
 8003bb6:	0011      	movs	r1, r2
 8003bb8:	1cbb      	adds	r3, r7, #2
 8003bba:	1c02      	adds	r2, r0, #0
 8003bbc:	801a      	strh	r2, [r3, #0]
 8003bbe:	1c7b      	adds	r3, r7, #1
 8003bc0:	1c0a      	adds	r2, r1, #0
 8003bc2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bc4:	1c7b      	adds	r3, r7, #1
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d004      	beq.n	8003bd6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bcc:	1cbb      	adds	r3, r7, #2
 8003bce:	881a      	ldrh	r2, [r3, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003bd4:	e003      	b.n	8003bde <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bd6:	1cbb      	adds	r3, r7, #2
 8003bd8:	881a      	ldrh	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003bde:	46c0      	nop			; (mov r8, r8)
 8003be0:	46bd      	mov	sp, r7
 8003be2:	b002      	add	sp, #8
 8003be4:	bd80      	pop	{r7, pc}
	...

08003be8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e082      	b.n	8003d00 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2241      	movs	r2, #65	; 0x41
 8003bfe:	5c9b      	ldrb	r3, [r3, r2]
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d107      	bne.n	8003c16 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2240      	movs	r2, #64	; 0x40
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	0018      	movs	r0, r3
 8003c12:	f7ff f927 	bl	8002e64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2241      	movs	r2, #65	; 0x41
 8003c1a:	2124      	movs	r1, #36	; 0x24
 8003c1c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2101      	movs	r1, #1
 8003c2a:	438a      	bics	r2, r1
 8003c2c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685a      	ldr	r2, [r3, #4]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4934      	ldr	r1, [pc, #208]	; (8003d08 <HAL_I2C_Init+0x120>)
 8003c38:	400a      	ands	r2, r1
 8003c3a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4931      	ldr	r1, [pc, #196]	; (8003d0c <HAL_I2C_Init+0x124>)
 8003c48:	400a      	ands	r2, r1
 8003c4a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d108      	bne.n	8003c66 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2180      	movs	r1, #128	; 0x80
 8003c5e:	0209      	lsls	r1, r1, #8
 8003c60:	430a      	orrs	r2, r1
 8003c62:	609a      	str	r2, [r3, #8]
 8003c64:	e007      	b.n	8003c76 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689a      	ldr	r2, [r3, #8]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2184      	movs	r1, #132	; 0x84
 8003c70:	0209      	lsls	r1, r1, #8
 8003c72:	430a      	orrs	r2, r1
 8003c74:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d104      	bne.n	8003c88 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2280      	movs	r2, #128	; 0x80
 8003c84:	0112      	lsls	r2, r2, #4
 8003c86:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	491f      	ldr	r1, [pc, #124]	; (8003d10 <HAL_I2C_Init+0x128>)
 8003c94:	430a      	orrs	r2, r1
 8003c96:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68da      	ldr	r2, [r3, #12]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	491a      	ldr	r1, [pc, #104]	; (8003d0c <HAL_I2C_Init+0x124>)
 8003ca4:	400a      	ands	r2, r1
 8003ca6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	691a      	ldr	r2, [r3, #16]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	431a      	orrs	r2, r3
 8003cb2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	699b      	ldr	r3, [r3, #24]
 8003cb8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	430a      	orrs	r2, r1
 8003cc0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69d9      	ldr	r1, [r3, #28]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a1a      	ldr	r2, [r3, #32]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2101      	movs	r1, #1
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2241      	movs	r2, #65	; 0x41
 8003cec:	2120      	movs	r1, #32
 8003cee:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2242      	movs	r2, #66	; 0x42
 8003cfa:	2100      	movs	r1, #0
 8003cfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	0018      	movs	r0, r3
 8003d02:	46bd      	mov	sp, r7
 8003d04:	b002      	add	sp, #8
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	f0ffffff 	.word	0xf0ffffff
 8003d0c:	ffff7fff 	.word	0xffff7fff
 8003d10:	02008000 	.word	0x02008000

08003d14 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2241      	movs	r2, #65	; 0x41
 8003d22:	5c9b      	ldrb	r3, [r3, r2]
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b20      	cmp	r3, #32
 8003d28:	d138      	bne.n	8003d9c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2240      	movs	r2, #64	; 0x40
 8003d2e:	5c9b      	ldrb	r3, [r3, r2]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d101      	bne.n	8003d38 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d34:	2302      	movs	r3, #2
 8003d36:	e032      	b.n	8003d9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2240      	movs	r2, #64	; 0x40
 8003d3c:	2101      	movs	r1, #1
 8003d3e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2241      	movs	r2, #65	; 0x41
 8003d44:	2124      	movs	r1, #36	; 0x24
 8003d46:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2101      	movs	r1, #1
 8003d54:	438a      	bics	r2, r1
 8003d56:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4911      	ldr	r1, [pc, #68]	; (8003da8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003d64:	400a      	ands	r2, r1
 8003d66:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6819      	ldr	r1, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	430a      	orrs	r2, r1
 8003d76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2101      	movs	r1, #1
 8003d84:	430a      	orrs	r2, r1
 8003d86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2241      	movs	r2, #65	; 0x41
 8003d8c:	2120      	movs	r1, #32
 8003d8e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2240      	movs	r2, #64	; 0x40
 8003d94:	2100      	movs	r1, #0
 8003d96:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	e000      	b.n	8003d9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d9c:	2302      	movs	r3, #2
  }
}
 8003d9e:	0018      	movs	r0, r3
 8003da0:	46bd      	mov	sp, r7
 8003da2:	b002      	add	sp, #8
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	46c0      	nop			; (mov r8, r8)
 8003da8:	ffffefff 	.word	0xffffefff

08003dac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2241      	movs	r2, #65	; 0x41
 8003dba:	5c9b      	ldrb	r3, [r3, r2]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b20      	cmp	r3, #32
 8003dc0:	d139      	bne.n	8003e36 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2240      	movs	r2, #64	; 0x40
 8003dc6:	5c9b      	ldrb	r3, [r3, r2]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d101      	bne.n	8003dd0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003dcc:	2302      	movs	r3, #2
 8003dce:	e033      	b.n	8003e38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2240      	movs	r2, #64	; 0x40
 8003dd4:	2101      	movs	r1, #1
 8003dd6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2241      	movs	r2, #65	; 0x41
 8003ddc:	2124      	movs	r1, #36	; 0x24
 8003dde:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2101      	movs	r1, #1
 8003dec:	438a      	bics	r2, r1
 8003dee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	4a11      	ldr	r2, [pc, #68]	; (8003e40 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	021b      	lsls	r3, r3, #8
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68fa      	ldr	r2, [r7, #12]
 8003e10:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2241      	movs	r2, #65	; 0x41
 8003e26:	2120      	movs	r1, #32
 8003e28:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2240      	movs	r2, #64	; 0x40
 8003e2e:	2100      	movs	r1, #0
 8003e30:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003e32:	2300      	movs	r3, #0
 8003e34:	e000      	b.n	8003e38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e36:	2302      	movs	r3, #2
  }
}
 8003e38:	0018      	movs	r0, r3
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	b004      	add	sp, #16
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	fffff0ff 	.word	0xfffff0ff

08003e44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003e4c:	4b19      	ldr	r3, [pc, #100]	; (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a19      	ldr	r2, [pc, #100]	; (8003eb8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003e52:	4013      	ands	r3, r2
 8003e54:	0019      	movs	r1, r3
 8003e56:	4b17      	ldr	r3, [pc, #92]	; (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	2380      	movs	r3, #128	; 0x80
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d11f      	bne.n	8003ea8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003e68:	4b14      	ldr	r3, [pc, #80]	; (8003ebc <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	0013      	movs	r3, r2
 8003e6e:	005b      	lsls	r3, r3, #1
 8003e70:	189b      	adds	r3, r3, r2
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	4912      	ldr	r1, [pc, #72]	; (8003ec0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003e76:	0018      	movs	r0, r3
 8003e78:	f7fc f960 	bl	800013c <__udivsi3>
 8003e7c:	0003      	movs	r3, r0
 8003e7e:	3301      	adds	r3, #1
 8003e80:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e82:	e008      	b.n	8003e96 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	60fb      	str	r3, [r7, #12]
 8003e90:	e001      	b.n	8003e96 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e009      	b.n	8003eaa <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e96:	4b07      	ldr	r3, [pc, #28]	; (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003e98:	695a      	ldr	r2, [r3, #20]
 8003e9a:	2380      	movs	r3, #128	; 0x80
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	401a      	ands	r2, r3
 8003ea0:	2380      	movs	r3, #128	; 0x80
 8003ea2:	00db      	lsls	r3, r3, #3
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d0ed      	beq.n	8003e84 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	0018      	movs	r0, r3
 8003eac:	46bd      	mov	sp, r7
 8003eae:	b004      	add	sp, #16
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	46c0      	nop			; (mov r8, r8)
 8003eb4:	40007000 	.word	0x40007000
 8003eb8:	fffff9ff 	.word	0xfffff9ff
 8003ebc:	20000010 	.word	0x20000010
 8003ec0:	000f4240 	.word	0x000f4240

08003ec4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003ec8:	4b03      	ldr	r3, [pc, #12]	; (8003ed8 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003eca:	689a      	ldr	r2, [r3, #8]
 8003ecc:	23e0      	movs	r3, #224	; 0xe0
 8003ece:	01db      	lsls	r3, r3, #7
 8003ed0:	4013      	ands	r3, r2
}
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	40021000 	.word	0x40021000

08003edc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b088      	sub	sp, #32
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d101      	bne.n	8003eee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e2fe      	b.n	80044ec <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	d100      	bne.n	8003efa <HAL_RCC_OscConfig+0x1e>
 8003ef8:	e07c      	b.n	8003ff4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003efa:	4bc3      	ldr	r3, [pc, #780]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	2238      	movs	r2, #56	; 0x38
 8003f00:	4013      	ands	r3, r2
 8003f02:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f04:	4bc0      	ldr	r3, [pc, #768]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	2203      	movs	r2, #3
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	2b10      	cmp	r3, #16
 8003f12:	d102      	bne.n	8003f1a <HAL_RCC_OscConfig+0x3e>
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	2b03      	cmp	r3, #3
 8003f18:	d002      	beq.n	8003f20 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	2b08      	cmp	r3, #8
 8003f1e:	d10b      	bne.n	8003f38 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f20:	4bb9      	ldr	r3, [pc, #740]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	2380      	movs	r3, #128	; 0x80
 8003f26:	029b      	lsls	r3, r3, #10
 8003f28:	4013      	ands	r3, r2
 8003f2a:	d062      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x116>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d15e      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e2d9      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	2380      	movs	r3, #128	; 0x80
 8003f3e:	025b      	lsls	r3, r3, #9
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d107      	bne.n	8003f54 <HAL_RCC_OscConfig+0x78>
 8003f44:	4bb0      	ldr	r3, [pc, #704]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	4baf      	ldr	r3, [pc, #700]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f4a:	2180      	movs	r1, #128	; 0x80
 8003f4c:	0249      	lsls	r1, r1, #9
 8003f4e:	430a      	orrs	r2, r1
 8003f50:	601a      	str	r2, [r3, #0]
 8003f52:	e020      	b.n	8003f96 <HAL_RCC_OscConfig+0xba>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685a      	ldr	r2, [r3, #4]
 8003f58:	23a0      	movs	r3, #160	; 0xa0
 8003f5a:	02db      	lsls	r3, r3, #11
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d10e      	bne.n	8003f7e <HAL_RCC_OscConfig+0xa2>
 8003f60:	4ba9      	ldr	r3, [pc, #676]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	4ba8      	ldr	r3, [pc, #672]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f66:	2180      	movs	r1, #128	; 0x80
 8003f68:	02c9      	lsls	r1, r1, #11
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	601a      	str	r2, [r3, #0]
 8003f6e:	4ba6      	ldr	r3, [pc, #664]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	4ba5      	ldr	r3, [pc, #660]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f74:	2180      	movs	r1, #128	; 0x80
 8003f76:	0249      	lsls	r1, r1, #9
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	601a      	str	r2, [r3, #0]
 8003f7c:	e00b      	b.n	8003f96 <HAL_RCC_OscConfig+0xba>
 8003f7e:	4ba2      	ldr	r3, [pc, #648]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	4ba1      	ldr	r3, [pc, #644]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f84:	49a1      	ldr	r1, [pc, #644]	; (800420c <HAL_RCC_OscConfig+0x330>)
 8003f86:	400a      	ands	r2, r1
 8003f88:	601a      	str	r2, [r3, #0]
 8003f8a:	4b9f      	ldr	r3, [pc, #636]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	4b9e      	ldr	r3, [pc, #632]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003f90:	499f      	ldr	r1, [pc, #636]	; (8004210 <HAL_RCC_OscConfig+0x334>)
 8003f92:	400a      	ands	r2, r1
 8003f94:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d014      	beq.n	8003fc8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f9e:	f7ff fae9 	bl	8003574 <HAL_GetTick>
 8003fa2:	0003      	movs	r3, r0
 8003fa4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fa8:	f7ff fae4 	bl	8003574 <HAL_GetTick>
 8003fac:	0002      	movs	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b64      	cmp	r3, #100	; 0x64
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e298      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fba:	4b93      	ldr	r3, [pc, #588]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	2380      	movs	r3, #128	; 0x80
 8003fc0:	029b      	lsls	r3, r3, #10
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	d0f0      	beq.n	8003fa8 <HAL_RCC_OscConfig+0xcc>
 8003fc6:	e015      	b.n	8003ff4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc8:	f7ff fad4 	bl	8003574 <HAL_GetTick>
 8003fcc:	0003      	movs	r3, r0
 8003fce:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fd0:	e008      	b.n	8003fe4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fd2:	f7ff facf 	bl	8003574 <HAL_GetTick>
 8003fd6:	0002      	movs	r2, r0
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	2b64      	cmp	r3, #100	; 0x64
 8003fde:	d901      	bls.n	8003fe4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e283      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fe4:	4b88      	ldr	r3, [pc, #544]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	2380      	movs	r3, #128	; 0x80
 8003fea:	029b      	lsls	r3, r3, #10
 8003fec:	4013      	ands	r3, r2
 8003fee:	d1f0      	bne.n	8003fd2 <HAL_RCC_OscConfig+0xf6>
 8003ff0:	e000      	b.n	8003ff4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ff2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2202      	movs	r2, #2
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	d100      	bne.n	8004000 <HAL_RCC_OscConfig+0x124>
 8003ffe:	e099      	b.n	8004134 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004000:	4b81      	ldr	r3, [pc, #516]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	2238      	movs	r2, #56	; 0x38
 8004006:	4013      	ands	r3, r2
 8004008:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800400a:	4b7f      	ldr	r3, [pc, #508]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	2203      	movs	r2, #3
 8004010:	4013      	ands	r3, r2
 8004012:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	2b10      	cmp	r3, #16
 8004018:	d102      	bne.n	8004020 <HAL_RCC_OscConfig+0x144>
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	2b02      	cmp	r3, #2
 800401e:	d002      	beq.n	8004026 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004020:	69bb      	ldr	r3, [r7, #24]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d135      	bne.n	8004092 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004026:	4b78      	ldr	r3, [pc, #480]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	2380      	movs	r3, #128	; 0x80
 800402c:	00db      	lsls	r3, r3, #3
 800402e:	4013      	ands	r3, r2
 8004030:	d005      	beq.n	800403e <HAL_RCC_OscConfig+0x162>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e256      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800403e:	4b72      	ldr	r3, [pc, #456]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	4a74      	ldr	r2, [pc, #464]	; (8004214 <HAL_RCC_OscConfig+0x338>)
 8004044:	4013      	ands	r3, r2
 8004046:	0019      	movs	r1, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	695b      	ldr	r3, [r3, #20]
 800404c:	021a      	lsls	r2, r3, #8
 800404e:	4b6e      	ldr	r3, [pc, #440]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8004050:	430a      	orrs	r2, r1
 8004052:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d112      	bne.n	8004080 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800405a:	4b6b      	ldr	r3, [pc, #428]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a6e      	ldr	r2, [pc, #440]	; (8004218 <HAL_RCC_OscConfig+0x33c>)
 8004060:	4013      	ands	r3, r2
 8004062:	0019      	movs	r1, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	691a      	ldr	r2, [r3, #16]
 8004068:	4b67      	ldr	r3, [pc, #412]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 800406a:	430a      	orrs	r2, r1
 800406c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800406e:	4b66      	ldr	r3, [pc, #408]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	0adb      	lsrs	r3, r3, #11
 8004074:	2207      	movs	r2, #7
 8004076:	4013      	ands	r3, r2
 8004078:	4a68      	ldr	r2, [pc, #416]	; (800421c <HAL_RCC_OscConfig+0x340>)
 800407a:	40da      	lsrs	r2, r3
 800407c:	4b68      	ldr	r3, [pc, #416]	; (8004220 <HAL_RCC_OscConfig+0x344>)
 800407e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004080:	4b68      	ldr	r3, [pc, #416]	; (8004224 <HAL_RCC_OscConfig+0x348>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	0018      	movs	r0, r3
 8004086:	f7ff fa19 	bl	80034bc <HAL_InitTick>
 800408a:	1e03      	subs	r3, r0, #0
 800408c:	d051      	beq.n	8004132 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e22c      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d030      	beq.n	80040fc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800409a:	4b5b      	ldr	r3, [pc, #364]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a5e      	ldr	r2, [pc, #376]	; (8004218 <HAL_RCC_OscConfig+0x33c>)
 80040a0:	4013      	ands	r3, r2
 80040a2:	0019      	movs	r1, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	691a      	ldr	r2, [r3, #16]
 80040a8:	4b57      	ldr	r3, [pc, #348]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 80040aa:	430a      	orrs	r2, r1
 80040ac:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80040ae:	4b56      	ldr	r3, [pc, #344]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	4b55      	ldr	r3, [pc, #340]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 80040b4:	2180      	movs	r1, #128	; 0x80
 80040b6:	0049      	lsls	r1, r1, #1
 80040b8:	430a      	orrs	r2, r1
 80040ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040bc:	f7ff fa5a 	bl	8003574 <HAL_GetTick>
 80040c0:	0003      	movs	r3, r0
 80040c2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040c4:	e008      	b.n	80040d8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040c6:	f7ff fa55 	bl	8003574 <HAL_GetTick>
 80040ca:	0002      	movs	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e209      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040d8:	4b4b      	ldr	r3, [pc, #300]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	2380      	movs	r3, #128	; 0x80
 80040de:	00db      	lsls	r3, r3, #3
 80040e0:	4013      	ands	r3, r2
 80040e2:	d0f0      	beq.n	80040c6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040e4:	4b48      	ldr	r3, [pc, #288]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	4a4a      	ldr	r2, [pc, #296]	; (8004214 <HAL_RCC_OscConfig+0x338>)
 80040ea:	4013      	ands	r3, r2
 80040ec:	0019      	movs	r1, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	021a      	lsls	r2, r3, #8
 80040f4:	4b44      	ldr	r3, [pc, #272]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 80040f6:	430a      	orrs	r2, r1
 80040f8:	605a      	str	r2, [r3, #4]
 80040fa:	e01b      	b.n	8004134 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80040fc:	4b42      	ldr	r3, [pc, #264]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	4b41      	ldr	r3, [pc, #260]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8004102:	4949      	ldr	r1, [pc, #292]	; (8004228 <HAL_RCC_OscConfig+0x34c>)
 8004104:	400a      	ands	r2, r1
 8004106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004108:	f7ff fa34 	bl	8003574 <HAL_GetTick>
 800410c:	0003      	movs	r3, r0
 800410e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004110:	e008      	b.n	8004124 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004112:	f7ff fa2f 	bl	8003574 <HAL_GetTick>
 8004116:	0002      	movs	r2, r0
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b02      	cmp	r3, #2
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e1e3      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004124:	4b38      	ldr	r3, [pc, #224]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	2380      	movs	r3, #128	; 0x80
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	4013      	ands	r3, r2
 800412e:	d1f0      	bne.n	8004112 <HAL_RCC_OscConfig+0x236>
 8004130:	e000      	b.n	8004134 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004132:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2208      	movs	r2, #8
 800413a:	4013      	ands	r3, r2
 800413c:	d047      	beq.n	80041ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800413e:	4b32      	ldr	r3, [pc, #200]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	2238      	movs	r2, #56	; 0x38
 8004144:	4013      	ands	r3, r2
 8004146:	2b18      	cmp	r3, #24
 8004148:	d10a      	bne.n	8004160 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800414a:	4b2f      	ldr	r3, [pc, #188]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 800414c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800414e:	2202      	movs	r2, #2
 8004150:	4013      	ands	r3, r2
 8004152:	d03c      	beq.n	80041ce <HAL_RCC_OscConfig+0x2f2>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d138      	bne.n	80041ce <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e1c5      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d019      	beq.n	800419c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004168:	4b27      	ldr	r3, [pc, #156]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 800416a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800416c:	4b26      	ldr	r3, [pc, #152]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 800416e:	2101      	movs	r1, #1
 8004170:	430a      	orrs	r2, r1
 8004172:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004174:	f7ff f9fe 	bl	8003574 <HAL_GetTick>
 8004178:	0003      	movs	r3, r0
 800417a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800417c:	e008      	b.n	8004190 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800417e:	f7ff f9f9 	bl	8003574 <HAL_GetTick>
 8004182:	0002      	movs	r2, r0
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b02      	cmp	r3, #2
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e1ad      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004190:	4b1d      	ldr	r3, [pc, #116]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 8004192:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004194:	2202      	movs	r2, #2
 8004196:	4013      	ands	r3, r2
 8004198:	d0f1      	beq.n	800417e <HAL_RCC_OscConfig+0x2a2>
 800419a:	e018      	b.n	80041ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800419c:	4b1a      	ldr	r3, [pc, #104]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 800419e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80041a0:	4b19      	ldr	r3, [pc, #100]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 80041a2:	2101      	movs	r1, #1
 80041a4:	438a      	bics	r2, r1
 80041a6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a8:	f7ff f9e4 	bl	8003574 <HAL_GetTick>
 80041ac:	0003      	movs	r3, r0
 80041ae:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041b0:	e008      	b.n	80041c4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041b2:	f7ff f9df 	bl	8003574 <HAL_GetTick>
 80041b6:	0002      	movs	r2, r0
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d901      	bls.n	80041c4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80041c0:	2303      	movs	r3, #3
 80041c2:	e193      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041c4:	4b10      	ldr	r3, [pc, #64]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 80041c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041c8:	2202      	movs	r2, #2
 80041ca:	4013      	ands	r3, r2
 80041cc:	d1f1      	bne.n	80041b2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2204      	movs	r2, #4
 80041d4:	4013      	ands	r3, r2
 80041d6:	d100      	bne.n	80041da <HAL_RCC_OscConfig+0x2fe>
 80041d8:	e0c6      	b.n	8004368 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041da:	231f      	movs	r3, #31
 80041dc:	18fb      	adds	r3, r7, r3
 80041de:	2200      	movs	r2, #0
 80041e0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80041e2:	4b09      	ldr	r3, [pc, #36]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	2238      	movs	r2, #56	; 0x38
 80041e8:	4013      	ands	r3, r2
 80041ea:	2b20      	cmp	r3, #32
 80041ec:	d11e      	bne.n	800422c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80041ee:	4b06      	ldr	r3, [pc, #24]	; (8004208 <HAL_RCC_OscConfig+0x32c>)
 80041f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f2:	2202      	movs	r2, #2
 80041f4:	4013      	ands	r3, r2
 80041f6:	d100      	bne.n	80041fa <HAL_RCC_OscConfig+0x31e>
 80041f8:	e0b6      	b.n	8004368 <HAL_RCC_OscConfig+0x48c>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d000      	beq.n	8004204 <HAL_RCC_OscConfig+0x328>
 8004202:	e0b1      	b.n	8004368 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e171      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
 8004208:	40021000 	.word	0x40021000
 800420c:	fffeffff 	.word	0xfffeffff
 8004210:	fffbffff 	.word	0xfffbffff
 8004214:	ffff80ff 	.word	0xffff80ff
 8004218:	ffffc7ff 	.word	0xffffc7ff
 800421c:	00f42400 	.word	0x00f42400
 8004220:	20000010 	.word	0x20000010
 8004224:	20000014 	.word	0x20000014
 8004228:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800422c:	4bb1      	ldr	r3, [pc, #708]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 800422e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004230:	2380      	movs	r3, #128	; 0x80
 8004232:	055b      	lsls	r3, r3, #21
 8004234:	4013      	ands	r3, r2
 8004236:	d101      	bne.n	800423c <HAL_RCC_OscConfig+0x360>
 8004238:	2301      	movs	r3, #1
 800423a:	e000      	b.n	800423e <HAL_RCC_OscConfig+0x362>
 800423c:	2300      	movs	r3, #0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d011      	beq.n	8004266 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004242:	4bac      	ldr	r3, [pc, #688]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004244:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004246:	4bab      	ldr	r3, [pc, #684]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004248:	2180      	movs	r1, #128	; 0x80
 800424a:	0549      	lsls	r1, r1, #21
 800424c:	430a      	orrs	r2, r1
 800424e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004250:	4ba8      	ldr	r3, [pc, #672]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004252:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004254:	2380      	movs	r3, #128	; 0x80
 8004256:	055b      	lsls	r3, r3, #21
 8004258:	4013      	ands	r3, r2
 800425a:	60fb      	str	r3, [r7, #12]
 800425c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800425e:	231f      	movs	r3, #31
 8004260:	18fb      	adds	r3, r7, r3
 8004262:	2201      	movs	r2, #1
 8004264:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004266:	4ba4      	ldr	r3, [pc, #656]	; (80044f8 <HAL_RCC_OscConfig+0x61c>)
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	2380      	movs	r3, #128	; 0x80
 800426c:	005b      	lsls	r3, r3, #1
 800426e:	4013      	ands	r3, r2
 8004270:	d11a      	bne.n	80042a8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004272:	4ba1      	ldr	r3, [pc, #644]	; (80044f8 <HAL_RCC_OscConfig+0x61c>)
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	4ba0      	ldr	r3, [pc, #640]	; (80044f8 <HAL_RCC_OscConfig+0x61c>)
 8004278:	2180      	movs	r1, #128	; 0x80
 800427a:	0049      	lsls	r1, r1, #1
 800427c:	430a      	orrs	r2, r1
 800427e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004280:	f7ff f978 	bl	8003574 <HAL_GetTick>
 8004284:	0003      	movs	r3, r0
 8004286:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004288:	e008      	b.n	800429c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800428a:	f7ff f973 	bl	8003574 <HAL_GetTick>
 800428e:	0002      	movs	r2, r0
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	2b02      	cmp	r3, #2
 8004296:	d901      	bls.n	800429c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e127      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800429c:	4b96      	ldr	r3, [pc, #600]	; (80044f8 <HAL_RCC_OscConfig+0x61c>)
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	2380      	movs	r3, #128	; 0x80
 80042a2:	005b      	lsls	r3, r3, #1
 80042a4:	4013      	ands	r3, r2
 80042a6:	d0f0      	beq.n	800428a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d106      	bne.n	80042be <HAL_RCC_OscConfig+0x3e2>
 80042b0:	4b90      	ldr	r3, [pc, #576]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80042b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042b4:	4b8f      	ldr	r3, [pc, #572]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80042b6:	2101      	movs	r1, #1
 80042b8:	430a      	orrs	r2, r1
 80042ba:	65da      	str	r2, [r3, #92]	; 0x5c
 80042bc:	e01c      	b.n	80042f8 <HAL_RCC_OscConfig+0x41c>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	2b05      	cmp	r3, #5
 80042c4:	d10c      	bne.n	80042e0 <HAL_RCC_OscConfig+0x404>
 80042c6:	4b8b      	ldr	r3, [pc, #556]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80042c8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042ca:	4b8a      	ldr	r3, [pc, #552]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80042cc:	2104      	movs	r1, #4
 80042ce:	430a      	orrs	r2, r1
 80042d0:	65da      	str	r2, [r3, #92]	; 0x5c
 80042d2:	4b88      	ldr	r3, [pc, #544]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80042d4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042d6:	4b87      	ldr	r3, [pc, #540]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80042d8:	2101      	movs	r1, #1
 80042da:	430a      	orrs	r2, r1
 80042dc:	65da      	str	r2, [r3, #92]	; 0x5c
 80042de:	e00b      	b.n	80042f8 <HAL_RCC_OscConfig+0x41c>
 80042e0:	4b84      	ldr	r3, [pc, #528]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80042e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042e4:	4b83      	ldr	r3, [pc, #524]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80042e6:	2101      	movs	r1, #1
 80042e8:	438a      	bics	r2, r1
 80042ea:	65da      	str	r2, [r3, #92]	; 0x5c
 80042ec:	4b81      	ldr	r3, [pc, #516]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80042ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042f0:	4b80      	ldr	r3, [pc, #512]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80042f2:	2104      	movs	r1, #4
 80042f4:	438a      	bics	r2, r1
 80042f6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d014      	beq.n	800432a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004300:	f7ff f938 	bl	8003574 <HAL_GetTick>
 8004304:	0003      	movs	r3, r0
 8004306:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004308:	e009      	b.n	800431e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800430a:	f7ff f933 	bl	8003574 <HAL_GetTick>
 800430e:	0002      	movs	r2, r0
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	4a79      	ldr	r2, [pc, #484]	; (80044fc <HAL_RCC_OscConfig+0x620>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e0e6      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800431e:	4b75      	ldr	r3, [pc, #468]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004320:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004322:	2202      	movs	r2, #2
 8004324:	4013      	ands	r3, r2
 8004326:	d0f0      	beq.n	800430a <HAL_RCC_OscConfig+0x42e>
 8004328:	e013      	b.n	8004352 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800432a:	f7ff f923 	bl	8003574 <HAL_GetTick>
 800432e:	0003      	movs	r3, r0
 8004330:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004332:	e009      	b.n	8004348 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004334:	f7ff f91e 	bl	8003574 <HAL_GetTick>
 8004338:	0002      	movs	r2, r0
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	4a6f      	ldr	r2, [pc, #444]	; (80044fc <HAL_RCC_OscConfig+0x620>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d901      	bls.n	8004348 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e0d1      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004348:	4b6a      	ldr	r3, [pc, #424]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 800434a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800434c:	2202      	movs	r2, #2
 800434e:	4013      	ands	r3, r2
 8004350:	d1f0      	bne.n	8004334 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004352:	231f      	movs	r3, #31
 8004354:	18fb      	adds	r3, r7, r3
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d105      	bne.n	8004368 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800435c:	4b65      	ldr	r3, [pc, #404]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 800435e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004360:	4b64      	ldr	r3, [pc, #400]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004362:	4967      	ldr	r1, [pc, #412]	; (8004500 <HAL_RCC_OscConfig+0x624>)
 8004364:	400a      	ands	r2, r1
 8004366:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	69db      	ldr	r3, [r3, #28]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d100      	bne.n	8004372 <HAL_RCC_OscConfig+0x496>
 8004370:	e0bb      	b.n	80044ea <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004372:	4b60      	ldr	r3, [pc, #384]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	2238      	movs	r2, #56	; 0x38
 8004378:	4013      	ands	r3, r2
 800437a:	2b10      	cmp	r3, #16
 800437c:	d100      	bne.n	8004380 <HAL_RCC_OscConfig+0x4a4>
 800437e:	e07b      	b.n	8004478 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	69db      	ldr	r3, [r3, #28]
 8004384:	2b02      	cmp	r3, #2
 8004386:	d156      	bne.n	8004436 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004388:	4b5a      	ldr	r3, [pc, #360]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	4b59      	ldr	r3, [pc, #356]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 800438e:	495d      	ldr	r1, [pc, #372]	; (8004504 <HAL_RCC_OscConfig+0x628>)
 8004390:	400a      	ands	r2, r1
 8004392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004394:	f7ff f8ee 	bl	8003574 <HAL_GetTick>
 8004398:	0003      	movs	r3, r0
 800439a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800439c:	e008      	b.n	80043b0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800439e:	f7ff f8e9 	bl	8003574 <HAL_GetTick>
 80043a2:	0002      	movs	r2, r0
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d901      	bls.n	80043b0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	e09d      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043b0:	4b50      	ldr	r3, [pc, #320]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	2380      	movs	r3, #128	; 0x80
 80043b6:	049b      	lsls	r3, r3, #18
 80043b8:	4013      	ands	r3, r2
 80043ba:	d1f0      	bne.n	800439e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043bc:	4b4d      	ldr	r3, [pc, #308]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	4a51      	ldr	r2, [pc, #324]	; (8004508 <HAL_RCC_OscConfig+0x62c>)
 80043c2:	4013      	ands	r3, r2
 80043c4:	0019      	movs	r1, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a1a      	ldr	r2, [r3, #32]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ce:	431a      	orrs	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d4:	021b      	lsls	r3, r3, #8
 80043d6:	431a      	orrs	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043dc:	431a      	orrs	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e2:	431a      	orrs	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043e8:	431a      	orrs	r2, r3
 80043ea:	4b42      	ldr	r3, [pc, #264]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80043ec:	430a      	orrs	r2, r1
 80043ee:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043f0:	4b40      	ldr	r3, [pc, #256]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	4b3f      	ldr	r3, [pc, #252]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 80043f6:	2180      	movs	r1, #128	; 0x80
 80043f8:	0449      	lsls	r1, r1, #17
 80043fa:	430a      	orrs	r2, r1
 80043fc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80043fe:	4b3d      	ldr	r3, [pc, #244]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004400:	68da      	ldr	r2, [r3, #12]
 8004402:	4b3c      	ldr	r3, [pc, #240]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004404:	2180      	movs	r1, #128	; 0x80
 8004406:	0549      	lsls	r1, r1, #21
 8004408:	430a      	orrs	r2, r1
 800440a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440c:	f7ff f8b2 	bl	8003574 <HAL_GetTick>
 8004410:	0003      	movs	r3, r0
 8004412:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004414:	e008      	b.n	8004428 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004416:	f7ff f8ad 	bl	8003574 <HAL_GetTick>
 800441a:	0002      	movs	r2, r0
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d901      	bls.n	8004428 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	e061      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004428:	4b32      	ldr	r3, [pc, #200]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	2380      	movs	r3, #128	; 0x80
 800442e:	049b      	lsls	r3, r3, #18
 8004430:	4013      	ands	r3, r2
 8004432:	d0f0      	beq.n	8004416 <HAL_RCC_OscConfig+0x53a>
 8004434:	e059      	b.n	80044ea <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004436:	4b2f      	ldr	r3, [pc, #188]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	4b2e      	ldr	r3, [pc, #184]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 800443c:	4931      	ldr	r1, [pc, #196]	; (8004504 <HAL_RCC_OscConfig+0x628>)
 800443e:	400a      	ands	r2, r1
 8004440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004442:	f7ff f897 	bl	8003574 <HAL_GetTick>
 8004446:	0003      	movs	r3, r0
 8004448:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800444a:	e008      	b.n	800445e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800444c:	f7ff f892 	bl	8003574 <HAL_GetTick>
 8004450:	0002      	movs	r2, r0
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	2b02      	cmp	r3, #2
 8004458:	d901      	bls.n	800445e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e046      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800445e:	4b25      	ldr	r3, [pc, #148]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	2380      	movs	r3, #128	; 0x80
 8004464:	049b      	lsls	r3, r3, #18
 8004466:	4013      	ands	r3, r2
 8004468:	d1f0      	bne.n	800444c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800446a:	4b22      	ldr	r3, [pc, #136]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 800446c:	68da      	ldr	r2, [r3, #12]
 800446e:	4b21      	ldr	r3, [pc, #132]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004470:	4926      	ldr	r1, [pc, #152]	; (800450c <HAL_RCC_OscConfig+0x630>)
 8004472:	400a      	ands	r2, r1
 8004474:	60da      	str	r2, [r3, #12]
 8004476:	e038      	b.n	80044ea <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	69db      	ldr	r3, [r3, #28]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d101      	bne.n	8004484 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e033      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004484:	4b1b      	ldr	r3, [pc, #108]	; (80044f4 <HAL_RCC_OscConfig+0x618>)
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	2203      	movs	r2, #3
 800448e:	401a      	ands	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6a1b      	ldr	r3, [r3, #32]
 8004494:	429a      	cmp	r2, r3
 8004496:	d126      	bne.n	80044e6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	2270      	movs	r2, #112	; 0x70
 800449c:	401a      	ands	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d11f      	bne.n	80044e6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044a6:	697a      	ldr	r2, [r7, #20]
 80044a8:	23fe      	movs	r3, #254	; 0xfe
 80044aa:	01db      	lsls	r3, r3, #7
 80044ac:	401a      	ands	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044b2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d116      	bne.n	80044e6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	23f8      	movs	r3, #248	; 0xf8
 80044bc:	039b      	lsls	r3, r3, #14
 80044be:	401a      	ands	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d10e      	bne.n	80044e6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80044c8:	697a      	ldr	r2, [r7, #20]
 80044ca:	23e0      	movs	r3, #224	; 0xe0
 80044cc:	051b      	lsls	r3, r3, #20
 80044ce:	401a      	ands	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d106      	bne.n	80044e6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	0f5b      	lsrs	r3, r3, #29
 80044dc:	075a      	lsls	r2, r3, #29
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d001      	beq.n	80044ea <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e000      	b.n	80044ec <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80044ea:	2300      	movs	r3, #0
}
 80044ec:	0018      	movs	r0, r3
 80044ee:	46bd      	mov	sp, r7
 80044f0:	b008      	add	sp, #32
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	40021000 	.word	0x40021000
 80044f8:	40007000 	.word	0x40007000
 80044fc:	00001388 	.word	0x00001388
 8004500:	efffffff 	.word	0xefffffff
 8004504:	feffffff 	.word	0xfeffffff
 8004508:	11c1808c 	.word	0x11c1808c
 800450c:	eefefffc 	.word	0xeefefffc

08004510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d101      	bne.n	8004524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e0e9      	b.n	80046f8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004524:	4b76      	ldr	r3, [pc, #472]	; (8004700 <HAL_RCC_ClockConfig+0x1f0>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2207      	movs	r2, #7
 800452a:	4013      	ands	r3, r2
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	429a      	cmp	r2, r3
 8004530:	d91e      	bls.n	8004570 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004532:	4b73      	ldr	r3, [pc, #460]	; (8004700 <HAL_RCC_ClockConfig+0x1f0>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2207      	movs	r2, #7
 8004538:	4393      	bics	r3, r2
 800453a:	0019      	movs	r1, r3
 800453c:	4b70      	ldr	r3, [pc, #448]	; (8004700 <HAL_RCC_ClockConfig+0x1f0>)
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	430a      	orrs	r2, r1
 8004542:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004544:	f7ff f816 	bl	8003574 <HAL_GetTick>
 8004548:	0003      	movs	r3, r0
 800454a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800454c:	e009      	b.n	8004562 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800454e:	f7ff f811 	bl	8003574 <HAL_GetTick>
 8004552:	0002      	movs	r2, r0
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	4a6a      	ldr	r2, [pc, #424]	; (8004704 <HAL_RCC_ClockConfig+0x1f4>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e0ca      	b.n	80046f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004562:	4b67      	ldr	r3, [pc, #412]	; (8004700 <HAL_RCC_ClockConfig+0x1f0>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2207      	movs	r2, #7
 8004568:	4013      	ands	r3, r2
 800456a:	683a      	ldr	r2, [r7, #0]
 800456c:	429a      	cmp	r2, r3
 800456e:	d1ee      	bne.n	800454e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2202      	movs	r2, #2
 8004576:	4013      	ands	r3, r2
 8004578:	d015      	beq.n	80045a6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2204      	movs	r2, #4
 8004580:	4013      	ands	r3, r2
 8004582:	d006      	beq.n	8004592 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004584:	4b60      	ldr	r3, [pc, #384]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 8004586:	689a      	ldr	r2, [r3, #8]
 8004588:	4b5f      	ldr	r3, [pc, #380]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 800458a:	21e0      	movs	r1, #224	; 0xe0
 800458c:	01c9      	lsls	r1, r1, #7
 800458e:	430a      	orrs	r2, r1
 8004590:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004592:	4b5d      	ldr	r3, [pc, #372]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	4a5d      	ldr	r2, [pc, #372]	; (800470c <HAL_RCC_ClockConfig+0x1fc>)
 8004598:	4013      	ands	r3, r2
 800459a:	0019      	movs	r1, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	4b59      	ldr	r3, [pc, #356]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 80045a2:	430a      	orrs	r2, r1
 80045a4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2201      	movs	r2, #1
 80045ac:	4013      	ands	r3, r2
 80045ae:	d057      	beq.n	8004660 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d107      	bne.n	80045c8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045b8:	4b53      	ldr	r3, [pc, #332]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	2380      	movs	r3, #128	; 0x80
 80045be:	029b      	lsls	r3, r3, #10
 80045c0:	4013      	ands	r3, r2
 80045c2:	d12b      	bne.n	800461c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e097      	b.n	80046f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d107      	bne.n	80045e0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045d0:	4b4d      	ldr	r3, [pc, #308]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	2380      	movs	r3, #128	; 0x80
 80045d6:	049b      	lsls	r3, r3, #18
 80045d8:	4013      	ands	r3, r2
 80045da:	d11f      	bne.n	800461c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e08b      	b.n	80046f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d107      	bne.n	80045f8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045e8:	4b47      	ldr	r3, [pc, #284]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	2380      	movs	r3, #128	; 0x80
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	4013      	ands	r3, r2
 80045f2:	d113      	bne.n	800461c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e07f      	b.n	80046f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	2b03      	cmp	r3, #3
 80045fe:	d106      	bne.n	800460e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004600:	4b41      	ldr	r3, [pc, #260]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 8004602:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004604:	2202      	movs	r2, #2
 8004606:	4013      	ands	r3, r2
 8004608:	d108      	bne.n	800461c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e074      	b.n	80046f8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800460e:	4b3e      	ldr	r3, [pc, #248]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 8004610:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004612:	2202      	movs	r2, #2
 8004614:	4013      	ands	r3, r2
 8004616:	d101      	bne.n	800461c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e06d      	b.n	80046f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800461c:	4b3a      	ldr	r3, [pc, #232]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	2207      	movs	r2, #7
 8004622:	4393      	bics	r3, r2
 8004624:	0019      	movs	r1, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685a      	ldr	r2, [r3, #4]
 800462a:	4b37      	ldr	r3, [pc, #220]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 800462c:	430a      	orrs	r2, r1
 800462e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004630:	f7fe ffa0 	bl	8003574 <HAL_GetTick>
 8004634:	0003      	movs	r3, r0
 8004636:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004638:	e009      	b.n	800464e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800463a:	f7fe ff9b 	bl	8003574 <HAL_GetTick>
 800463e:	0002      	movs	r2, r0
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	4a2f      	ldr	r2, [pc, #188]	; (8004704 <HAL_RCC_ClockConfig+0x1f4>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d901      	bls.n	800464e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e054      	b.n	80046f8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800464e:	4b2e      	ldr	r3, [pc, #184]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	2238      	movs	r2, #56	; 0x38
 8004654:	401a      	ands	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	00db      	lsls	r3, r3, #3
 800465c:	429a      	cmp	r2, r3
 800465e:	d1ec      	bne.n	800463a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004660:	4b27      	ldr	r3, [pc, #156]	; (8004700 <HAL_RCC_ClockConfig+0x1f0>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2207      	movs	r2, #7
 8004666:	4013      	ands	r3, r2
 8004668:	683a      	ldr	r2, [r7, #0]
 800466a:	429a      	cmp	r2, r3
 800466c:	d21e      	bcs.n	80046ac <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800466e:	4b24      	ldr	r3, [pc, #144]	; (8004700 <HAL_RCC_ClockConfig+0x1f0>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2207      	movs	r2, #7
 8004674:	4393      	bics	r3, r2
 8004676:	0019      	movs	r1, r3
 8004678:	4b21      	ldr	r3, [pc, #132]	; (8004700 <HAL_RCC_ClockConfig+0x1f0>)
 800467a:	683a      	ldr	r2, [r7, #0]
 800467c:	430a      	orrs	r2, r1
 800467e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004680:	f7fe ff78 	bl	8003574 <HAL_GetTick>
 8004684:	0003      	movs	r3, r0
 8004686:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004688:	e009      	b.n	800469e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800468a:	f7fe ff73 	bl	8003574 <HAL_GetTick>
 800468e:	0002      	movs	r2, r0
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	4a1b      	ldr	r2, [pc, #108]	; (8004704 <HAL_RCC_ClockConfig+0x1f4>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d901      	bls.n	800469e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e02c      	b.n	80046f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800469e:	4b18      	ldr	r3, [pc, #96]	; (8004700 <HAL_RCC_ClockConfig+0x1f0>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	2207      	movs	r2, #7
 80046a4:	4013      	ands	r3, r2
 80046a6:	683a      	ldr	r2, [r7, #0]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d1ee      	bne.n	800468a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2204      	movs	r2, #4
 80046b2:	4013      	ands	r3, r2
 80046b4:	d009      	beq.n	80046ca <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80046b6:	4b14      	ldr	r3, [pc, #80]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	4a15      	ldr	r2, [pc, #84]	; (8004710 <HAL_RCC_ClockConfig+0x200>)
 80046bc:	4013      	ands	r3, r2
 80046be:	0019      	movs	r1, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	68da      	ldr	r2, [r3, #12]
 80046c4:	4b10      	ldr	r3, [pc, #64]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 80046c6:	430a      	orrs	r2, r1
 80046c8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80046ca:	f000 f829 	bl	8004720 <HAL_RCC_GetSysClockFreq>
 80046ce:	0001      	movs	r1, r0
 80046d0:	4b0d      	ldr	r3, [pc, #52]	; (8004708 <HAL_RCC_ClockConfig+0x1f8>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	0a1b      	lsrs	r3, r3, #8
 80046d6:	220f      	movs	r2, #15
 80046d8:	401a      	ands	r2, r3
 80046da:	4b0e      	ldr	r3, [pc, #56]	; (8004714 <HAL_RCC_ClockConfig+0x204>)
 80046dc:	0092      	lsls	r2, r2, #2
 80046de:	58d3      	ldr	r3, [r2, r3]
 80046e0:	221f      	movs	r2, #31
 80046e2:	4013      	ands	r3, r2
 80046e4:	000a      	movs	r2, r1
 80046e6:	40da      	lsrs	r2, r3
 80046e8:	4b0b      	ldr	r3, [pc, #44]	; (8004718 <HAL_RCC_ClockConfig+0x208>)
 80046ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80046ec:	4b0b      	ldr	r3, [pc, #44]	; (800471c <HAL_RCC_ClockConfig+0x20c>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	0018      	movs	r0, r3
 80046f2:	f7fe fee3 	bl	80034bc <HAL_InitTick>
 80046f6:	0003      	movs	r3, r0
}
 80046f8:	0018      	movs	r0, r3
 80046fa:	46bd      	mov	sp, r7
 80046fc:	b004      	add	sp, #16
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	40022000 	.word	0x40022000
 8004704:	00001388 	.word	0x00001388
 8004708:	40021000 	.word	0x40021000
 800470c:	fffff0ff 	.word	0xfffff0ff
 8004710:	ffff8fff 	.word	0xffff8fff
 8004714:	0800f41c 	.word	0x0800f41c
 8004718:	20000010 	.word	0x20000010
 800471c:	20000014 	.word	0x20000014

08004720 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004726:	4b3c      	ldr	r3, [pc, #240]	; (8004818 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	2238      	movs	r2, #56	; 0x38
 800472c:	4013      	ands	r3, r2
 800472e:	d10f      	bne.n	8004750 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004730:	4b39      	ldr	r3, [pc, #228]	; (8004818 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	0adb      	lsrs	r3, r3, #11
 8004736:	2207      	movs	r2, #7
 8004738:	4013      	ands	r3, r2
 800473a:	2201      	movs	r2, #1
 800473c:	409a      	lsls	r2, r3
 800473e:	0013      	movs	r3, r2
 8004740:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004742:	6839      	ldr	r1, [r7, #0]
 8004744:	4835      	ldr	r0, [pc, #212]	; (800481c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004746:	f7fb fcf9 	bl	800013c <__udivsi3>
 800474a:	0003      	movs	r3, r0
 800474c:	613b      	str	r3, [r7, #16]
 800474e:	e05d      	b.n	800480c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004750:	4b31      	ldr	r3, [pc, #196]	; (8004818 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	2238      	movs	r2, #56	; 0x38
 8004756:	4013      	ands	r3, r2
 8004758:	2b08      	cmp	r3, #8
 800475a:	d102      	bne.n	8004762 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800475c:	4b30      	ldr	r3, [pc, #192]	; (8004820 <HAL_RCC_GetSysClockFreq+0x100>)
 800475e:	613b      	str	r3, [r7, #16]
 8004760:	e054      	b.n	800480c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004762:	4b2d      	ldr	r3, [pc, #180]	; (8004818 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	2238      	movs	r2, #56	; 0x38
 8004768:	4013      	ands	r3, r2
 800476a:	2b10      	cmp	r3, #16
 800476c:	d138      	bne.n	80047e0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800476e:	4b2a      	ldr	r3, [pc, #168]	; (8004818 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	2203      	movs	r2, #3
 8004774:	4013      	ands	r3, r2
 8004776:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004778:	4b27      	ldr	r3, [pc, #156]	; (8004818 <HAL_RCC_GetSysClockFreq+0xf8>)
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	091b      	lsrs	r3, r3, #4
 800477e:	2207      	movs	r2, #7
 8004780:	4013      	ands	r3, r2
 8004782:	3301      	adds	r3, #1
 8004784:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2b03      	cmp	r3, #3
 800478a:	d10d      	bne.n	80047a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800478c:	68b9      	ldr	r1, [r7, #8]
 800478e:	4824      	ldr	r0, [pc, #144]	; (8004820 <HAL_RCC_GetSysClockFreq+0x100>)
 8004790:	f7fb fcd4 	bl	800013c <__udivsi3>
 8004794:	0003      	movs	r3, r0
 8004796:	0019      	movs	r1, r3
 8004798:	4b1f      	ldr	r3, [pc, #124]	; (8004818 <HAL_RCC_GetSysClockFreq+0xf8>)
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	0a1b      	lsrs	r3, r3, #8
 800479e:	227f      	movs	r2, #127	; 0x7f
 80047a0:	4013      	ands	r3, r2
 80047a2:	434b      	muls	r3, r1
 80047a4:	617b      	str	r3, [r7, #20]
        break;
 80047a6:	e00d      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80047a8:	68b9      	ldr	r1, [r7, #8]
 80047aa:	481c      	ldr	r0, [pc, #112]	; (800481c <HAL_RCC_GetSysClockFreq+0xfc>)
 80047ac:	f7fb fcc6 	bl	800013c <__udivsi3>
 80047b0:	0003      	movs	r3, r0
 80047b2:	0019      	movs	r1, r3
 80047b4:	4b18      	ldr	r3, [pc, #96]	; (8004818 <HAL_RCC_GetSysClockFreq+0xf8>)
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	0a1b      	lsrs	r3, r3, #8
 80047ba:	227f      	movs	r2, #127	; 0x7f
 80047bc:	4013      	ands	r3, r2
 80047be:	434b      	muls	r3, r1
 80047c0:	617b      	str	r3, [r7, #20]
        break;
 80047c2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80047c4:	4b14      	ldr	r3, [pc, #80]	; (8004818 <HAL_RCC_GetSysClockFreq+0xf8>)
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	0f5b      	lsrs	r3, r3, #29
 80047ca:	2207      	movs	r2, #7
 80047cc:	4013      	ands	r3, r2
 80047ce:	3301      	adds	r3, #1
 80047d0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80047d2:	6879      	ldr	r1, [r7, #4]
 80047d4:	6978      	ldr	r0, [r7, #20]
 80047d6:	f7fb fcb1 	bl	800013c <__udivsi3>
 80047da:	0003      	movs	r3, r0
 80047dc:	613b      	str	r3, [r7, #16]
 80047de:	e015      	b.n	800480c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80047e0:	4b0d      	ldr	r3, [pc, #52]	; (8004818 <HAL_RCC_GetSysClockFreq+0xf8>)
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	2238      	movs	r2, #56	; 0x38
 80047e6:	4013      	ands	r3, r2
 80047e8:	2b20      	cmp	r3, #32
 80047ea:	d103      	bne.n	80047f4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80047ec:	2380      	movs	r3, #128	; 0x80
 80047ee:	021b      	lsls	r3, r3, #8
 80047f0:	613b      	str	r3, [r7, #16]
 80047f2:	e00b      	b.n	800480c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80047f4:	4b08      	ldr	r3, [pc, #32]	; (8004818 <HAL_RCC_GetSysClockFreq+0xf8>)
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	2238      	movs	r2, #56	; 0x38
 80047fa:	4013      	ands	r3, r2
 80047fc:	2b18      	cmp	r3, #24
 80047fe:	d103      	bne.n	8004808 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004800:	23fa      	movs	r3, #250	; 0xfa
 8004802:	01db      	lsls	r3, r3, #7
 8004804:	613b      	str	r3, [r7, #16]
 8004806:	e001      	b.n	800480c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004808:	2300      	movs	r3, #0
 800480a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800480c:	693b      	ldr	r3, [r7, #16]
}
 800480e:	0018      	movs	r0, r3
 8004810:	46bd      	mov	sp, r7
 8004812:	b006      	add	sp, #24
 8004814:	bd80      	pop	{r7, pc}
 8004816:	46c0      	nop			; (mov r8, r8)
 8004818:	40021000 	.word	0x40021000
 800481c:	00f42400 	.word	0x00f42400
 8004820:	007a1200 	.word	0x007a1200

08004824 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004828:	4b02      	ldr	r3, [pc, #8]	; (8004834 <HAL_RCC_GetHCLKFreq+0x10>)
 800482a:	681b      	ldr	r3, [r3, #0]
}
 800482c:	0018      	movs	r0, r3
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	46c0      	nop			; (mov r8, r8)
 8004834:	20000010 	.word	0x20000010

08004838 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004838:	b5b0      	push	{r4, r5, r7, lr}
 800483a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800483c:	f7ff fff2 	bl	8004824 <HAL_RCC_GetHCLKFreq>
 8004840:	0004      	movs	r4, r0
 8004842:	f7ff fb3f 	bl	8003ec4 <LL_RCC_GetAPB1Prescaler>
 8004846:	0003      	movs	r3, r0
 8004848:	0b1a      	lsrs	r2, r3, #12
 800484a:	4b05      	ldr	r3, [pc, #20]	; (8004860 <HAL_RCC_GetPCLK1Freq+0x28>)
 800484c:	0092      	lsls	r2, r2, #2
 800484e:	58d3      	ldr	r3, [r2, r3]
 8004850:	221f      	movs	r2, #31
 8004852:	4013      	ands	r3, r2
 8004854:	40dc      	lsrs	r4, r3
 8004856:	0023      	movs	r3, r4
}
 8004858:	0018      	movs	r0, r3
 800485a:	46bd      	mov	sp, r7
 800485c:	bdb0      	pop	{r4, r5, r7, pc}
 800485e:	46c0      	nop			; (mov r8, r8)
 8004860:	0800f45c 	.word	0x0800f45c

08004864 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800486c:	2313      	movs	r3, #19
 800486e:	18fb      	adds	r3, r7, r3
 8004870:	2200      	movs	r2, #0
 8004872:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004874:	2312      	movs	r3, #18
 8004876:	18fb      	adds	r3, r7, r3
 8004878:	2200      	movs	r2, #0
 800487a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	2380      	movs	r3, #128	; 0x80
 8004882:	029b      	lsls	r3, r3, #10
 8004884:	4013      	ands	r3, r2
 8004886:	d100      	bne.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004888:	e0a3      	b.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800488a:	2011      	movs	r0, #17
 800488c:	183b      	adds	r3, r7, r0
 800488e:	2200      	movs	r2, #0
 8004890:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004892:	4bc3      	ldr	r3, [pc, #780]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004894:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004896:	2380      	movs	r3, #128	; 0x80
 8004898:	055b      	lsls	r3, r3, #21
 800489a:	4013      	ands	r3, r2
 800489c:	d110      	bne.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800489e:	4bc0      	ldr	r3, [pc, #768]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048a2:	4bbf      	ldr	r3, [pc, #764]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048a4:	2180      	movs	r1, #128	; 0x80
 80048a6:	0549      	lsls	r1, r1, #21
 80048a8:	430a      	orrs	r2, r1
 80048aa:	63da      	str	r2, [r3, #60]	; 0x3c
 80048ac:	4bbc      	ldr	r3, [pc, #752]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80048ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048b0:	2380      	movs	r3, #128	; 0x80
 80048b2:	055b      	lsls	r3, r3, #21
 80048b4:	4013      	ands	r3, r2
 80048b6:	60bb      	str	r3, [r7, #8]
 80048b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048ba:	183b      	adds	r3, r7, r0
 80048bc:	2201      	movs	r2, #1
 80048be:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048c0:	4bb8      	ldr	r3, [pc, #736]	; (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	4bb7      	ldr	r3, [pc, #732]	; (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80048c6:	2180      	movs	r1, #128	; 0x80
 80048c8:	0049      	lsls	r1, r1, #1
 80048ca:	430a      	orrs	r2, r1
 80048cc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048ce:	f7fe fe51 	bl	8003574 <HAL_GetTick>
 80048d2:	0003      	movs	r3, r0
 80048d4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048d6:	e00b      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048d8:	f7fe fe4c 	bl	8003574 <HAL_GetTick>
 80048dc:	0002      	movs	r2, r0
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d904      	bls.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80048e6:	2313      	movs	r3, #19
 80048e8:	18fb      	adds	r3, r7, r3
 80048ea:	2203      	movs	r2, #3
 80048ec:	701a      	strb	r2, [r3, #0]
        break;
 80048ee:	e005      	b.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048f0:	4bac      	ldr	r3, [pc, #688]	; (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	2380      	movs	r3, #128	; 0x80
 80048f6:	005b      	lsls	r3, r3, #1
 80048f8:	4013      	ands	r3, r2
 80048fa:	d0ed      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80048fc:	2313      	movs	r3, #19
 80048fe:	18fb      	adds	r3, r7, r3
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d154      	bne.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004906:	4ba6      	ldr	r3, [pc, #664]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004908:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800490a:	23c0      	movs	r3, #192	; 0xc0
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4013      	ands	r3, r2
 8004910:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d019      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	429a      	cmp	r2, r3
 8004920:	d014      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004922:	4b9f      	ldr	r3, [pc, #636]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004926:	4aa0      	ldr	r2, [pc, #640]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004928:	4013      	ands	r3, r2
 800492a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800492c:	4b9c      	ldr	r3, [pc, #624]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800492e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004930:	4b9b      	ldr	r3, [pc, #620]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004932:	2180      	movs	r1, #128	; 0x80
 8004934:	0249      	lsls	r1, r1, #9
 8004936:	430a      	orrs	r2, r1
 8004938:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800493a:	4b99      	ldr	r3, [pc, #612]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800493c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800493e:	4b98      	ldr	r3, [pc, #608]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004940:	499a      	ldr	r1, [pc, #616]	; (8004bac <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004942:	400a      	ands	r2, r1
 8004944:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004946:	4b96      	ldr	r3, [pc, #600]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004948:	697a      	ldr	r2, [r7, #20]
 800494a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	2201      	movs	r2, #1
 8004950:	4013      	ands	r3, r2
 8004952:	d016      	beq.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004954:	f7fe fe0e 	bl	8003574 <HAL_GetTick>
 8004958:	0003      	movs	r3, r0
 800495a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800495c:	e00c      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800495e:	f7fe fe09 	bl	8003574 <HAL_GetTick>
 8004962:	0002      	movs	r2, r0
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	4a91      	ldr	r2, [pc, #580]	; (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d904      	bls.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800496e:	2313      	movs	r3, #19
 8004970:	18fb      	adds	r3, r7, r3
 8004972:	2203      	movs	r2, #3
 8004974:	701a      	strb	r2, [r3, #0]
            break;
 8004976:	e004      	b.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004978:	4b89      	ldr	r3, [pc, #548]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800497a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800497c:	2202      	movs	r2, #2
 800497e:	4013      	ands	r3, r2
 8004980:	d0ed      	beq.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004982:	2313      	movs	r3, #19
 8004984:	18fb      	adds	r3, r7, r3
 8004986:	781b      	ldrb	r3, [r3, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d10a      	bne.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800498c:	4b84      	ldr	r3, [pc, #528]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800498e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004990:	4a85      	ldr	r2, [pc, #532]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004992:	4013      	ands	r3, r2
 8004994:	0019      	movs	r1, r3
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800499a:	4b81      	ldr	r3, [pc, #516]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800499c:	430a      	orrs	r2, r1
 800499e:	65da      	str	r2, [r3, #92]	; 0x5c
 80049a0:	e00c      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049a2:	2312      	movs	r3, #18
 80049a4:	18fb      	adds	r3, r7, r3
 80049a6:	2213      	movs	r2, #19
 80049a8:	18ba      	adds	r2, r7, r2
 80049aa:	7812      	ldrb	r2, [r2, #0]
 80049ac:	701a      	strb	r2, [r3, #0]
 80049ae:	e005      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b0:	2312      	movs	r3, #18
 80049b2:	18fb      	adds	r3, r7, r3
 80049b4:	2213      	movs	r2, #19
 80049b6:	18ba      	adds	r2, r7, r2
 80049b8:	7812      	ldrb	r2, [r2, #0]
 80049ba:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80049bc:	2311      	movs	r3, #17
 80049be:	18fb      	adds	r3, r7, r3
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d105      	bne.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049c6:	4b76      	ldr	r3, [pc, #472]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049ca:	4b75      	ldr	r3, [pc, #468]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049cc:	4979      	ldr	r1, [pc, #484]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80049ce:	400a      	ands	r2, r1
 80049d0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2201      	movs	r2, #1
 80049d8:	4013      	ands	r3, r2
 80049da:	d009      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049dc:	4b70      	ldr	r3, [pc, #448]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e0:	2203      	movs	r2, #3
 80049e2:	4393      	bics	r3, r2
 80049e4:	0019      	movs	r1, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	4b6d      	ldr	r3, [pc, #436]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049ec:	430a      	orrs	r2, r1
 80049ee:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2202      	movs	r2, #2
 80049f6:	4013      	ands	r3, r2
 80049f8:	d009      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049fa:	4b69      	ldr	r3, [pc, #420]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80049fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fe:	220c      	movs	r2, #12
 8004a00:	4393      	bics	r3, r2
 8004a02:	0019      	movs	r1, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689a      	ldr	r2, [r3, #8]
 8004a08:	4b65      	ldr	r3, [pc, #404]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a0a:	430a      	orrs	r2, r1
 8004a0c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2210      	movs	r2, #16
 8004a14:	4013      	ands	r3, r2
 8004a16:	d009      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a18:	4b61      	ldr	r3, [pc, #388]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a1c:	4a66      	ldr	r2, [pc, #408]	; (8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8004a1e:	4013      	ands	r3, r2
 8004a20:	0019      	movs	r1, r3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	68da      	ldr	r2, [r3, #12]
 8004a26:	4b5e      	ldr	r3, [pc, #376]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	2380      	movs	r3, #128	; 0x80
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	4013      	ands	r3, r2
 8004a36:	d009      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a38:	4b59      	ldr	r3, [pc, #356]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a3c:	4a5f      	ldr	r2, [pc, #380]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a3e:	4013      	ands	r3, r2
 8004a40:	0019      	movs	r1, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	699a      	ldr	r2, [r3, #24]
 8004a46:	4b56      	ldr	r3, [pc, #344]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	2380      	movs	r3, #128	; 0x80
 8004a52:	00db      	lsls	r3, r3, #3
 8004a54:	4013      	ands	r3, r2
 8004a56:	d009      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a58:	4b51      	ldr	r3, [pc, #324]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a5c:	4a58      	ldr	r2, [pc, #352]	; (8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a5e:	4013      	ands	r3, r2
 8004a60:	0019      	movs	r1, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	69da      	ldr	r2, [r3, #28]
 8004a66:	4b4e      	ldr	r3, [pc, #312]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a68:	430a      	orrs	r2, r1
 8004a6a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2220      	movs	r2, #32
 8004a72:	4013      	ands	r3, r2
 8004a74:	d009      	beq.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a76:	4b4a      	ldr	r3, [pc, #296]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a7a:	4a52      	ldr	r2, [pc, #328]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	0019      	movs	r1, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	691a      	ldr	r2, [r3, #16]
 8004a84:	4b46      	ldr	r3, [pc, #280]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a86:	430a      	orrs	r2, r1
 8004a88:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	2380      	movs	r3, #128	; 0x80
 8004a90:	01db      	lsls	r3, r3, #7
 8004a92:	4013      	ands	r3, r2
 8004a94:	d015      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a96:	4b42      	ldr	r3, [pc, #264]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	0899      	lsrs	r1, r3, #2
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a1a      	ldr	r2, [r3, #32]
 8004aa2:	4b3f      	ldr	r3, [pc, #252]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a1a      	ldr	r2, [r3, #32]
 8004aac:	2380      	movs	r3, #128	; 0x80
 8004aae:	05db      	lsls	r3, r3, #23
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d106      	bne.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004ab4:	4b3a      	ldr	r3, [pc, #232]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ab6:	68da      	ldr	r2, [r3, #12]
 8004ab8:	4b39      	ldr	r3, [pc, #228]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004aba:	2180      	movs	r1, #128	; 0x80
 8004abc:	0249      	lsls	r1, r1, #9
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	2380      	movs	r3, #128	; 0x80
 8004ac8:	031b      	lsls	r3, r3, #12
 8004aca:	4013      	ands	r3, r2
 8004acc:	d009      	beq.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004ace:	4b34      	ldr	r3, [pc, #208]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad2:	2240      	movs	r2, #64	; 0x40
 8004ad4:	4393      	bics	r3, r2
 8004ad6:	0019      	movs	r1, r3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004adc:	4b30      	ldr	r3, [pc, #192]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ade:	430a      	orrs	r2, r1
 8004ae0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	2380      	movs	r3, #128	; 0x80
 8004ae8:	039b      	lsls	r3, r3, #14
 8004aea:	4013      	ands	r3, r2
 8004aec:	d016      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004aee:	4b2c      	ldr	r3, [pc, #176]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004af2:	4a35      	ldr	r2, [pc, #212]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004af4:	4013      	ands	r3, r2
 8004af6:	0019      	movs	r1, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004afc:	4b28      	ldr	r3, [pc, #160]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004afe:	430a      	orrs	r2, r1
 8004b00:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b06:	2380      	movs	r3, #128	; 0x80
 8004b08:	03db      	lsls	r3, r3, #15
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d106      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004b0e:	4b24      	ldr	r3, [pc, #144]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b10:	68da      	ldr	r2, [r3, #12]
 8004b12:	4b23      	ldr	r3, [pc, #140]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b14:	2180      	movs	r1, #128	; 0x80
 8004b16:	0449      	lsls	r1, r1, #17
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	2380      	movs	r3, #128	; 0x80
 8004b22:	03db      	lsls	r3, r3, #15
 8004b24:	4013      	ands	r3, r2
 8004b26:	d016      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004b28:	4b1d      	ldr	r3, [pc, #116]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b2c:	4a27      	ldr	r2, [pc, #156]	; (8004bcc <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8004b2e:	4013      	ands	r3, r2
 8004b30:	0019      	movs	r1, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b36:	4b1a      	ldr	r3, [pc, #104]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b40:	2380      	movs	r3, #128	; 0x80
 8004b42:	045b      	lsls	r3, r3, #17
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d106      	bne.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004b48:	4b15      	ldr	r3, [pc, #84]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b4a:	68da      	ldr	r2, [r3, #12]
 8004b4c:	4b14      	ldr	r3, [pc, #80]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b4e:	2180      	movs	r1, #128	; 0x80
 8004b50:	0449      	lsls	r1, r1, #17
 8004b52:	430a      	orrs	r2, r1
 8004b54:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	2380      	movs	r3, #128	; 0x80
 8004b5c:	011b      	lsls	r3, r3, #4
 8004b5e:	4013      	ands	r3, r2
 8004b60:	d016      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004b62:	4b0f      	ldr	r3, [pc, #60]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b66:	4a1a      	ldr	r2, [pc, #104]	; (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8004b68:	4013      	ands	r3, r2
 8004b6a:	0019      	movs	r1, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	695a      	ldr	r2, [r3, #20]
 8004b70:	4b0b      	ldr	r3, [pc, #44]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b72:	430a      	orrs	r2, r1
 8004b74:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	695a      	ldr	r2, [r3, #20]
 8004b7a:	2380      	movs	r3, #128	; 0x80
 8004b7c:	01db      	lsls	r3, r3, #7
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d106      	bne.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004b82:	4b07      	ldr	r3, [pc, #28]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b84:	68da      	ldr	r2, [r3, #12]
 8004b86:	4b06      	ldr	r3, [pc, #24]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b88:	2180      	movs	r1, #128	; 0x80
 8004b8a:	0249      	lsls	r1, r1, #9
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004b90:	2312      	movs	r3, #18
 8004b92:	18fb      	adds	r3, r7, r3
 8004b94:	781b      	ldrb	r3, [r3, #0]
}
 8004b96:	0018      	movs	r0, r3
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	b006      	add	sp, #24
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	46c0      	nop			; (mov r8, r8)
 8004ba0:	40021000 	.word	0x40021000
 8004ba4:	40007000 	.word	0x40007000
 8004ba8:	fffffcff 	.word	0xfffffcff
 8004bac:	fffeffff 	.word	0xfffeffff
 8004bb0:	00001388 	.word	0x00001388
 8004bb4:	efffffff 	.word	0xefffffff
 8004bb8:	fffff3ff 	.word	0xfffff3ff
 8004bbc:	fff3ffff 	.word	0xfff3ffff
 8004bc0:	ffcfffff 	.word	0xffcfffff
 8004bc4:	ffffcfff 	.word	0xffffcfff
 8004bc8:	ffbfffff 	.word	0xffbfffff
 8004bcc:	feffffff 	.word	0xfeffffff
 8004bd0:	ffff3fff 	.word	0xffff3fff

08004bd4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004bd4:	b5b0      	push	{r4, r5, r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004bdc:	230f      	movs	r3, #15
 8004bde:	18fb      	adds	r3, r7, r3
 8004be0:	2201      	movs	r2, #1
 8004be2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d100      	bne.n	8004bec <HAL_RTC_Init+0x18>
 8004bea:	e08c      	b.n	8004d06 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2229      	movs	r2, #41	; 0x29
 8004bf0:	5c9b      	ldrb	r3, [r3, r2]
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10b      	bne.n	8004c10 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2228      	movs	r2, #40	; 0x28
 8004bfc:	2100      	movs	r1, #0
 8004bfe:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2288      	movs	r2, #136	; 0x88
 8004c04:	0212      	lsls	r2, r2, #8
 8004c06:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	0018      	movs	r0, r3
 8004c0c:	f7fe f98c 	bl	8002f28 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2229      	movs	r2, #41	; 0x29
 8004c14:	2102      	movs	r1, #2
 8004c16:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	2210      	movs	r2, #16
 8004c20:	4013      	ands	r3, r2
 8004c22:	2b10      	cmp	r3, #16
 8004c24:	d062      	beq.n	8004cec <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	22ca      	movs	r2, #202	; 0xca
 8004c2c:	625a      	str	r2, [r3, #36]	; 0x24
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2253      	movs	r2, #83	; 0x53
 8004c34:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004c36:	250f      	movs	r5, #15
 8004c38:	197c      	adds	r4, r7, r5
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f000 faf2 	bl	8005226 <RTC_EnterInitMode>
 8004c42:	0003      	movs	r3, r0
 8004c44:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8004c46:	0028      	movs	r0, r5
 8004c48:	183b      	adds	r3, r7, r0
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d12c      	bne.n	8004caa <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	699a      	ldr	r2, [r3, #24]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	492e      	ldr	r1, [pc, #184]	; (8004d14 <HAL_RTC_Init+0x140>)
 8004c5c:	400a      	ands	r2, r1
 8004c5e:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	6999      	ldr	r1, [r3, #24]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	69db      	ldr	r3, [r3, #28]
 8004c74:	431a      	orrs	r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	6912      	ldr	r2, [r2, #16]
 8004c86:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	6919      	ldr	r1, [r3, #16]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	041a      	lsls	r2, r3, #16
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004c9c:	183c      	adds	r4, r7, r0
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	0018      	movs	r0, r3
 8004ca2:	f000 fb03 	bl	80052ac <RTC_ExitInitMode>
 8004ca6:	0003      	movs	r3, r0
 8004ca8:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8004caa:	230f      	movs	r3, #15
 8004cac:	18fb      	adds	r3, r7, r3
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d116      	bne.n	8004ce2 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	699a      	ldr	r2, [r3, #24]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	00d2      	lsls	r2, r2, #3
 8004cc0:	08d2      	lsrs	r2, r2, #3
 8004cc2:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	6999      	ldr	r1, [r3, #24]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	699b      	ldr	r3, [r3, #24]
 8004cd8:	431a      	orrs	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	22ff      	movs	r2, #255	; 0xff
 8004ce8:	625a      	str	r2, [r3, #36]	; 0x24
 8004cea:	e003      	b.n	8004cf4 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004cec:	230f      	movs	r3, #15
 8004cee:	18fb      	adds	r3, r7, r3
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8004cf4:	230f      	movs	r3, #15
 8004cf6:	18fb      	adds	r3, r7, r3
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d103      	bne.n	8004d06 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2229      	movs	r2, #41	; 0x29
 8004d02:	2101      	movs	r1, #1
 8004d04:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8004d06:	230f      	movs	r3, #15
 8004d08:	18fb      	adds	r3, r7, r3
 8004d0a:	781b      	ldrb	r3, [r3, #0]
}
 8004d0c:	0018      	movs	r0, r3
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	b004      	add	sp, #16
 8004d12:	bdb0      	pop	{r4, r5, r7, pc}
 8004d14:	fb8fffbf 	.word	0xfb8fffbf

08004d18 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004d18:	b5b0      	push	{r4, r5, r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2228      	movs	r2, #40	; 0x28
 8004d28:	5c9b      	ldrb	r3, [r3, r2]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d101      	bne.n	8004d32 <HAL_RTC_SetTime+0x1a>
 8004d2e:	2302      	movs	r3, #2
 8004d30:	e092      	b.n	8004e58 <HAL_RTC_SetTime+0x140>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2228      	movs	r2, #40	; 0x28
 8004d36:	2101      	movs	r1, #1
 8004d38:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2229      	movs	r2, #41	; 0x29
 8004d3e:	2102      	movs	r1, #2
 8004d40:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	22ca      	movs	r2, #202	; 0xca
 8004d48:	625a      	str	r2, [r3, #36]	; 0x24
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2253      	movs	r2, #83	; 0x53
 8004d50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004d52:	2513      	movs	r5, #19
 8004d54:	197c      	adds	r4, r7, r5
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	0018      	movs	r0, r3
 8004d5a:	f000 fa64 	bl	8005226 <RTC_EnterInitMode>
 8004d5e:	0003      	movs	r3, r0
 8004d60:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004d62:	197b      	adds	r3, r7, r5
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d162      	bne.n	8004e30 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d125      	bne.n	8004dbc <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	2240      	movs	r2, #64	; 0x40
 8004d78:	4013      	ands	r3, r2
 8004d7a:	d102      	bne.n	8004d82 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	781b      	ldrb	r3, [r3, #0]
 8004d86:	0018      	movs	r0, r3
 8004d88:	f000 fad4 	bl	8005334 <RTC_ByteToBcd2>
 8004d8c:	0003      	movs	r3, r0
 8004d8e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	785b      	ldrb	r3, [r3, #1]
 8004d94:	0018      	movs	r0, r3
 8004d96:	f000 facd 	bl	8005334 <RTC_ByteToBcd2>
 8004d9a:	0003      	movs	r3, r0
 8004d9c:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004d9e:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	789b      	ldrb	r3, [r3, #2]
 8004da4:	0018      	movs	r0, r3
 8004da6:	f000 fac5 	bl	8005334 <RTC_ByteToBcd2>
 8004daa:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004dac:	0022      	movs	r2, r4
 8004dae:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	78db      	ldrb	r3, [r3, #3]
 8004db4:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004db6:	4313      	orrs	r3, r2
 8004db8:	617b      	str	r3, [r7, #20]
 8004dba:	e017      	b.n	8004dec <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	2240      	movs	r2, #64	; 0x40
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	d102      	bne.n	8004dce <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	781b      	ldrb	r3, [r3, #0]
 8004dd2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	785b      	ldrb	r3, [r3, #1]
 8004dd8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004dda:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004ddc:	68ba      	ldr	r2, [r7, #8]
 8004dde:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004de0:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	78db      	ldrb	r3, [r3, #3]
 8004de6:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004de8:	4313      	orrs	r3, r2
 8004dea:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	491b      	ldr	r1, [pc, #108]	; (8004e60 <HAL_RTC_SetTime+0x148>)
 8004df4:	400a      	ands	r2, r1
 8004df6:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	699a      	ldr	r2, [r3, #24]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4918      	ldr	r1, [pc, #96]	; (8004e64 <HAL_RTC_SetTime+0x14c>)
 8004e04:	400a      	ands	r2, r1
 8004e06:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6999      	ldr	r1, [r3, #24]
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	691b      	ldr	r3, [r3, #16]
 8004e16:	431a      	orrs	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004e20:	2313      	movs	r3, #19
 8004e22:	18fc      	adds	r4, r7, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	0018      	movs	r0, r3
 8004e28:	f000 fa40 	bl	80052ac <RTC_ExitInitMode>
 8004e2c:	0003      	movs	r3, r0
 8004e2e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	22ff      	movs	r2, #255	; 0xff
 8004e36:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8004e38:	2313      	movs	r3, #19
 8004e3a:	18fb      	adds	r3, r7, r3
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d103      	bne.n	8004e4a <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2229      	movs	r2, #41	; 0x29
 8004e46:	2101      	movs	r1, #1
 8004e48:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2228      	movs	r2, #40	; 0x28
 8004e4e:	2100      	movs	r1, #0
 8004e50:	5499      	strb	r1, [r3, r2]

  return status;
 8004e52:	2313      	movs	r3, #19
 8004e54:	18fb      	adds	r3, r7, r3
 8004e56:	781b      	ldrb	r3, [r3, #0]
}
 8004e58:	0018      	movs	r0, r3
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	b006      	add	sp, #24
 8004e5e:	bdb0      	pop	{r4, r5, r7, pc}
 8004e60:	007f7f7f 	.word	0x007f7f7f
 8004e64:	fffbffff 	.word	0xfffbffff

08004e68 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004e68:	b5b0      	push	{r4, r5, r7, lr}
 8004e6a:	b086      	sub	sp, #24
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2228      	movs	r2, #40	; 0x28
 8004e78:	5c9b      	ldrb	r3, [r3, r2]
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d101      	bne.n	8004e82 <HAL_RTC_SetDate+0x1a>
 8004e7e:	2302      	movs	r3, #2
 8004e80:	e07e      	b.n	8004f80 <HAL_RTC_SetDate+0x118>
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2228      	movs	r2, #40	; 0x28
 8004e86:	2101      	movs	r1, #1
 8004e88:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2229      	movs	r2, #41	; 0x29
 8004e8e:	2102      	movs	r1, #2
 8004e90:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d10e      	bne.n	8004eb6 <HAL_RTC_SetDate+0x4e>
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	785b      	ldrb	r3, [r3, #1]
 8004e9c:	001a      	movs	r2, r3
 8004e9e:	2310      	movs	r3, #16
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	d008      	beq.n	8004eb6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	785b      	ldrb	r3, [r3, #1]
 8004ea8:	2210      	movs	r2, #16
 8004eaa:	4393      	bics	r3, r2
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	330a      	adds	r3, #10
 8004eb0:	b2da      	uxtb	r2, r3
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d11c      	bne.n	8004ef6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	78db      	ldrb	r3, [r3, #3]
 8004ec0:	0018      	movs	r0, r3
 8004ec2:	f000 fa37 	bl	8005334 <RTC_ByteToBcd2>
 8004ec6:	0003      	movs	r3, r0
 8004ec8:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	785b      	ldrb	r3, [r3, #1]
 8004ece:	0018      	movs	r0, r3
 8004ed0:	f000 fa30 	bl	8005334 <RTC_ByteToBcd2>
 8004ed4:	0003      	movs	r3, r0
 8004ed6:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004ed8:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	789b      	ldrb	r3, [r3, #2]
 8004ede:	0018      	movs	r0, r3
 8004ee0:	f000 fa28 	bl	8005334 <RTC_ByteToBcd2>
 8004ee4:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004ee6:	0022      	movs	r2, r4
 8004ee8:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	781b      	ldrb	r3, [r3, #0]
 8004eee:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	617b      	str	r3, [r7, #20]
 8004ef4:	e00e      	b.n	8004f14 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	78db      	ldrb	r3, [r3, #3]
 8004efa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	785b      	ldrb	r3, [r3, #1]
 8004f00:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004f02:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8004f04:	68ba      	ldr	r2, [r7, #8]
 8004f06:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004f08:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004f10:	4313      	orrs	r3, r2
 8004f12:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	22ca      	movs	r2, #202	; 0xca
 8004f1a:	625a      	str	r2, [r3, #36]	; 0x24
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2253      	movs	r2, #83	; 0x53
 8004f22:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004f24:	2513      	movs	r5, #19
 8004f26:	197c      	adds	r4, r7, r5
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	0018      	movs	r0, r3
 8004f2c:	f000 f97b 	bl	8005226 <RTC_EnterInitMode>
 8004f30:	0003      	movs	r3, r0
 8004f32:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004f34:	0028      	movs	r0, r5
 8004f36:	183b      	adds	r3, r7, r0
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d10c      	bne.n	8004f58 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	697a      	ldr	r2, [r7, #20]
 8004f44:	4910      	ldr	r1, [pc, #64]	; (8004f88 <HAL_RTC_SetDate+0x120>)
 8004f46:	400a      	ands	r2, r1
 8004f48:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004f4a:	183c      	adds	r4, r7, r0
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	0018      	movs	r0, r3
 8004f50:	f000 f9ac 	bl	80052ac <RTC_ExitInitMode>
 8004f54:	0003      	movs	r3, r0
 8004f56:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	22ff      	movs	r2, #255	; 0xff
 8004f5e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004f60:	2313      	movs	r3, #19
 8004f62:	18fb      	adds	r3, r7, r3
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d103      	bne.n	8004f72 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2229      	movs	r2, #41	; 0x29
 8004f6e:	2101      	movs	r1, #1
 8004f70:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2228      	movs	r2, #40	; 0x28
 8004f76:	2100      	movs	r1, #0
 8004f78:	5499      	strb	r1, [r3, r2]

  return status;
 8004f7a:	2313      	movs	r3, #19
 8004f7c:	18fb      	adds	r3, r7, r3
 8004f7e:	781b      	ldrb	r3, [r3, #0]
}
 8004f80:	0018      	movs	r0, r3
 8004f82:	46bd      	mov	sp, r7
 8004f84:	b006      	add	sp, #24
 8004f86:	bdb0      	pop	{r4, r5, r7, pc}
 8004f88:	00ffff3f 	.word	0x00ffff3f

08004f8c <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004f8c:	b590      	push	{r4, r7, lr}
 8004f8e:	b089      	sub	sp, #36	; 0x24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2228      	movs	r2, #40	; 0x28
 8004f9c:	5c9b      	ldrb	r3, [r3, r2]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d101      	bne.n	8004fa6 <HAL_RTC_SetAlarm+0x1a>
 8004fa2:	2302      	movs	r3, #2
 8004fa4:	e10c      	b.n	80051c0 <HAL_RTC_SetAlarm+0x234>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2228      	movs	r2, #40	; 0x28
 8004faa:	2101      	movs	r1, #1
 8004fac:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2229      	movs	r2, #41	; 0x29
 8004fb2:	2102      	movs	r1, #2
 8004fb4:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d136      	bne.n	800502a <HAL_RTC_SetAlarm+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	2240      	movs	r2, #64	; 0x40
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	d102      	bne.n	8004fce <HAL_RTC_SetAlarm+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	781b      	ldrb	r3, [r3, #0]
 8004fd2:	0018      	movs	r0, r3
 8004fd4:	f000 f9ae 	bl	8005334 <RTC_ByteToBcd2>
 8004fd8:	0003      	movs	r3, r0
 8004fda:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	785b      	ldrb	r3, [r3, #1]
 8004fe0:	0018      	movs	r0, r3
 8004fe2:	f000 f9a7 	bl	8005334 <RTC_ByteToBcd2>
 8004fe6:	0003      	movs	r3, r0
 8004fe8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004fea:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	789b      	ldrb	r3, [r3, #2]
 8004ff0:	0018      	movs	r0, r3
 8004ff2:	f000 f99f 	bl	8005334 <RTC_ByteToBcd2>
 8004ff6:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004ff8:	0022      	movs	r2, r4
 8004ffa:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	78db      	ldrb	r3, [r3, #3]
 8005000:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005002:	431a      	orrs	r2, r3
 8005004:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	2220      	movs	r2, #32
 800500a:	5c9b      	ldrb	r3, [r3, r2]
 800500c:	0018      	movs	r0, r3
 800500e:	f000 f991 	bl	8005334 <RTC_ByteToBcd2>
 8005012:	0003      	movs	r3, r0
 8005014:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005016:	0022      	movs	r2, r4
 8005018:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800501e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005024:	4313      	orrs	r3, r2
 8005026:	61fb      	str	r3, [r7, #28]
 8005028:	e022      	b.n	8005070 <HAL_RTC_SetAlarm+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	2240      	movs	r2, #64	; 0x40
 8005032:	4013      	ands	r3, r2
 8005034:	d102      	bne.n	800503c <HAL_RTC_SetAlarm+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2200      	movs	r2, #0
 800503a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	785b      	ldrb	r3, [r3, #1]
 8005046:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005048:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800504e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	78db      	ldrb	r3, [r3, #3]
 8005054:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005056:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	2120      	movs	r1, #32
 800505c:	5c5b      	ldrb	r3, [r3, r1]
 800505e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005060:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005066:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800506c:	4313      	orrs	r3, r2
 800506e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	685a      	ldr	r2, [r3, #4]
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	699b      	ldr	r3, [r3, #24]
 8005078:	4313      	orrs	r3, r2
 800507a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	22ca      	movs	r2, #202	; 0xca
 8005082:	625a      	str	r2, [r3, #36]	; 0x24
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2253      	movs	r2, #83	; 0x53
 800508a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005090:	2380      	movs	r3, #128	; 0x80
 8005092:	005b      	lsls	r3, r3, #1
 8005094:	429a      	cmp	r2, r3
 8005096:	d143      	bne.n	8005120 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	699a      	ldr	r2, [r3, #24]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4949      	ldr	r1, [pc, #292]	; (80051c8 <HAL_RTC_SetAlarm+0x23c>)
 80050a4:	400a      	ands	r2, r1
 80050a6:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	699a      	ldr	r2, [r3, #24]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4946      	ldr	r1, [pc, #280]	; (80051cc <HAL_RTC_SetAlarm+0x240>)
 80050b4:	400a      	ands	r2, r1
 80050b6:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 80050b8:	f7fe fa5c 	bl	8003574 <HAL_GetTick>
 80050bc:	0003      	movs	r3, r0
 80050be:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80050c0:	e016      	b.n	80050f0 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80050c2:	f7fe fa57 	bl	8003574 <HAL_GetTick>
 80050c6:	0002      	movs	r2, r0
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	1ad2      	subs	r2, r2, r3
 80050cc:	23fa      	movs	r3, #250	; 0xfa
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d90d      	bls.n	80050f0 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	22ff      	movs	r2, #255	; 0xff
 80050da:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2229      	movs	r2, #41	; 0x29
 80050e0:	2103      	movs	r1, #3
 80050e2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2228      	movs	r2, #40	; 0x28
 80050e8:	2100      	movs	r1, #0
 80050ea:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	e067      	b.n	80051c0 <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	2201      	movs	r2, #1
 80050f8:	4013      	ands	r3, r2
 80050fa:	d0e2      	beq.n	80050c2 <HAL_RTC_SetAlarm+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	69fa      	ldr	r2, [r7, #28]
 8005102:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	69ba      	ldr	r2, [r7, #24]
 800510a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	699a      	ldr	r2, [r3, #24]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2180      	movs	r1, #128	; 0x80
 8005118:	0049      	lsls	r1, r1, #1
 800511a:	430a      	orrs	r2, r1
 800511c:	619a      	str	r2, [r3, #24]
 800511e:	e042      	b.n	80051a6 <HAL_RTC_SetAlarm+0x21a>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	699a      	ldr	r2, [r3, #24]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4929      	ldr	r1, [pc, #164]	; (80051d0 <HAL_RTC_SetAlarm+0x244>)
 800512c:	400a      	ands	r2, r1
 800512e:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	699a      	ldr	r2, [r3, #24]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4926      	ldr	r1, [pc, #152]	; (80051d4 <HAL_RTC_SetAlarm+0x248>)
 800513c:	400a      	ands	r2, r1
 800513e:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 8005140:	f7fe fa18 	bl	8003574 <HAL_GetTick>
 8005144:	0003      	movs	r3, r0
 8005146:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005148:	e016      	b.n	8005178 <HAL_RTC_SetAlarm+0x1ec>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800514a:	f7fe fa13 	bl	8003574 <HAL_GetTick>
 800514e:	0002      	movs	r2, r0
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	1ad2      	subs	r2, r2, r3
 8005154:	23fa      	movs	r3, #250	; 0xfa
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	429a      	cmp	r2, r3
 800515a:	d90d      	bls.n	8005178 <HAL_RTC_SetAlarm+0x1ec>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	22ff      	movs	r2, #255	; 0xff
 8005162:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2229      	movs	r2, #41	; 0x29
 8005168:	2103      	movs	r1, #3
 800516a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2228      	movs	r2, #40	; 0x28
 8005170:	2100      	movs	r1, #0
 8005172:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005174:	2303      	movs	r3, #3
 8005176:	e023      	b.n	80051c0 <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	68db      	ldr	r3, [r3, #12]
 800517e:	2202      	movs	r2, #2
 8005180:	4013      	ands	r3, r2
 8005182:	d0e2      	beq.n	800514a <HAL_RTC_SetAlarm+0x1be>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	69fa      	ldr	r2, [r7, #28]
 800518a:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	69ba      	ldr	r2, [r7, #24]
 8005192:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	699a      	ldr	r2, [r3, #24]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2180      	movs	r1, #128	; 0x80
 80051a0:	0089      	lsls	r1, r1, #2
 80051a2:	430a      	orrs	r2, r1
 80051a4:	619a      	str	r2, [r3, #24]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	22ff      	movs	r2, #255	; 0xff
 80051ac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2229      	movs	r2, #41	; 0x29
 80051b2:	2101      	movs	r1, #1
 80051b4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2228      	movs	r2, #40	; 0x28
 80051ba:	2100      	movs	r1, #0
 80051bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051be:	2300      	movs	r3, #0
}
 80051c0:	0018      	movs	r0, r3
 80051c2:	46bd      	mov	sp, r7
 80051c4:	b009      	add	sp, #36	; 0x24
 80051c6:	bd90      	pop	{r4, r7, pc}
 80051c8:	fffffeff 	.word	0xfffffeff
 80051cc:	ffffefff 	.word	0xffffefff
 80051d0:	fffffdff 	.word	0xfffffdff
 80051d4:	ffffdfff 	.word	0xffffdfff

080051d8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68da      	ldr	r2, [r3, #12]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	21a0      	movs	r1, #160	; 0xa0
 80051ec:	438a      	bics	r2, r1
 80051ee:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80051f0:	f7fe f9c0 	bl	8003574 <HAL_GetTick>
 80051f4:	0003      	movs	r3, r0
 80051f6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80051f8:	e00a      	b.n	8005210 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80051fa:	f7fe f9bb 	bl	8003574 <HAL_GetTick>
 80051fe:	0002      	movs	r2, r0
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	1ad2      	subs	r2, r2, r3
 8005204:	23fa      	movs	r3, #250	; 0xfa
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	429a      	cmp	r2, r3
 800520a:	d901      	bls.n	8005210 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e006      	b.n	800521e <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	2220      	movs	r2, #32
 8005218:	4013      	ands	r3, r2
 800521a:	d0ee      	beq.n	80051fa <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 800521c:	2300      	movs	r3, #0
}
 800521e:	0018      	movs	r0, r3
 8005220:	46bd      	mov	sp, r7
 8005222:	b004      	add	sp, #16
 8005224:	bd80      	pop	{r7, pc}

08005226 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005226:	b580      	push	{r7, lr}
 8005228:	b084      	sub	sp, #16
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800522e:	230f      	movs	r3, #15
 8005230:	18fb      	adds	r3, r7, r3
 8005232:	2200      	movs	r2, #0
 8005234:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	2240      	movs	r2, #64	; 0x40
 800523e:	4013      	ands	r3, r2
 8005240:	d12c      	bne.n	800529c <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68da      	ldr	r2, [r3, #12]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2180      	movs	r1, #128	; 0x80
 800524e:	430a      	orrs	r2, r1
 8005250:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005252:	f7fe f98f 	bl	8003574 <HAL_GetTick>
 8005256:	0003      	movs	r3, r0
 8005258:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800525a:	e014      	b.n	8005286 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800525c:	f7fe f98a 	bl	8003574 <HAL_GetTick>
 8005260:	0002      	movs	r2, r0
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	1ad2      	subs	r2, r2, r3
 8005266:	200f      	movs	r0, #15
 8005268:	183b      	adds	r3, r7, r0
 800526a:	1839      	adds	r1, r7, r0
 800526c:	7809      	ldrb	r1, [r1, #0]
 800526e:	7019      	strb	r1, [r3, #0]
 8005270:	23fa      	movs	r3, #250	; 0xfa
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	429a      	cmp	r2, r3
 8005276:	d906      	bls.n	8005286 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8005278:	183b      	adds	r3, r7, r0
 800527a:	2203      	movs	r2, #3
 800527c:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2229      	movs	r2, #41	; 0x29
 8005282:	2103      	movs	r1, #3
 8005284:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	2240      	movs	r2, #64	; 0x40
 800528e:	4013      	ands	r3, r2
 8005290:	d104      	bne.n	800529c <RTC_EnterInitMode+0x76>
 8005292:	230f      	movs	r3, #15
 8005294:	18fb      	adds	r3, r7, r3
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	2b03      	cmp	r3, #3
 800529a:	d1df      	bne.n	800525c <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800529c:	230f      	movs	r3, #15
 800529e:	18fb      	adds	r3, r7, r3
 80052a0:	781b      	ldrb	r3, [r3, #0]
}
 80052a2:	0018      	movs	r0, r3
 80052a4:	46bd      	mov	sp, r7
 80052a6:	b004      	add	sp, #16
 80052a8:	bd80      	pop	{r7, pc}
	...

080052ac <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80052ac:	b590      	push	{r4, r7, lr}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052b4:	240f      	movs	r4, #15
 80052b6:	193b      	adds	r3, r7, r4
 80052b8:	2200      	movs	r2, #0
 80052ba:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80052bc:	4b1c      	ldr	r3, [pc, #112]	; (8005330 <RTC_ExitInitMode+0x84>)
 80052be:	68da      	ldr	r2, [r3, #12]
 80052c0:	4b1b      	ldr	r3, [pc, #108]	; (8005330 <RTC_ExitInitMode+0x84>)
 80052c2:	2180      	movs	r1, #128	; 0x80
 80052c4:	438a      	bics	r2, r1
 80052c6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80052c8:	4b19      	ldr	r3, [pc, #100]	; (8005330 <RTC_ExitInitMode+0x84>)
 80052ca:	699b      	ldr	r3, [r3, #24]
 80052cc:	2220      	movs	r2, #32
 80052ce:	4013      	ands	r3, r2
 80052d0:	d10d      	bne.n	80052ee <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	0018      	movs	r0, r3
 80052d6:	f7ff ff7f 	bl	80051d8 <HAL_RTC_WaitForSynchro>
 80052da:	1e03      	subs	r3, r0, #0
 80052dc:	d021      	beq.n	8005322 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2229      	movs	r2, #41	; 0x29
 80052e2:	2103      	movs	r1, #3
 80052e4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80052e6:	193b      	adds	r3, r7, r4
 80052e8:	2203      	movs	r2, #3
 80052ea:	701a      	strb	r2, [r3, #0]
 80052ec:	e019      	b.n	8005322 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80052ee:	4b10      	ldr	r3, [pc, #64]	; (8005330 <RTC_ExitInitMode+0x84>)
 80052f0:	699a      	ldr	r2, [r3, #24]
 80052f2:	4b0f      	ldr	r3, [pc, #60]	; (8005330 <RTC_ExitInitMode+0x84>)
 80052f4:	2120      	movs	r1, #32
 80052f6:	438a      	bics	r2, r1
 80052f8:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	0018      	movs	r0, r3
 80052fe:	f7ff ff6b 	bl	80051d8 <HAL_RTC_WaitForSynchro>
 8005302:	1e03      	subs	r3, r0, #0
 8005304:	d007      	beq.n	8005316 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2229      	movs	r2, #41	; 0x29
 800530a:	2103      	movs	r1, #3
 800530c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800530e:	230f      	movs	r3, #15
 8005310:	18fb      	adds	r3, r7, r3
 8005312:	2203      	movs	r2, #3
 8005314:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005316:	4b06      	ldr	r3, [pc, #24]	; (8005330 <RTC_ExitInitMode+0x84>)
 8005318:	699a      	ldr	r2, [r3, #24]
 800531a:	4b05      	ldr	r3, [pc, #20]	; (8005330 <RTC_ExitInitMode+0x84>)
 800531c:	2120      	movs	r1, #32
 800531e:	430a      	orrs	r2, r1
 8005320:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005322:	230f      	movs	r3, #15
 8005324:	18fb      	adds	r3, r7, r3
 8005326:	781b      	ldrb	r3, [r3, #0]
}
 8005328:	0018      	movs	r0, r3
 800532a:	46bd      	mov	sp, r7
 800532c:	b005      	add	sp, #20
 800532e:	bd90      	pop	{r4, r7, pc}
 8005330:	40002800 	.word	0x40002800

08005334 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	0002      	movs	r2, r0
 800533c:	1dfb      	adds	r3, r7, #7
 800533e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005340:	2300      	movs	r3, #0
 8005342:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005344:	230b      	movs	r3, #11
 8005346:	18fb      	adds	r3, r7, r3
 8005348:	1dfa      	adds	r2, r7, #7
 800534a:	7812      	ldrb	r2, [r2, #0]
 800534c:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800534e:	e008      	b.n	8005362 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	3301      	adds	r3, #1
 8005354:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005356:	220b      	movs	r2, #11
 8005358:	18bb      	adds	r3, r7, r2
 800535a:	18ba      	adds	r2, r7, r2
 800535c:	7812      	ldrb	r2, [r2, #0]
 800535e:	3a0a      	subs	r2, #10
 8005360:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8005362:	210b      	movs	r1, #11
 8005364:	187b      	adds	r3, r7, r1
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	2b09      	cmp	r3, #9
 800536a:	d8f1      	bhi.n	8005350 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	b2db      	uxtb	r3, r3
 8005370:	011b      	lsls	r3, r3, #4
 8005372:	b2da      	uxtb	r2, r3
 8005374:	187b      	adds	r3, r7, r1
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	4313      	orrs	r3, r2
 800537a:	b2db      	uxtb	r3, r3
}
 800537c:	0018      	movs	r0, r3
 800537e:	46bd      	mov	sp, r7
 8005380:	b004      	add	sp, #16
 8005382:	bd80      	pop	{r7, pc}

08005384 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2228      	movs	r2, #40	; 0x28
 8005390:	5c9b      	ldrb	r3, [r3, r2]
 8005392:	2b01      	cmp	r3, #1
 8005394:	d101      	bne.n	800539a <HAL_RTCEx_EnableBypassShadow+0x16>
 8005396:	2302      	movs	r3, #2
 8005398:	e024      	b.n	80053e4 <HAL_RTCEx_EnableBypassShadow+0x60>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2228      	movs	r2, #40	; 0x28
 800539e:	2101      	movs	r1, #1
 80053a0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2229      	movs	r2, #41	; 0x29
 80053a6:	2102      	movs	r1, #2
 80053a8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	22ca      	movs	r2, #202	; 0xca
 80053b0:	625a      	str	r2, [r3, #36]	; 0x24
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2253      	movs	r2, #83	; 0x53
 80053b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	699a      	ldr	r2, [r3, #24]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2120      	movs	r1, #32
 80053c6:	430a      	orrs	r2, r1
 80053c8:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	22ff      	movs	r2, #255	; 0xff
 80053d0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2229      	movs	r2, #41	; 0x29
 80053d6:	2101      	movs	r1, #1
 80053d8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2228      	movs	r2, #40	; 0x28
 80053de:	2100      	movs	r1, #0
 80053e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053e2:	2300      	movs	r3, #0
}
 80053e4:	0018      	movs	r0, r3
 80053e6:	46bd      	mov	sp, r7
 80053e8:	b002      	add	sp, #8
 80053ea:	bd80      	pop	{r7, pc}

080053ec <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b082      	sub	sp, #8
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2228      	movs	r2, #40	; 0x28
 80053f8:	5c9b      	ldrb	r3, [r3, r2]
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d101      	bne.n	8005402 <HAL_RTCEx_DisableBypassShadow+0x16>
 80053fe:	2302      	movs	r3, #2
 8005400:	e024      	b.n	800544c <HAL_RTCEx_DisableBypassShadow+0x60>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2228      	movs	r2, #40	; 0x28
 8005406:	2101      	movs	r1, #1
 8005408:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2229      	movs	r2, #41	; 0x29
 800540e:	2102      	movs	r1, #2
 8005410:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	22ca      	movs	r2, #202	; 0xca
 8005418:	625a      	str	r2, [r3, #36]	; 0x24
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2253      	movs	r2, #83	; 0x53
 8005420:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	699a      	ldr	r2, [r3, #24]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	21df      	movs	r1, #223	; 0xdf
 800542e:	400a      	ands	r2, r1
 8005430:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	22ff      	movs	r2, #255	; 0xff
 8005438:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2229      	movs	r2, #41	; 0x29
 800543e:	2101      	movs	r1, #1
 8005440:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2228      	movs	r2, #40	; 0x28
 8005446:	2100      	movs	r1, #0
 8005448:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800544a:	2300      	movs	r3, #0
}
 800544c:	0018      	movs	r0, r3
 800544e:	46bd      	mov	sp, r7
 8005450:	b002      	add	sp, #8
 8005452:	bd80      	pop	{r7, pc}

08005454 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d101      	bne.n	8005466 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e04a      	b.n	80054fc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	223d      	movs	r2, #61	; 0x3d
 800546a:	5c9b      	ldrb	r3, [r3, r2]
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b00      	cmp	r3, #0
 8005470:	d107      	bne.n	8005482 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	223c      	movs	r2, #60	; 0x3c
 8005476:	2100      	movs	r1, #0
 8005478:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	0018      	movs	r0, r3
 800547e:	f7fd fd91 	bl	8002fa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	223d      	movs	r2, #61	; 0x3d
 8005486:	2102      	movs	r1, #2
 8005488:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	3304      	adds	r3, #4
 8005492:	0019      	movs	r1, r3
 8005494:	0010      	movs	r0, r2
 8005496:	f000 fa11 	bl	80058bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2248      	movs	r2, #72	; 0x48
 800549e:	2101      	movs	r1, #1
 80054a0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	223e      	movs	r2, #62	; 0x3e
 80054a6:	2101      	movs	r1, #1
 80054a8:	5499      	strb	r1, [r3, r2]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	223f      	movs	r2, #63	; 0x3f
 80054ae:	2101      	movs	r1, #1
 80054b0:	5499      	strb	r1, [r3, r2]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2240      	movs	r2, #64	; 0x40
 80054b6:	2101      	movs	r1, #1
 80054b8:	5499      	strb	r1, [r3, r2]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2241      	movs	r2, #65	; 0x41
 80054be:	2101      	movs	r1, #1
 80054c0:	5499      	strb	r1, [r3, r2]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2242      	movs	r2, #66	; 0x42
 80054c6:	2101      	movs	r1, #1
 80054c8:	5499      	strb	r1, [r3, r2]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2243      	movs	r2, #67	; 0x43
 80054ce:	2101      	movs	r1, #1
 80054d0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2244      	movs	r2, #68	; 0x44
 80054d6:	2101      	movs	r1, #1
 80054d8:	5499      	strb	r1, [r3, r2]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2245      	movs	r2, #69	; 0x45
 80054de:	2101      	movs	r1, #1
 80054e0:	5499      	strb	r1, [r3, r2]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2246      	movs	r2, #70	; 0x46
 80054e6:	2101      	movs	r1, #1
 80054e8:	5499      	strb	r1, [r3, r2]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2247      	movs	r2, #71	; 0x47
 80054ee:	2101      	movs	r1, #1
 80054f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	223d      	movs	r2, #61	; 0x3d
 80054f6:	2101      	movs	r1, #1
 80054f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	0018      	movs	r0, r3
 80054fe:	46bd      	mov	sp, r7
 8005500:	b002      	add	sp, #8
 8005502:	bd80      	pop	{r7, pc}

08005504 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	223d      	movs	r2, #61	; 0x3d
 8005510:	5c9b      	ldrb	r3, [r3, r2]
 8005512:	b2db      	uxtb	r3, r3
 8005514:	2b01      	cmp	r3, #1
 8005516:	d001      	beq.n	800551c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e042      	b.n	80055a2 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	223d      	movs	r2, #61	; 0x3d
 8005520:	2102      	movs	r1, #2
 8005522:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68da      	ldr	r2, [r3, #12]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2101      	movs	r1, #1
 8005530:	430a      	orrs	r2, r1
 8005532:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a1c      	ldr	r2, [pc, #112]	; (80055ac <HAL_TIM_Base_Start_IT+0xa8>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d00f      	beq.n	800555e <HAL_TIM_Base_Start_IT+0x5a>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	2380      	movs	r3, #128	; 0x80
 8005544:	05db      	lsls	r3, r3, #23
 8005546:	429a      	cmp	r2, r3
 8005548:	d009      	beq.n	800555e <HAL_TIM_Base_Start_IT+0x5a>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a18      	ldr	r2, [pc, #96]	; (80055b0 <HAL_TIM_Base_Start_IT+0xac>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d004      	beq.n	800555e <HAL_TIM_Base_Start_IT+0x5a>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a16      	ldr	r2, [pc, #88]	; (80055b4 <HAL_TIM_Base_Start_IT+0xb0>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d116      	bne.n	800558c <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	4a14      	ldr	r2, [pc, #80]	; (80055b8 <HAL_TIM_Base_Start_IT+0xb4>)
 8005566:	4013      	ands	r3, r2
 8005568:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2b06      	cmp	r3, #6
 800556e:	d016      	beq.n	800559e <HAL_TIM_Base_Start_IT+0x9a>
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	2380      	movs	r3, #128	; 0x80
 8005574:	025b      	lsls	r3, r3, #9
 8005576:	429a      	cmp	r2, r3
 8005578:	d011      	beq.n	800559e <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2101      	movs	r1, #1
 8005586:	430a      	orrs	r2, r1
 8005588:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800558a:	e008      	b.n	800559e <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2101      	movs	r1, #1
 8005598:	430a      	orrs	r2, r1
 800559a:	601a      	str	r2, [r3, #0]
 800559c:	e000      	b.n	80055a0 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800559e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	0018      	movs	r0, r3
 80055a4:	46bd      	mov	sp, r7
 80055a6:	b004      	add	sp, #16
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	46c0      	nop			; (mov r8, r8)
 80055ac:	40012c00 	.word	0x40012c00
 80055b0:	40000400 	.word	0x40000400
 80055b4:	40014000 	.word	0x40014000
 80055b8:	00010007 	.word	0x00010007

080055bc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b082      	sub	sp, #8
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68da      	ldr	r2, [r3, #12]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2101      	movs	r1, #1
 80055d0:	438a      	bics	r2, r1
 80055d2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	4a0d      	ldr	r2, [pc, #52]	; (8005610 <HAL_TIM_Base_Stop_IT+0x54>)
 80055dc:	4013      	ands	r3, r2
 80055de:	d10d      	bne.n	80055fc <HAL_TIM_Base_Stop_IT+0x40>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	4a0b      	ldr	r2, [pc, #44]	; (8005614 <HAL_TIM_Base_Stop_IT+0x58>)
 80055e8:	4013      	ands	r3, r2
 80055ea:	d107      	bne.n	80055fc <HAL_TIM_Base_Stop_IT+0x40>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2101      	movs	r1, #1
 80055f8:	438a      	bics	r2, r1
 80055fa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	223d      	movs	r2, #61	; 0x3d
 8005600:	2101      	movs	r1, #1
 8005602:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	0018      	movs	r0, r3
 8005608:	46bd      	mov	sp, r7
 800560a:	b002      	add	sp, #8
 800560c:	bd80      	pop	{r7, pc}
 800560e:	46c0      	nop			; (mov r8, r8)
 8005610:	00001111 	.word	0x00001111
 8005614:	00000444 	.word	0x00000444

08005618 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	691b      	ldr	r3, [r3, #16]
 8005626:	2202      	movs	r2, #2
 8005628:	4013      	ands	r3, r2
 800562a:	2b02      	cmp	r3, #2
 800562c:	d124      	bne.n	8005678 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	2202      	movs	r2, #2
 8005636:	4013      	ands	r3, r2
 8005638:	2b02      	cmp	r3, #2
 800563a:	d11d      	bne.n	8005678 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2203      	movs	r2, #3
 8005642:	4252      	negs	r2, r2
 8005644:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2201      	movs	r2, #1
 800564a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	2203      	movs	r2, #3
 8005654:	4013      	ands	r3, r2
 8005656:	d004      	beq.n	8005662 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	0018      	movs	r0, r3
 800565c:	f000 f916 	bl	800588c <HAL_TIM_IC_CaptureCallback>
 8005660:	e007      	b.n	8005672 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	0018      	movs	r0, r3
 8005666:	f000 f909 	bl	800587c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	0018      	movs	r0, r3
 800566e:	f000 f915 	bl	800589c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	691b      	ldr	r3, [r3, #16]
 800567e:	2204      	movs	r2, #4
 8005680:	4013      	ands	r3, r2
 8005682:	2b04      	cmp	r3, #4
 8005684:	d125      	bne.n	80056d2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	2204      	movs	r2, #4
 800568e:	4013      	ands	r3, r2
 8005690:	2b04      	cmp	r3, #4
 8005692:	d11e      	bne.n	80056d2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2205      	movs	r2, #5
 800569a:	4252      	negs	r2, r2
 800569c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2202      	movs	r2, #2
 80056a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	699a      	ldr	r2, [r3, #24]
 80056aa:	23c0      	movs	r3, #192	; 0xc0
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	4013      	ands	r3, r2
 80056b0:	d004      	beq.n	80056bc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	0018      	movs	r0, r3
 80056b6:	f000 f8e9 	bl	800588c <HAL_TIM_IC_CaptureCallback>
 80056ba:	e007      	b.n	80056cc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	0018      	movs	r0, r3
 80056c0:	f000 f8dc 	bl	800587c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	0018      	movs	r0, r3
 80056c8:	f000 f8e8 	bl	800589c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	2208      	movs	r2, #8
 80056da:	4013      	ands	r3, r2
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d124      	bne.n	800572a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	2208      	movs	r2, #8
 80056e8:	4013      	ands	r3, r2
 80056ea:	2b08      	cmp	r3, #8
 80056ec:	d11d      	bne.n	800572a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2209      	movs	r2, #9
 80056f4:	4252      	negs	r2, r2
 80056f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2204      	movs	r2, #4
 80056fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	69db      	ldr	r3, [r3, #28]
 8005704:	2203      	movs	r2, #3
 8005706:	4013      	ands	r3, r2
 8005708:	d004      	beq.n	8005714 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	0018      	movs	r0, r3
 800570e:	f000 f8bd 	bl	800588c <HAL_TIM_IC_CaptureCallback>
 8005712:	e007      	b.n	8005724 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	0018      	movs	r0, r3
 8005718:	f000 f8b0 	bl	800587c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	0018      	movs	r0, r3
 8005720:	f000 f8bc 	bl	800589c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	2210      	movs	r2, #16
 8005732:	4013      	ands	r3, r2
 8005734:	2b10      	cmp	r3, #16
 8005736:	d125      	bne.n	8005784 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	2210      	movs	r2, #16
 8005740:	4013      	ands	r3, r2
 8005742:	2b10      	cmp	r3, #16
 8005744:	d11e      	bne.n	8005784 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2211      	movs	r2, #17
 800574c:	4252      	negs	r2, r2
 800574e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2208      	movs	r2, #8
 8005754:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	69da      	ldr	r2, [r3, #28]
 800575c:	23c0      	movs	r3, #192	; 0xc0
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	4013      	ands	r3, r2
 8005762:	d004      	beq.n	800576e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	0018      	movs	r0, r3
 8005768:	f000 f890 	bl	800588c <HAL_TIM_IC_CaptureCallback>
 800576c:	e007      	b.n	800577e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	0018      	movs	r0, r3
 8005772:	f000 f883 	bl	800587c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	0018      	movs	r0, r3
 800577a:	f000 f88f 	bl	800589c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	2201      	movs	r2, #1
 800578c:	4013      	ands	r3, r2
 800578e:	2b01      	cmp	r3, #1
 8005790:	d10f      	bne.n	80057b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	2201      	movs	r2, #1
 800579a:	4013      	ands	r3, r2
 800579c:	2b01      	cmp	r3, #1
 800579e:	d108      	bne.n	80057b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2202      	movs	r2, #2
 80057a6:	4252      	negs	r2, r2
 80057a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	0018      	movs	r0, r3
 80057ae:	f7fd fb17 	bl	8002de0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	691b      	ldr	r3, [r3, #16]
 80057b8:	2280      	movs	r2, #128	; 0x80
 80057ba:	4013      	ands	r3, r2
 80057bc:	2b80      	cmp	r3, #128	; 0x80
 80057be:	d10f      	bne.n	80057e0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	2280      	movs	r2, #128	; 0x80
 80057c8:	4013      	ands	r3, r2
 80057ca:	2b80      	cmp	r3, #128	; 0x80
 80057cc:	d108      	bne.n	80057e0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	2281      	movs	r2, #129	; 0x81
 80057d4:	4252      	negs	r2, r2
 80057d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	0018      	movs	r0, r3
 80057dc:	f000 f964 	bl	8005aa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	691a      	ldr	r2, [r3, #16]
 80057e6:	2380      	movs	r3, #128	; 0x80
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	401a      	ands	r2, r3
 80057ec:	2380      	movs	r3, #128	; 0x80
 80057ee:	005b      	lsls	r3, r3, #1
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d10e      	bne.n	8005812 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	2280      	movs	r2, #128	; 0x80
 80057fc:	4013      	ands	r3, r2
 80057fe:	2b80      	cmp	r3, #128	; 0x80
 8005800:	d107      	bne.n	8005812 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a1c      	ldr	r2, [pc, #112]	; (8005878 <HAL_TIM_IRQHandler+0x260>)
 8005808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	0018      	movs	r0, r3
 800580e:	f000 f953 	bl	8005ab8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	2240      	movs	r2, #64	; 0x40
 800581a:	4013      	ands	r3, r2
 800581c:	2b40      	cmp	r3, #64	; 0x40
 800581e:	d10f      	bne.n	8005840 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	2240      	movs	r2, #64	; 0x40
 8005828:	4013      	ands	r3, r2
 800582a:	2b40      	cmp	r3, #64	; 0x40
 800582c:	d108      	bne.n	8005840 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	2241      	movs	r2, #65	; 0x41
 8005834:	4252      	negs	r2, r2
 8005836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	0018      	movs	r0, r3
 800583c:	f000 f836 	bl	80058ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	2220      	movs	r2, #32
 8005848:	4013      	ands	r3, r2
 800584a:	2b20      	cmp	r3, #32
 800584c:	d10f      	bne.n	800586e <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	2220      	movs	r2, #32
 8005856:	4013      	ands	r3, r2
 8005858:	2b20      	cmp	r3, #32
 800585a:	d108      	bne.n	800586e <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2221      	movs	r2, #33	; 0x21
 8005862:	4252      	negs	r2, r2
 8005864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	0018      	movs	r0, r3
 800586a:	f000 f915 	bl	8005a98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800586e:	46c0      	nop			; (mov r8, r8)
 8005870:	46bd      	mov	sp, r7
 8005872:	b002      	add	sp, #8
 8005874:	bd80      	pop	{r7, pc}
 8005876:	46c0      	nop			; (mov r8, r8)
 8005878:	fffffeff 	.word	0xfffffeff

0800587c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b082      	sub	sp, #8
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005884:	46c0      	nop			; (mov r8, r8)
 8005886:	46bd      	mov	sp, r7
 8005888:	b002      	add	sp, #8
 800588a:	bd80      	pop	{r7, pc}

0800588c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005894:	46c0      	nop			; (mov r8, r8)
 8005896:	46bd      	mov	sp, r7
 8005898:	b002      	add	sp, #8
 800589a:	bd80      	pop	{r7, pc}

0800589c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b082      	sub	sp, #8
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058a4:	46c0      	nop			; (mov r8, r8)
 80058a6:	46bd      	mov	sp, r7
 80058a8:	b002      	add	sp, #8
 80058aa:	bd80      	pop	{r7, pc}

080058ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058b4:	46c0      	nop			; (mov r8, r8)
 80058b6:	46bd      	mov	sp, r7
 80058b8:	b002      	add	sp, #8
 80058ba:	bd80      	pop	{r7, pc}

080058bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a34      	ldr	r2, [pc, #208]	; (80059a0 <TIM_Base_SetConfig+0xe4>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d008      	beq.n	80058e6 <TIM_Base_SetConfig+0x2a>
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	2380      	movs	r3, #128	; 0x80
 80058d8:	05db      	lsls	r3, r3, #23
 80058da:	429a      	cmp	r2, r3
 80058dc:	d003      	beq.n	80058e6 <TIM_Base_SetConfig+0x2a>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a30      	ldr	r2, [pc, #192]	; (80059a4 <TIM_Base_SetConfig+0xe8>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d108      	bne.n	80058f8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2270      	movs	r2, #112	; 0x70
 80058ea:	4393      	bics	r3, r2
 80058ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a29      	ldr	r2, [pc, #164]	; (80059a0 <TIM_Base_SetConfig+0xe4>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d018      	beq.n	8005932 <TIM_Base_SetConfig+0x76>
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	2380      	movs	r3, #128	; 0x80
 8005904:	05db      	lsls	r3, r3, #23
 8005906:	429a      	cmp	r2, r3
 8005908:	d013      	beq.n	8005932 <TIM_Base_SetConfig+0x76>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a25      	ldr	r2, [pc, #148]	; (80059a4 <TIM_Base_SetConfig+0xe8>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d00f      	beq.n	8005932 <TIM_Base_SetConfig+0x76>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a24      	ldr	r2, [pc, #144]	; (80059a8 <TIM_Base_SetConfig+0xec>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d00b      	beq.n	8005932 <TIM_Base_SetConfig+0x76>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a23      	ldr	r2, [pc, #140]	; (80059ac <TIM_Base_SetConfig+0xf0>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d007      	beq.n	8005932 <TIM_Base_SetConfig+0x76>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a22      	ldr	r2, [pc, #136]	; (80059b0 <TIM_Base_SetConfig+0xf4>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d003      	beq.n	8005932 <TIM_Base_SetConfig+0x76>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a21      	ldr	r2, [pc, #132]	; (80059b4 <TIM_Base_SetConfig+0xf8>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d108      	bne.n	8005944 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	4a20      	ldr	r2, [pc, #128]	; (80059b8 <TIM_Base_SetConfig+0xfc>)
 8005936:	4013      	ands	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	4313      	orrs	r3, r2
 8005942:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2280      	movs	r2, #128	; 0x80
 8005948:	4393      	bics	r3, r2
 800594a:	001a      	movs	r2, r3
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	695b      	ldr	r3, [r3, #20]
 8005950:	4313      	orrs	r3, r2
 8005952:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	68fa      	ldr	r2, [r7, #12]
 8005958:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	689a      	ldr	r2, [r3, #8]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a0c      	ldr	r2, [pc, #48]	; (80059a0 <TIM_Base_SetConfig+0xe4>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d00b      	beq.n	800598a <TIM_Base_SetConfig+0xce>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a0d      	ldr	r2, [pc, #52]	; (80059ac <TIM_Base_SetConfig+0xf0>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d007      	beq.n	800598a <TIM_Base_SetConfig+0xce>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a0c      	ldr	r2, [pc, #48]	; (80059b0 <TIM_Base_SetConfig+0xf4>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d003      	beq.n	800598a <TIM_Base_SetConfig+0xce>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a0b      	ldr	r2, [pc, #44]	; (80059b4 <TIM_Base_SetConfig+0xf8>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d103      	bne.n	8005992 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	691a      	ldr	r2, [r3, #16]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2201      	movs	r2, #1
 8005996:	615a      	str	r2, [r3, #20]
}
 8005998:	46c0      	nop			; (mov r8, r8)
 800599a:	46bd      	mov	sp, r7
 800599c:	b004      	add	sp, #16
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	40012c00 	.word	0x40012c00
 80059a4:	40000400 	.word	0x40000400
 80059a8:	40002000 	.word	0x40002000
 80059ac:	40014000 	.word	0x40014000
 80059b0:	40014400 	.word	0x40014400
 80059b4:	40014800 	.word	0x40014800
 80059b8:	fffffcff 	.word	0xfffffcff

080059bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	223c      	movs	r2, #60	; 0x3c
 80059ca:	5c9b      	ldrb	r3, [r3, r2]
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d101      	bne.n	80059d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059d0:	2302      	movs	r3, #2
 80059d2:	e055      	b.n	8005a80 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	223c      	movs	r2, #60	; 0x3c
 80059d8:	2101      	movs	r1, #1
 80059da:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	223d      	movs	r2, #61	; 0x3d
 80059e0:	2102      	movs	r1, #2
 80059e2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a23      	ldr	r2, [pc, #140]	; (8005a88 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d108      	bne.n	8005a10 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	4a22      	ldr	r2, [pc, #136]	; (8005a8c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005a02:	4013      	ands	r3, r2
 8005a04:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2270      	movs	r2, #112	; 0x70
 8005a14:	4393      	bics	r3, r2
 8005a16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a16      	ldr	r2, [pc, #88]	; (8005a88 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d00f      	beq.n	8005a54 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	2380      	movs	r3, #128	; 0x80
 8005a3a:	05db      	lsls	r3, r3, #23
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d009      	beq.n	8005a54 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a12      	ldr	r2, [pc, #72]	; (8005a90 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d004      	beq.n	8005a54 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a11      	ldr	r2, [pc, #68]	; (8005a94 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d10c      	bne.n	8005a6e <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	2280      	movs	r2, #128	; 0x80
 8005a58:	4393      	bics	r3, r2
 8005a5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	68ba      	ldr	r2, [r7, #8]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	223d      	movs	r2, #61	; 0x3d
 8005a72:	2101      	movs	r1, #1
 8005a74:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	223c      	movs	r2, #60	; 0x3c
 8005a7a:	2100      	movs	r1, #0
 8005a7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	0018      	movs	r0, r3
 8005a82:	46bd      	mov	sp, r7
 8005a84:	b004      	add	sp, #16
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	40012c00 	.word	0x40012c00
 8005a8c:	ff0fffff 	.word	0xff0fffff
 8005a90:	40000400 	.word	0x40000400
 8005a94:	40014000 	.word	0x40014000

08005a98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005aa0:	46c0      	nop			; (mov r8, r8)
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	b002      	add	sp, #8
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ab0:	46c0      	nop			; (mov r8, r8)
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	b002      	add	sp, #8
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005ac0:	46c0      	nop			; (mov r8, r8)
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	b002      	add	sp, #8
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d101      	bne.n	8005ada <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e046      	b.n	8005b68 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2288      	movs	r2, #136	; 0x88
 8005ade:	589b      	ldr	r3, [r3, r2]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d107      	bne.n	8005af4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2284      	movs	r2, #132	; 0x84
 8005ae8:	2100      	movs	r1, #0
 8005aea:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	0018      	movs	r0, r3
 8005af0:	f7fd fa7e 	bl	8002ff0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2288      	movs	r2, #136	; 0x88
 8005af8:	2124      	movs	r1, #36	; 0x24
 8005afa:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2101      	movs	r1, #1
 8005b08:	438a      	bics	r2, r1
 8005b0a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	0018      	movs	r0, r3
 8005b10:	f000 f9ee 	bl	8005ef0 <UART_SetConfig>
 8005b14:	0003      	movs	r3, r0
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d101      	bne.n	8005b1e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e024      	b.n	8005b68 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d003      	beq.n	8005b2e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	0018      	movs	r0, r3
 8005b2a:	f000 fc9f 	bl	800646c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	685a      	ldr	r2, [r3, #4]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	490d      	ldr	r1, [pc, #52]	; (8005b70 <HAL_UART_Init+0xa8>)
 8005b3a:	400a      	ands	r2, r1
 8005b3c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	212a      	movs	r1, #42	; 0x2a
 8005b4a:	438a      	bics	r2, r1
 8005b4c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2101      	movs	r1, #1
 8005b5a:	430a      	orrs	r2, r1
 8005b5c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	0018      	movs	r0, r3
 8005b62:	f000 fd37 	bl	80065d4 <UART_CheckIdleState>
 8005b66:	0003      	movs	r3, r0
}
 8005b68:	0018      	movs	r0, r3
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	b002      	add	sp, #8
 8005b6e:	bd80      	pop	{r7, pc}
 8005b70:	ffffb7ff 	.word	0xffffb7ff

08005b74 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d101      	bne.n	8005b86 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e032      	b.n	8005bec <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2288      	movs	r2, #136	; 0x88
 8005b8a:	2124      	movs	r1, #36	; 0x24
 8005b8c:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2101      	movs	r1, #1
 8005b9a:	438a      	bics	r2, r1
 8005b9c:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2200      	movs	r2, #0
 8005bac:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	0018      	movs	r0, r3
 8005bba:	f7fd fafd 	bl	80031b8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2290      	movs	r2, #144	; 0x90
 8005bc2:	2100      	movs	r1, #0
 8005bc4:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2288      	movs	r2, #136	; 0x88
 8005bca:	2100      	movs	r1, #0
 8005bcc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	228c      	movs	r2, #140	; 0x8c
 8005bd2:	2100      	movs	r1, #0
 8005bd4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2284      	movs	r2, #132	; 0x84
 8005be6:	2100      	movs	r1, #0
 8005be8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	0018      	movs	r0, r3
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	b002      	add	sp, #8
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b08a      	sub	sp, #40	; 0x28
 8005bf8:	af02      	add	r7, sp, #8
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	603b      	str	r3, [r7, #0]
 8005c00:	1dbb      	adds	r3, r7, #6
 8005c02:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2288      	movs	r2, #136	; 0x88
 8005c08:	589b      	ldr	r3, [r3, r2]
 8005c0a:	2b20      	cmp	r3, #32
 8005c0c:	d000      	beq.n	8005c10 <HAL_UART_Transmit+0x1c>
 8005c0e:	e088      	b.n	8005d22 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d003      	beq.n	8005c1e <HAL_UART_Transmit+0x2a>
 8005c16:	1dbb      	adds	r3, r7, #6
 8005c18:	881b      	ldrh	r3, [r3, #0]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d101      	bne.n	8005c22 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e080      	b.n	8005d24 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	689a      	ldr	r2, [r3, #8]
 8005c26:	2380      	movs	r3, #128	; 0x80
 8005c28:	015b      	lsls	r3, r3, #5
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d109      	bne.n	8005c42 <HAL_UART_Transmit+0x4e>
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d105      	bne.n	8005c42 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	d001      	beq.n	8005c42 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e070      	b.n	8005d24 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2290      	movs	r2, #144	; 0x90
 8005c46:	2100      	movs	r1, #0
 8005c48:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2288      	movs	r2, #136	; 0x88
 8005c4e:	2121      	movs	r1, #33	; 0x21
 8005c50:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c52:	f7fd fc8f 	bl	8003574 <HAL_GetTick>
 8005c56:	0003      	movs	r3, r0
 8005c58:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	1dba      	adds	r2, r7, #6
 8005c5e:	2154      	movs	r1, #84	; 0x54
 8005c60:	8812      	ldrh	r2, [r2, #0]
 8005c62:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	1dba      	adds	r2, r7, #6
 8005c68:	2156      	movs	r1, #86	; 0x56
 8005c6a:	8812      	ldrh	r2, [r2, #0]
 8005c6c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	689a      	ldr	r2, [r3, #8]
 8005c72:	2380      	movs	r3, #128	; 0x80
 8005c74:	015b      	lsls	r3, r3, #5
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d108      	bne.n	8005c8c <HAL_UART_Transmit+0x98>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d104      	bne.n	8005c8c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005c82:	2300      	movs	r3, #0
 8005c84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	61bb      	str	r3, [r7, #24]
 8005c8a:	e003      	b.n	8005c94 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c90:	2300      	movs	r3, #0
 8005c92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c94:	e02c      	b.n	8005cf0 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	9300      	str	r3, [sp, #0]
 8005c9e:	0013      	movs	r3, r2
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	2180      	movs	r1, #128	; 0x80
 8005ca4:	f000 fce4 	bl	8006670 <UART_WaitOnFlagUntilTimeout>
 8005ca8:	1e03      	subs	r3, r0, #0
 8005caa:	d001      	beq.n	8005cb0 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e039      	b.n	8005d24 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d10b      	bne.n	8005cce <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	881b      	ldrh	r3, [r3, #0]
 8005cba:	001a      	movs	r2, r3
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	05d2      	lsls	r2, r2, #23
 8005cc2:	0dd2      	lsrs	r2, r2, #23
 8005cc4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	3302      	adds	r3, #2
 8005cca:	61bb      	str	r3, [r7, #24]
 8005ccc:	e007      	b.n	8005cde <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	781a      	ldrb	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	3301      	adds	r3, #1
 8005cdc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2256      	movs	r2, #86	; 0x56
 8005ce2:	5a9b      	ldrh	r3, [r3, r2]
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	b299      	uxth	r1, r3
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2256      	movs	r2, #86	; 0x56
 8005cee:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2256      	movs	r2, #86	; 0x56
 8005cf4:	5a9b      	ldrh	r3, [r3, r2]
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d1cc      	bne.n	8005c96 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cfc:	697a      	ldr	r2, [r7, #20]
 8005cfe:	68f8      	ldr	r0, [r7, #12]
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	9300      	str	r3, [sp, #0]
 8005d04:	0013      	movs	r3, r2
 8005d06:	2200      	movs	r2, #0
 8005d08:	2140      	movs	r1, #64	; 0x40
 8005d0a:	f000 fcb1 	bl	8006670 <UART_WaitOnFlagUntilTimeout>
 8005d0e:	1e03      	subs	r3, r0, #0
 8005d10:	d001      	beq.n	8005d16 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e006      	b.n	8005d24 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2288      	movs	r2, #136	; 0x88
 8005d1a:	2120      	movs	r1, #32
 8005d1c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	e000      	b.n	8005d24 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8005d22:	2302      	movs	r3, #2
  }
}
 8005d24:	0018      	movs	r0, r3
 8005d26:	46bd      	mov	sp, r7
 8005d28:	b008      	add	sp, #32
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b08a      	sub	sp, #40	; 0x28
 8005d30:	af02      	add	r7, sp, #8
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	603b      	str	r3, [r7, #0]
 8005d38:	1dbb      	adds	r3, r7, #6
 8005d3a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	228c      	movs	r2, #140	; 0x8c
 8005d40:	589b      	ldr	r3, [r3, r2]
 8005d42:	2b20      	cmp	r3, #32
 8005d44:	d000      	beq.n	8005d48 <HAL_UART_Receive+0x1c>
 8005d46:	e0cc      	b.n	8005ee2 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d003      	beq.n	8005d56 <HAL_UART_Receive+0x2a>
 8005d4e:	1dbb      	adds	r3, r7, #6
 8005d50:	881b      	ldrh	r3, [r3, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d101      	bne.n	8005d5a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e0c4      	b.n	8005ee4 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	689a      	ldr	r2, [r3, #8]
 8005d5e:	2380      	movs	r3, #128	; 0x80
 8005d60:	015b      	lsls	r3, r3, #5
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d109      	bne.n	8005d7a <HAL_UART_Receive+0x4e>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d105      	bne.n	8005d7a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	2201      	movs	r2, #1
 8005d72:	4013      	ands	r3, r2
 8005d74:	d001      	beq.n	8005d7a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e0b4      	b.n	8005ee4 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2290      	movs	r2, #144	; 0x90
 8005d7e:	2100      	movs	r1, #0
 8005d80:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	228c      	movs	r2, #140	; 0x8c
 8005d86:	2122      	movs	r1, #34	; 0x22
 8005d88:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d90:	f7fd fbf0 	bl	8003574 <HAL_GetTick>
 8005d94:	0003      	movs	r3, r0
 8005d96:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	1dba      	adds	r2, r7, #6
 8005d9c:	215c      	movs	r1, #92	; 0x5c
 8005d9e:	8812      	ldrh	r2, [r2, #0]
 8005da0:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	1dba      	adds	r2, r7, #6
 8005da6:	215e      	movs	r1, #94	; 0x5e
 8005da8:	8812      	ldrh	r2, [r2, #0]
 8005daa:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	689a      	ldr	r2, [r3, #8]
 8005db0:	2380      	movs	r3, #128	; 0x80
 8005db2:	015b      	lsls	r3, r3, #5
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d10d      	bne.n	8005dd4 <HAL_UART_Receive+0xa8>
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d104      	bne.n	8005dca <HAL_UART_Receive+0x9e>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2260      	movs	r2, #96	; 0x60
 8005dc4:	4949      	ldr	r1, [pc, #292]	; (8005eec <HAL_UART_Receive+0x1c0>)
 8005dc6:	5299      	strh	r1, [r3, r2]
 8005dc8:	e02e      	b.n	8005e28 <HAL_UART_Receive+0xfc>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2260      	movs	r2, #96	; 0x60
 8005dce:	21ff      	movs	r1, #255	; 0xff
 8005dd0:	5299      	strh	r1, [r3, r2]
 8005dd2:	e029      	b.n	8005e28 <HAL_UART_Receive+0xfc>
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d10d      	bne.n	8005df8 <HAL_UART_Receive+0xcc>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	691b      	ldr	r3, [r3, #16]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d104      	bne.n	8005dee <HAL_UART_Receive+0xc2>
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2260      	movs	r2, #96	; 0x60
 8005de8:	21ff      	movs	r1, #255	; 0xff
 8005dea:	5299      	strh	r1, [r3, r2]
 8005dec:	e01c      	b.n	8005e28 <HAL_UART_Receive+0xfc>
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2260      	movs	r2, #96	; 0x60
 8005df2:	217f      	movs	r1, #127	; 0x7f
 8005df4:	5299      	strh	r1, [r3, r2]
 8005df6:	e017      	b.n	8005e28 <HAL_UART_Receive+0xfc>
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	689a      	ldr	r2, [r3, #8]
 8005dfc:	2380      	movs	r3, #128	; 0x80
 8005dfe:	055b      	lsls	r3, r3, #21
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d10d      	bne.n	8005e20 <HAL_UART_Receive+0xf4>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d104      	bne.n	8005e16 <HAL_UART_Receive+0xea>
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2260      	movs	r2, #96	; 0x60
 8005e10:	217f      	movs	r1, #127	; 0x7f
 8005e12:	5299      	strh	r1, [r3, r2]
 8005e14:	e008      	b.n	8005e28 <HAL_UART_Receive+0xfc>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2260      	movs	r2, #96	; 0x60
 8005e1a:	213f      	movs	r1, #63	; 0x3f
 8005e1c:	5299      	strh	r1, [r3, r2]
 8005e1e:	e003      	b.n	8005e28 <HAL_UART_Receive+0xfc>
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2260      	movs	r2, #96	; 0x60
 8005e24:	2100      	movs	r1, #0
 8005e26:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8005e28:	2312      	movs	r3, #18
 8005e2a:	18fb      	adds	r3, r7, r3
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	2160      	movs	r1, #96	; 0x60
 8005e30:	5a52      	ldrh	r2, [r2, r1]
 8005e32:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	689a      	ldr	r2, [r3, #8]
 8005e38:	2380      	movs	r3, #128	; 0x80
 8005e3a:	015b      	lsls	r3, r3, #5
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d108      	bne.n	8005e52 <HAL_UART_Receive+0x126>
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	691b      	ldr	r3, [r3, #16]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d104      	bne.n	8005e52 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	61bb      	str	r3, [r7, #24]
 8005e50:	e003      	b.n	8005e5a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e56:	2300      	movs	r3, #0
 8005e58:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005e5a:	e036      	b.n	8005eca <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	68f8      	ldr	r0, [r7, #12]
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	9300      	str	r3, [sp, #0]
 8005e64:	0013      	movs	r3, r2
 8005e66:	2200      	movs	r2, #0
 8005e68:	2120      	movs	r1, #32
 8005e6a:	f000 fc01 	bl	8006670 <UART_WaitOnFlagUntilTimeout>
 8005e6e:	1e03      	subs	r3, r0, #0
 8005e70:	d001      	beq.n	8005e76 <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e036      	b.n	8005ee4 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d10e      	bne.n	8005e9a <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	2212      	movs	r2, #18
 8005e86:	18ba      	adds	r2, r7, r2
 8005e88:	8812      	ldrh	r2, [r2, #0]
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	b29a      	uxth	r2, r3
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005e92:	69bb      	ldr	r3, [r7, #24]
 8005e94:	3302      	adds	r3, #2
 8005e96:	61bb      	str	r3, [r7, #24]
 8005e98:	e00e      	b.n	8005eb8 <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2212      	movs	r2, #18
 8005ea4:	18ba      	adds	r2, r7, r2
 8005ea6:	8812      	ldrh	r2, [r2, #0]
 8005ea8:	b2d2      	uxtb	r2, r2
 8005eaa:	4013      	ands	r3, r2
 8005eac:	b2da      	uxtb	r2, r3
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	3301      	adds	r3, #1
 8005eb6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	225e      	movs	r2, #94	; 0x5e
 8005ebc:	5a9b      	ldrh	r3, [r3, r2]
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	b299      	uxth	r1, r3
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	225e      	movs	r2, #94	; 0x5e
 8005ec8:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	225e      	movs	r2, #94	; 0x5e
 8005ece:	5a9b      	ldrh	r3, [r3, r2]
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1c2      	bne.n	8005e5c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	228c      	movs	r2, #140	; 0x8c
 8005eda:	2120      	movs	r1, #32
 8005edc:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	e000      	b.n	8005ee4 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 8005ee2:	2302      	movs	r3, #2
  }
}
 8005ee4:	0018      	movs	r0, r3
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	b008      	add	sp, #32
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	000001ff 	.word	0x000001ff

08005ef0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ef0:	b5b0      	push	{r4, r5, r7, lr}
 8005ef2:	b090      	sub	sp, #64	; 0x40
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ef8:	231a      	movs	r3, #26
 8005efa:	2220      	movs	r2, #32
 8005efc:	189b      	adds	r3, r3, r2
 8005efe:	19db      	adds	r3, r3, r7
 8005f00:	2200      	movs	r2, #0
 8005f02:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f06:	689a      	ldr	r2, [r3, #8]
 8005f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	431a      	orrs	r2, r3
 8005f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f16:	69db      	ldr	r3, [r3, #28]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4aaf      	ldr	r2, [pc, #700]	; (80061e0 <UART_SetConfig+0x2f0>)
 8005f24:	4013      	ands	r3, r2
 8005f26:	0019      	movs	r1, r3
 8005f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f2e:	430b      	orrs	r3, r1
 8005f30:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	4aaa      	ldr	r2, [pc, #680]	; (80061e4 <UART_SetConfig+0x2f4>)
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	0018      	movs	r0, r3
 8005f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f40:	68d9      	ldr	r1, [r3, #12]
 8005f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	0003      	movs	r3, r0
 8005f48:	430b      	orrs	r3, r1
 8005f4a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4e:	699b      	ldr	r3, [r3, #24]
 8005f50:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4aa4      	ldr	r2, [pc, #656]	; (80061e8 <UART_SetConfig+0x2f8>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d004      	beq.n	8005f66 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5e:	6a1b      	ldr	r3, [r3, #32]
 8005f60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f62:	4313      	orrs	r3, r2
 8005f64:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	4a9f      	ldr	r2, [pc, #636]	; (80061ec <UART_SetConfig+0x2fc>)
 8005f6e:	4013      	ands	r3, r2
 8005f70:	0019      	movs	r1, r3
 8005f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f78:	430b      	orrs	r3, r1
 8005f7a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f82:	220f      	movs	r2, #15
 8005f84:	4393      	bics	r3, r2
 8005f86:	0018      	movs	r0, r3
 8005f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	0003      	movs	r3, r0
 8005f92:	430b      	orrs	r3, r1
 8005f94:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a95      	ldr	r2, [pc, #596]	; (80061f0 <UART_SetConfig+0x300>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d131      	bne.n	8006004 <UART_SetConfig+0x114>
 8005fa0:	4b94      	ldr	r3, [pc, #592]	; (80061f4 <UART_SetConfig+0x304>)
 8005fa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fa4:	2203      	movs	r2, #3
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	2b03      	cmp	r3, #3
 8005faa:	d01d      	beq.n	8005fe8 <UART_SetConfig+0xf8>
 8005fac:	d823      	bhi.n	8005ff6 <UART_SetConfig+0x106>
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	d00c      	beq.n	8005fcc <UART_SetConfig+0xdc>
 8005fb2:	d820      	bhi.n	8005ff6 <UART_SetConfig+0x106>
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d002      	beq.n	8005fbe <UART_SetConfig+0xce>
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d00e      	beq.n	8005fda <UART_SetConfig+0xea>
 8005fbc:	e01b      	b.n	8005ff6 <UART_SetConfig+0x106>
 8005fbe:	231b      	movs	r3, #27
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	189b      	adds	r3, r3, r2
 8005fc4:	19db      	adds	r3, r3, r7
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	701a      	strb	r2, [r3, #0]
 8005fca:	e0b4      	b.n	8006136 <UART_SetConfig+0x246>
 8005fcc:	231b      	movs	r3, #27
 8005fce:	2220      	movs	r2, #32
 8005fd0:	189b      	adds	r3, r3, r2
 8005fd2:	19db      	adds	r3, r3, r7
 8005fd4:	2202      	movs	r2, #2
 8005fd6:	701a      	strb	r2, [r3, #0]
 8005fd8:	e0ad      	b.n	8006136 <UART_SetConfig+0x246>
 8005fda:	231b      	movs	r3, #27
 8005fdc:	2220      	movs	r2, #32
 8005fde:	189b      	adds	r3, r3, r2
 8005fe0:	19db      	adds	r3, r3, r7
 8005fe2:	2204      	movs	r2, #4
 8005fe4:	701a      	strb	r2, [r3, #0]
 8005fe6:	e0a6      	b.n	8006136 <UART_SetConfig+0x246>
 8005fe8:	231b      	movs	r3, #27
 8005fea:	2220      	movs	r2, #32
 8005fec:	189b      	adds	r3, r3, r2
 8005fee:	19db      	adds	r3, r3, r7
 8005ff0:	2208      	movs	r2, #8
 8005ff2:	701a      	strb	r2, [r3, #0]
 8005ff4:	e09f      	b.n	8006136 <UART_SetConfig+0x246>
 8005ff6:	231b      	movs	r3, #27
 8005ff8:	2220      	movs	r2, #32
 8005ffa:	189b      	adds	r3, r3, r2
 8005ffc:	19db      	adds	r3, r3, r7
 8005ffe:	2210      	movs	r2, #16
 8006000:	701a      	strb	r2, [r3, #0]
 8006002:	e098      	b.n	8006136 <UART_SetConfig+0x246>
 8006004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a7b      	ldr	r2, [pc, #492]	; (80061f8 <UART_SetConfig+0x308>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d131      	bne.n	8006072 <UART_SetConfig+0x182>
 800600e:	4b79      	ldr	r3, [pc, #484]	; (80061f4 <UART_SetConfig+0x304>)
 8006010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006012:	220c      	movs	r2, #12
 8006014:	4013      	ands	r3, r2
 8006016:	2b0c      	cmp	r3, #12
 8006018:	d01d      	beq.n	8006056 <UART_SetConfig+0x166>
 800601a:	d823      	bhi.n	8006064 <UART_SetConfig+0x174>
 800601c:	2b08      	cmp	r3, #8
 800601e:	d00c      	beq.n	800603a <UART_SetConfig+0x14a>
 8006020:	d820      	bhi.n	8006064 <UART_SetConfig+0x174>
 8006022:	2b00      	cmp	r3, #0
 8006024:	d002      	beq.n	800602c <UART_SetConfig+0x13c>
 8006026:	2b04      	cmp	r3, #4
 8006028:	d00e      	beq.n	8006048 <UART_SetConfig+0x158>
 800602a:	e01b      	b.n	8006064 <UART_SetConfig+0x174>
 800602c:	231b      	movs	r3, #27
 800602e:	2220      	movs	r2, #32
 8006030:	189b      	adds	r3, r3, r2
 8006032:	19db      	adds	r3, r3, r7
 8006034:	2200      	movs	r2, #0
 8006036:	701a      	strb	r2, [r3, #0]
 8006038:	e07d      	b.n	8006136 <UART_SetConfig+0x246>
 800603a:	231b      	movs	r3, #27
 800603c:	2220      	movs	r2, #32
 800603e:	189b      	adds	r3, r3, r2
 8006040:	19db      	adds	r3, r3, r7
 8006042:	2202      	movs	r2, #2
 8006044:	701a      	strb	r2, [r3, #0]
 8006046:	e076      	b.n	8006136 <UART_SetConfig+0x246>
 8006048:	231b      	movs	r3, #27
 800604a:	2220      	movs	r2, #32
 800604c:	189b      	adds	r3, r3, r2
 800604e:	19db      	adds	r3, r3, r7
 8006050:	2204      	movs	r2, #4
 8006052:	701a      	strb	r2, [r3, #0]
 8006054:	e06f      	b.n	8006136 <UART_SetConfig+0x246>
 8006056:	231b      	movs	r3, #27
 8006058:	2220      	movs	r2, #32
 800605a:	189b      	adds	r3, r3, r2
 800605c:	19db      	adds	r3, r3, r7
 800605e:	2208      	movs	r2, #8
 8006060:	701a      	strb	r2, [r3, #0]
 8006062:	e068      	b.n	8006136 <UART_SetConfig+0x246>
 8006064:	231b      	movs	r3, #27
 8006066:	2220      	movs	r2, #32
 8006068:	189b      	adds	r3, r3, r2
 800606a:	19db      	adds	r3, r3, r7
 800606c:	2210      	movs	r2, #16
 800606e:	701a      	strb	r2, [r3, #0]
 8006070:	e061      	b.n	8006136 <UART_SetConfig+0x246>
 8006072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a61      	ldr	r2, [pc, #388]	; (80061fc <UART_SetConfig+0x30c>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d106      	bne.n	800608a <UART_SetConfig+0x19a>
 800607c:	231b      	movs	r3, #27
 800607e:	2220      	movs	r2, #32
 8006080:	189b      	adds	r3, r3, r2
 8006082:	19db      	adds	r3, r3, r7
 8006084:	2200      	movs	r2, #0
 8006086:	701a      	strb	r2, [r3, #0]
 8006088:	e055      	b.n	8006136 <UART_SetConfig+0x246>
 800608a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a5c      	ldr	r2, [pc, #368]	; (8006200 <UART_SetConfig+0x310>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d106      	bne.n	80060a2 <UART_SetConfig+0x1b2>
 8006094:	231b      	movs	r3, #27
 8006096:	2220      	movs	r2, #32
 8006098:	189b      	adds	r3, r3, r2
 800609a:	19db      	adds	r3, r3, r7
 800609c:	2200      	movs	r2, #0
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	e049      	b.n	8006136 <UART_SetConfig+0x246>
 80060a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a50      	ldr	r2, [pc, #320]	; (80061e8 <UART_SetConfig+0x2f8>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d13e      	bne.n	800612a <UART_SetConfig+0x23a>
 80060ac:	4b51      	ldr	r3, [pc, #324]	; (80061f4 <UART_SetConfig+0x304>)
 80060ae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060b0:	23c0      	movs	r3, #192	; 0xc0
 80060b2:	011b      	lsls	r3, r3, #4
 80060b4:	4013      	ands	r3, r2
 80060b6:	22c0      	movs	r2, #192	; 0xc0
 80060b8:	0112      	lsls	r2, r2, #4
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d027      	beq.n	800610e <UART_SetConfig+0x21e>
 80060be:	22c0      	movs	r2, #192	; 0xc0
 80060c0:	0112      	lsls	r2, r2, #4
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d82a      	bhi.n	800611c <UART_SetConfig+0x22c>
 80060c6:	2280      	movs	r2, #128	; 0x80
 80060c8:	0112      	lsls	r2, r2, #4
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d011      	beq.n	80060f2 <UART_SetConfig+0x202>
 80060ce:	2280      	movs	r2, #128	; 0x80
 80060d0:	0112      	lsls	r2, r2, #4
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d822      	bhi.n	800611c <UART_SetConfig+0x22c>
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d004      	beq.n	80060e4 <UART_SetConfig+0x1f4>
 80060da:	2280      	movs	r2, #128	; 0x80
 80060dc:	00d2      	lsls	r2, r2, #3
 80060de:	4293      	cmp	r3, r2
 80060e0:	d00e      	beq.n	8006100 <UART_SetConfig+0x210>
 80060e2:	e01b      	b.n	800611c <UART_SetConfig+0x22c>
 80060e4:	231b      	movs	r3, #27
 80060e6:	2220      	movs	r2, #32
 80060e8:	189b      	adds	r3, r3, r2
 80060ea:	19db      	adds	r3, r3, r7
 80060ec:	2200      	movs	r2, #0
 80060ee:	701a      	strb	r2, [r3, #0]
 80060f0:	e021      	b.n	8006136 <UART_SetConfig+0x246>
 80060f2:	231b      	movs	r3, #27
 80060f4:	2220      	movs	r2, #32
 80060f6:	189b      	adds	r3, r3, r2
 80060f8:	19db      	adds	r3, r3, r7
 80060fa:	2202      	movs	r2, #2
 80060fc:	701a      	strb	r2, [r3, #0]
 80060fe:	e01a      	b.n	8006136 <UART_SetConfig+0x246>
 8006100:	231b      	movs	r3, #27
 8006102:	2220      	movs	r2, #32
 8006104:	189b      	adds	r3, r3, r2
 8006106:	19db      	adds	r3, r3, r7
 8006108:	2204      	movs	r2, #4
 800610a:	701a      	strb	r2, [r3, #0]
 800610c:	e013      	b.n	8006136 <UART_SetConfig+0x246>
 800610e:	231b      	movs	r3, #27
 8006110:	2220      	movs	r2, #32
 8006112:	189b      	adds	r3, r3, r2
 8006114:	19db      	adds	r3, r3, r7
 8006116:	2208      	movs	r2, #8
 8006118:	701a      	strb	r2, [r3, #0]
 800611a:	e00c      	b.n	8006136 <UART_SetConfig+0x246>
 800611c:	231b      	movs	r3, #27
 800611e:	2220      	movs	r2, #32
 8006120:	189b      	adds	r3, r3, r2
 8006122:	19db      	adds	r3, r3, r7
 8006124:	2210      	movs	r2, #16
 8006126:	701a      	strb	r2, [r3, #0]
 8006128:	e005      	b.n	8006136 <UART_SetConfig+0x246>
 800612a:	231b      	movs	r3, #27
 800612c:	2220      	movs	r2, #32
 800612e:	189b      	adds	r3, r3, r2
 8006130:	19db      	adds	r3, r3, r7
 8006132:	2210      	movs	r2, #16
 8006134:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a2b      	ldr	r2, [pc, #172]	; (80061e8 <UART_SetConfig+0x2f8>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d000      	beq.n	8006142 <UART_SetConfig+0x252>
 8006140:	e0a9      	b.n	8006296 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006142:	231b      	movs	r3, #27
 8006144:	2220      	movs	r2, #32
 8006146:	189b      	adds	r3, r3, r2
 8006148:	19db      	adds	r3, r3, r7
 800614a:	781b      	ldrb	r3, [r3, #0]
 800614c:	2b08      	cmp	r3, #8
 800614e:	d015      	beq.n	800617c <UART_SetConfig+0x28c>
 8006150:	dc18      	bgt.n	8006184 <UART_SetConfig+0x294>
 8006152:	2b04      	cmp	r3, #4
 8006154:	d00d      	beq.n	8006172 <UART_SetConfig+0x282>
 8006156:	dc15      	bgt.n	8006184 <UART_SetConfig+0x294>
 8006158:	2b00      	cmp	r3, #0
 800615a:	d002      	beq.n	8006162 <UART_SetConfig+0x272>
 800615c:	2b02      	cmp	r3, #2
 800615e:	d005      	beq.n	800616c <UART_SetConfig+0x27c>
 8006160:	e010      	b.n	8006184 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006162:	f7fe fb69 	bl	8004838 <HAL_RCC_GetPCLK1Freq>
 8006166:	0003      	movs	r3, r0
 8006168:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800616a:	e014      	b.n	8006196 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800616c:	4b25      	ldr	r3, [pc, #148]	; (8006204 <UART_SetConfig+0x314>)
 800616e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006170:	e011      	b.n	8006196 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006172:	f7fe fad5 	bl	8004720 <HAL_RCC_GetSysClockFreq>
 8006176:	0003      	movs	r3, r0
 8006178:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800617a:	e00c      	b.n	8006196 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800617c:	2380      	movs	r3, #128	; 0x80
 800617e:	021b      	lsls	r3, r3, #8
 8006180:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006182:	e008      	b.n	8006196 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8006184:	2300      	movs	r3, #0
 8006186:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006188:	231a      	movs	r3, #26
 800618a:	2220      	movs	r2, #32
 800618c:	189b      	adds	r3, r3, r2
 800618e:	19db      	adds	r3, r3, r7
 8006190:	2201      	movs	r2, #1
 8006192:	701a      	strb	r2, [r3, #0]
        break;
 8006194:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006198:	2b00      	cmp	r3, #0
 800619a:	d100      	bne.n	800619e <UART_SetConfig+0x2ae>
 800619c:	e14b      	b.n	8006436 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800619e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061a2:	4b19      	ldr	r3, [pc, #100]	; (8006208 <UART_SetConfig+0x318>)
 80061a4:	0052      	lsls	r2, r2, #1
 80061a6:	5ad3      	ldrh	r3, [r2, r3]
 80061a8:	0019      	movs	r1, r3
 80061aa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80061ac:	f7f9 ffc6 	bl	800013c <__udivsi3>
 80061b0:	0003      	movs	r3, r0
 80061b2:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80061b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b6:	685a      	ldr	r2, [r3, #4]
 80061b8:	0013      	movs	r3, r2
 80061ba:	005b      	lsls	r3, r3, #1
 80061bc:	189b      	adds	r3, r3, r2
 80061be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d305      	bcc.n	80061d0 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80061c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80061ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d91d      	bls.n	800620c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80061d0:	231a      	movs	r3, #26
 80061d2:	2220      	movs	r2, #32
 80061d4:	189b      	adds	r3, r3, r2
 80061d6:	19db      	adds	r3, r3, r7
 80061d8:	2201      	movs	r2, #1
 80061da:	701a      	strb	r2, [r3, #0]
 80061dc:	e12b      	b.n	8006436 <UART_SetConfig+0x546>
 80061de:	46c0      	nop			; (mov r8, r8)
 80061e0:	cfff69f3 	.word	0xcfff69f3
 80061e4:	ffffcfff 	.word	0xffffcfff
 80061e8:	40008000 	.word	0x40008000
 80061ec:	11fff4ff 	.word	0x11fff4ff
 80061f0:	40013800 	.word	0x40013800
 80061f4:	40021000 	.word	0x40021000
 80061f8:	40004400 	.word	0x40004400
 80061fc:	40004800 	.word	0x40004800
 8006200:	40004c00 	.word	0x40004c00
 8006204:	00f42400 	.word	0x00f42400
 8006208:	0800f47c 	.word	0x0800f47c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800620c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800620e:	61bb      	str	r3, [r7, #24]
 8006210:	2300      	movs	r3, #0
 8006212:	61fb      	str	r3, [r7, #28]
 8006214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006216:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006218:	4b92      	ldr	r3, [pc, #584]	; (8006464 <UART_SetConfig+0x574>)
 800621a:	0052      	lsls	r2, r2, #1
 800621c:	5ad3      	ldrh	r3, [r2, r3]
 800621e:	613b      	str	r3, [r7, #16]
 8006220:	2300      	movs	r3, #0
 8006222:	617b      	str	r3, [r7, #20]
 8006224:	693a      	ldr	r2, [r7, #16]
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	69b8      	ldr	r0, [r7, #24]
 800622a:	69f9      	ldr	r1, [r7, #28]
 800622c:	f7fa f93a 	bl	80004a4 <__aeabi_uldivmod>
 8006230:	0002      	movs	r2, r0
 8006232:	000b      	movs	r3, r1
 8006234:	0e11      	lsrs	r1, r2, #24
 8006236:	021d      	lsls	r5, r3, #8
 8006238:	430d      	orrs	r5, r1
 800623a:	0214      	lsls	r4, r2, #8
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	085b      	lsrs	r3, r3, #1
 8006242:	60bb      	str	r3, [r7, #8]
 8006244:	2300      	movs	r3, #0
 8006246:	60fb      	str	r3, [r7, #12]
 8006248:	68b8      	ldr	r0, [r7, #8]
 800624a:	68f9      	ldr	r1, [r7, #12]
 800624c:	1900      	adds	r0, r0, r4
 800624e:	4169      	adcs	r1, r5
 8006250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	603b      	str	r3, [r7, #0]
 8006256:	2300      	movs	r3, #0
 8006258:	607b      	str	r3, [r7, #4]
 800625a:	683a      	ldr	r2, [r7, #0]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f7fa f921 	bl	80004a4 <__aeabi_uldivmod>
 8006262:	0002      	movs	r2, r0
 8006264:	000b      	movs	r3, r1
 8006266:	0013      	movs	r3, r2
 8006268:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800626a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800626c:	23c0      	movs	r3, #192	; 0xc0
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	429a      	cmp	r2, r3
 8006272:	d309      	bcc.n	8006288 <UART_SetConfig+0x398>
 8006274:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006276:	2380      	movs	r3, #128	; 0x80
 8006278:	035b      	lsls	r3, r3, #13
 800627a:	429a      	cmp	r2, r3
 800627c:	d204      	bcs.n	8006288 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800627e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006284:	60da      	str	r2, [r3, #12]
 8006286:	e0d6      	b.n	8006436 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8006288:	231a      	movs	r3, #26
 800628a:	2220      	movs	r2, #32
 800628c:	189b      	adds	r3, r3, r2
 800628e:	19db      	adds	r3, r3, r7
 8006290:	2201      	movs	r2, #1
 8006292:	701a      	strb	r2, [r3, #0]
 8006294:	e0cf      	b.n	8006436 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006298:	69da      	ldr	r2, [r3, #28]
 800629a:	2380      	movs	r3, #128	; 0x80
 800629c:	021b      	lsls	r3, r3, #8
 800629e:	429a      	cmp	r2, r3
 80062a0:	d000      	beq.n	80062a4 <UART_SetConfig+0x3b4>
 80062a2:	e070      	b.n	8006386 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80062a4:	231b      	movs	r3, #27
 80062a6:	2220      	movs	r2, #32
 80062a8:	189b      	adds	r3, r3, r2
 80062aa:	19db      	adds	r3, r3, r7
 80062ac:	781b      	ldrb	r3, [r3, #0]
 80062ae:	2b08      	cmp	r3, #8
 80062b0:	d015      	beq.n	80062de <UART_SetConfig+0x3ee>
 80062b2:	dc18      	bgt.n	80062e6 <UART_SetConfig+0x3f6>
 80062b4:	2b04      	cmp	r3, #4
 80062b6:	d00d      	beq.n	80062d4 <UART_SetConfig+0x3e4>
 80062b8:	dc15      	bgt.n	80062e6 <UART_SetConfig+0x3f6>
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d002      	beq.n	80062c4 <UART_SetConfig+0x3d4>
 80062be:	2b02      	cmp	r3, #2
 80062c0:	d005      	beq.n	80062ce <UART_SetConfig+0x3de>
 80062c2:	e010      	b.n	80062e6 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062c4:	f7fe fab8 	bl	8004838 <HAL_RCC_GetPCLK1Freq>
 80062c8:	0003      	movs	r3, r0
 80062ca:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80062cc:	e014      	b.n	80062f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062ce:	4b66      	ldr	r3, [pc, #408]	; (8006468 <UART_SetConfig+0x578>)
 80062d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80062d2:	e011      	b.n	80062f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062d4:	f7fe fa24 	bl	8004720 <HAL_RCC_GetSysClockFreq>
 80062d8:	0003      	movs	r3, r0
 80062da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80062dc:	e00c      	b.n	80062f8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062de:	2380      	movs	r3, #128	; 0x80
 80062e0:	021b      	lsls	r3, r3, #8
 80062e2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80062e4:	e008      	b.n	80062f8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80062e6:	2300      	movs	r3, #0
 80062e8:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80062ea:	231a      	movs	r3, #26
 80062ec:	2220      	movs	r2, #32
 80062ee:	189b      	adds	r3, r3, r2
 80062f0:	19db      	adds	r3, r3, r7
 80062f2:	2201      	movs	r2, #1
 80062f4:	701a      	strb	r2, [r3, #0]
        break;
 80062f6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d100      	bne.n	8006300 <UART_SetConfig+0x410>
 80062fe:	e09a      	b.n	8006436 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006302:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006304:	4b57      	ldr	r3, [pc, #348]	; (8006464 <UART_SetConfig+0x574>)
 8006306:	0052      	lsls	r2, r2, #1
 8006308:	5ad3      	ldrh	r3, [r2, r3]
 800630a:	0019      	movs	r1, r3
 800630c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800630e:	f7f9 ff15 	bl	800013c <__udivsi3>
 8006312:	0003      	movs	r3, r0
 8006314:	005a      	lsls	r2, r3, #1
 8006316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	085b      	lsrs	r3, r3, #1
 800631c:	18d2      	adds	r2, r2, r3
 800631e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	0019      	movs	r1, r3
 8006324:	0010      	movs	r0, r2
 8006326:	f7f9 ff09 	bl	800013c <__udivsi3>
 800632a:	0003      	movs	r3, r0
 800632c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800632e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006330:	2b0f      	cmp	r3, #15
 8006332:	d921      	bls.n	8006378 <UART_SetConfig+0x488>
 8006334:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006336:	2380      	movs	r3, #128	; 0x80
 8006338:	025b      	lsls	r3, r3, #9
 800633a:	429a      	cmp	r2, r3
 800633c:	d21c      	bcs.n	8006378 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800633e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006340:	b29a      	uxth	r2, r3
 8006342:	200e      	movs	r0, #14
 8006344:	2420      	movs	r4, #32
 8006346:	1903      	adds	r3, r0, r4
 8006348:	19db      	adds	r3, r3, r7
 800634a:	210f      	movs	r1, #15
 800634c:	438a      	bics	r2, r1
 800634e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006352:	085b      	lsrs	r3, r3, #1
 8006354:	b29b      	uxth	r3, r3
 8006356:	2207      	movs	r2, #7
 8006358:	4013      	ands	r3, r2
 800635a:	b299      	uxth	r1, r3
 800635c:	1903      	adds	r3, r0, r4
 800635e:	19db      	adds	r3, r3, r7
 8006360:	1902      	adds	r2, r0, r4
 8006362:	19d2      	adds	r2, r2, r7
 8006364:	8812      	ldrh	r2, [r2, #0]
 8006366:	430a      	orrs	r2, r1
 8006368:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800636a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	1902      	adds	r2, r0, r4
 8006370:	19d2      	adds	r2, r2, r7
 8006372:	8812      	ldrh	r2, [r2, #0]
 8006374:	60da      	str	r2, [r3, #12]
 8006376:	e05e      	b.n	8006436 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006378:	231a      	movs	r3, #26
 800637a:	2220      	movs	r2, #32
 800637c:	189b      	adds	r3, r3, r2
 800637e:	19db      	adds	r3, r3, r7
 8006380:	2201      	movs	r2, #1
 8006382:	701a      	strb	r2, [r3, #0]
 8006384:	e057      	b.n	8006436 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006386:	231b      	movs	r3, #27
 8006388:	2220      	movs	r2, #32
 800638a:	189b      	adds	r3, r3, r2
 800638c:	19db      	adds	r3, r3, r7
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	2b08      	cmp	r3, #8
 8006392:	d015      	beq.n	80063c0 <UART_SetConfig+0x4d0>
 8006394:	dc18      	bgt.n	80063c8 <UART_SetConfig+0x4d8>
 8006396:	2b04      	cmp	r3, #4
 8006398:	d00d      	beq.n	80063b6 <UART_SetConfig+0x4c6>
 800639a:	dc15      	bgt.n	80063c8 <UART_SetConfig+0x4d8>
 800639c:	2b00      	cmp	r3, #0
 800639e:	d002      	beq.n	80063a6 <UART_SetConfig+0x4b6>
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	d005      	beq.n	80063b0 <UART_SetConfig+0x4c0>
 80063a4:	e010      	b.n	80063c8 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063a6:	f7fe fa47 	bl	8004838 <HAL_RCC_GetPCLK1Freq>
 80063aa:	0003      	movs	r3, r0
 80063ac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063ae:	e014      	b.n	80063da <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063b0:	4b2d      	ldr	r3, [pc, #180]	; (8006468 <UART_SetConfig+0x578>)
 80063b2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063b4:	e011      	b.n	80063da <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063b6:	f7fe f9b3 	bl	8004720 <HAL_RCC_GetSysClockFreq>
 80063ba:	0003      	movs	r3, r0
 80063bc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063be:	e00c      	b.n	80063da <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063c0:	2380      	movs	r3, #128	; 0x80
 80063c2:	021b      	lsls	r3, r3, #8
 80063c4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063c6:	e008      	b.n	80063da <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80063c8:	2300      	movs	r3, #0
 80063ca:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80063cc:	231a      	movs	r3, #26
 80063ce:	2220      	movs	r2, #32
 80063d0:	189b      	adds	r3, r3, r2
 80063d2:	19db      	adds	r3, r3, r7
 80063d4:	2201      	movs	r2, #1
 80063d6:	701a      	strb	r2, [r3, #0]
        break;
 80063d8:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80063da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d02a      	beq.n	8006436 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80063e4:	4b1f      	ldr	r3, [pc, #124]	; (8006464 <UART_SetConfig+0x574>)
 80063e6:	0052      	lsls	r2, r2, #1
 80063e8:	5ad3      	ldrh	r3, [r2, r3]
 80063ea:	0019      	movs	r1, r3
 80063ec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80063ee:	f7f9 fea5 	bl	800013c <__udivsi3>
 80063f2:	0003      	movs	r3, r0
 80063f4:	001a      	movs	r2, r3
 80063f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	085b      	lsrs	r3, r3, #1
 80063fc:	18d2      	adds	r2, r2, r3
 80063fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	0019      	movs	r1, r3
 8006404:	0010      	movs	r0, r2
 8006406:	f7f9 fe99 	bl	800013c <__udivsi3>
 800640a:	0003      	movs	r3, r0
 800640c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800640e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006410:	2b0f      	cmp	r3, #15
 8006412:	d90a      	bls.n	800642a <UART_SetConfig+0x53a>
 8006414:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006416:	2380      	movs	r3, #128	; 0x80
 8006418:	025b      	lsls	r3, r3, #9
 800641a:	429a      	cmp	r2, r3
 800641c:	d205      	bcs.n	800642a <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800641e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006420:	b29a      	uxth	r2, r3
 8006422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	60da      	str	r2, [r3, #12]
 8006428:	e005      	b.n	8006436 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800642a:	231a      	movs	r3, #26
 800642c:	2220      	movs	r2, #32
 800642e:	189b      	adds	r3, r3, r2
 8006430:	19db      	adds	r3, r3, r7
 8006432:	2201      	movs	r2, #1
 8006434:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006438:	226a      	movs	r2, #106	; 0x6a
 800643a:	2101      	movs	r1, #1
 800643c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800643e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006440:	2268      	movs	r2, #104	; 0x68
 8006442:	2101      	movs	r1, #1
 8006444:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006448:	2200      	movs	r2, #0
 800644a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800644c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644e:	2200      	movs	r2, #0
 8006450:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006452:	231a      	movs	r3, #26
 8006454:	2220      	movs	r2, #32
 8006456:	189b      	adds	r3, r3, r2
 8006458:	19db      	adds	r3, r3, r7
 800645a:	781b      	ldrb	r3, [r3, #0]
}
 800645c:	0018      	movs	r0, r3
 800645e:	46bd      	mov	sp, r7
 8006460:	b010      	add	sp, #64	; 0x40
 8006462:	bdb0      	pop	{r4, r5, r7, pc}
 8006464:	0800f47c 	.word	0x0800f47c
 8006468:	00f42400 	.word	0x00f42400

0800646c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006478:	2201      	movs	r2, #1
 800647a:	4013      	ands	r3, r2
 800647c:	d00b      	beq.n	8006496 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	4a4a      	ldr	r2, [pc, #296]	; (80065b0 <UART_AdvFeatureConfig+0x144>)
 8006486:	4013      	ands	r3, r2
 8006488:	0019      	movs	r1, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800649a:	2202      	movs	r2, #2
 800649c:	4013      	ands	r3, r2
 800649e:	d00b      	beq.n	80064b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	4a43      	ldr	r2, [pc, #268]	; (80065b4 <UART_AdvFeatureConfig+0x148>)
 80064a8:	4013      	ands	r3, r2
 80064aa:	0019      	movs	r1, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	430a      	orrs	r2, r1
 80064b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064bc:	2204      	movs	r2, #4
 80064be:	4013      	ands	r3, r2
 80064c0:	d00b      	beq.n	80064da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	4a3b      	ldr	r2, [pc, #236]	; (80065b8 <UART_AdvFeatureConfig+0x14c>)
 80064ca:	4013      	ands	r3, r2
 80064cc:	0019      	movs	r1, r3
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	430a      	orrs	r2, r1
 80064d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064de:	2208      	movs	r2, #8
 80064e0:	4013      	ands	r3, r2
 80064e2:	d00b      	beq.n	80064fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	4a34      	ldr	r2, [pc, #208]	; (80065bc <UART_AdvFeatureConfig+0x150>)
 80064ec:	4013      	ands	r3, r2
 80064ee:	0019      	movs	r1, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	430a      	orrs	r2, r1
 80064fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006500:	2210      	movs	r2, #16
 8006502:	4013      	ands	r3, r2
 8006504:	d00b      	beq.n	800651e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	4a2c      	ldr	r2, [pc, #176]	; (80065c0 <UART_AdvFeatureConfig+0x154>)
 800650e:	4013      	ands	r3, r2
 8006510:	0019      	movs	r1, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	430a      	orrs	r2, r1
 800651c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006522:	2220      	movs	r2, #32
 8006524:	4013      	ands	r3, r2
 8006526:	d00b      	beq.n	8006540 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	4a25      	ldr	r2, [pc, #148]	; (80065c4 <UART_AdvFeatureConfig+0x158>)
 8006530:	4013      	ands	r3, r2
 8006532:	0019      	movs	r1, r3
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	430a      	orrs	r2, r1
 800653e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006544:	2240      	movs	r2, #64	; 0x40
 8006546:	4013      	ands	r3, r2
 8006548:	d01d      	beq.n	8006586 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	4a1d      	ldr	r2, [pc, #116]	; (80065c8 <UART_AdvFeatureConfig+0x15c>)
 8006552:	4013      	ands	r3, r2
 8006554:	0019      	movs	r1, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	430a      	orrs	r2, r1
 8006560:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006566:	2380      	movs	r3, #128	; 0x80
 8006568:	035b      	lsls	r3, r3, #13
 800656a:	429a      	cmp	r2, r3
 800656c:	d10b      	bne.n	8006586 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	4a15      	ldr	r2, [pc, #84]	; (80065cc <UART_AdvFeatureConfig+0x160>)
 8006576:	4013      	ands	r3, r2
 8006578:	0019      	movs	r1, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	430a      	orrs	r2, r1
 8006584:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800658a:	2280      	movs	r2, #128	; 0x80
 800658c:	4013      	ands	r3, r2
 800658e:	d00b      	beq.n	80065a8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	4a0e      	ldr	r2, [pc, #56]	; (80065d0 <UART_AdvFeatureConfig+0x164>)
 8006598:	4013      	ands	r3, r2
 800659a:	0019      	movs	r1, r3
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	430a      	orrs	r2, r1
 80065a6:	605a      	str	r2, [r3, #4]
  }
}
 80065a8:	46c0      	nop			; (mov r8, r8)
 80065aa:	46bd      	mov	sp, r7
 80065ac:	b002      	add	sp, #8
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	fffdffff 	.word	0xfffdffff
 80065b4:	fffeffff 	.word	0xfffeffff
 80065b8:	fffbffff 	.word	0xfffbffff
 80065bc:	ffff7fff 	.word	0xffff7fff
 80065c0:	ffffefff 	.word	0xffffefff
 80065c4:	ffffdfff 	.word	0xffffdfff
 80065c8:	ffefffff 	.word	0xffefffff
 80065cc:	ff9fffff 	.word	0xff9fffff
 80065d0:	fff7ffff 	.word	0xfff7ffff

080065d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b086      	sub	sp, #24
 80065d8:	af02      	add	r7, sp, #8
 80065da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2290      	movs	r2, #144	; 0x90
 80065e0:	2100      	movs	r1, #0
 80065e2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065e4:	f7fc ffc6 	bl	8003574 <HAL_GetTick>
 80065e8:	0003      	movs	r3, r0
 80065ea:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2208      	movs	r2, #8
 80065f4:	4013      	ands	r3, r2
 80065f6:	2b08      	cmp	r3, #8
 80065f8:	d10c      	bne.n	8006614 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2280      	movs	r2, #128	; 0x80
 80065fe:	0391      	lsls	r1, r2, #14
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	4a1a      	ldr	r2, [pc, #104]	; (800666c <UART_CheckIdleState+0x98>)
 8006604:	9200      	str	r2, [sp, #0]
 8006606:	2200      	movs	r2, #0
 8006608:	f000 f832 	bl	8006670 <UART_WaitOnFlagUntilTimeout>
 800660c:	1e03      	subs	r3, r0, #0
 800660e:	d001      	beq.n	8006614 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006610:	2303      	movs	r3, #3
 8006612:	e026      	b.n	8006662 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	2204      	movs	r2, #4
 800661c:	4013      	ands	r3, r2
 800661e:	2b04      	cmp	r3, #4
 8006620:	d10c      	bne.n	800663c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2280      	movs	r2, #128	; 0x80
 8006626:	03d1      	lsls	r1, r2, #15
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	4a10      	ldr	r2, [pc, #64]	; (800666c <UART_CheckIdleState+0x98>)
 800662c:	9200      	str	r2, [sp, #0]
 800662e:	2200      	movs	r2, #0
 8006630:	f000 f81e 	bl	8006670 <UART_WaitOnFlagUntilTimeout>
 8006634:	1e03      	subs	r3, r0, #0
 8006636:	d001      	beq.n	800663c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006638:	2303      	movs	r3, #3
 800663a:	e012      	b.n	8006662 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2288      	movs	r2, #136	; 0x88
 8006640:	2120      	movs	r1, #32
 8006642:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	228c      	movs	r2, #140	; 0x8c
 8006648:	2120      	movs	r1, #32
 800664a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2284      	movs	r2, #132	; 0x84
 800665c:	2100      	movs	r1, #0
 800665e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006660:	2300      	movs	r3, #0
}
 8006662:	0018      	movs	r0, r3
 8006664:	46bd      	mov	sp, r7
 8006666:	b004      	add	sp, #16
 8006668:	bd80      	pop	{r7, pc}
 800666a:	46c0      	nop			; (mov r8, r8)
 800666c:	01ffffff 	.word	0x01ffffff

08006670 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b094      	sub	sp, #80	; 0x50
 8006674:	af00      	add	r7, sp, #0
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	60b9      	str	r1, [r7, #8]
 800667a:	603b      	str	r3, [r7, #0]
 800667c:	1dfb      	adds	r3, r7, #7
 800667e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006680:	e0a7      	b.n	80067d2 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006682:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006684:	3301      	adds	r3, #1
 8006686:	d100      	bne.n	800668a <UART_WaitOnFlagUntilTimeout+0x1a>
 8006688:	e0a3      	b.n	80067d2 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800668a:	f7fc ff73 	bl	8003574 <HAL_GetTick>
 800668e:	0002      	movs	r2, r0
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006696:	429a      	cmp	r2, r3
 8006698:	d302      	bcc.n	80066a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800669a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800669c:	2b00      	cmp	r3, #0
 800669e:	d13f      	bne.n	8006720 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066a0:	f3ef 8310 	mrs	r3, PRIMASK
 80066a4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80066a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80066a8:	647b      	str	r3, [r7, #68]	; 0x44
 80066aa:	2301      	movs	r3, #1
 80066ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066b0:	f383 8810 	msr	PRIMASK, r3
}
 80066b4:	46c0      	nop			; (mov r8, r8)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	494e      	ldr	r1, [pc, #312]	; (80067fc <UART_WaitOnFlagUntilTimeout+0x18c>)
 80066c2:	400a      	ands	r2, r1
 80066c4:	601a      	str	r2, [r3, #0]
 80066c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066c8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066cc:	f383 8810 	msr	PRIMASK, r3
}
 80066d0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066d2:	f3ef 8310 	mrs	r3, PRIMASK
 80066d6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80066d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066da:	643b      	str	r3, [r7, #64]	; 0x40
 80066dc:	2301      	movs	r3, #1
 80066de:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066e2:	f383 8810 	msr	PRIMASK, r3
}
 80066e6:	46c0      	nop			; (mov r8, r8)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	689a      	ldr	r2, [r3, #8]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2101      	movs	r1, #1
 80066f4:	438a      	bics	r2, r1
 80066f6:	609a      	str	r2, [r3, #8]
 80066f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066fe:	f383 8810 	msr	PRIMASK, r3
}
 8006702:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2288      	movs	r2, #136	; 0x88
 8006708:	2120      	movs	r1, #32
 800670a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	228c      	movs	r2, #140	; 0x8c
 8006710:	2120      	movs	r1, #32
 8006712:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2284      	movs	r2, #132	; 0x84
 8006718:	2100      	movs	r1, #0
 800671a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e069      	b.n	80067f4 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	2204      	movs	r2, #4
 8006728:	4013      	ands	r3, r2
 800672a:	d052      	beq.n	80067d2 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	69da      	ldr	r2, [r3, #28]
 8006732:	2380      	movs	r3, #128	; 0x80
 8006734:	011b      	lsls	r3, r3, #4
 8006736:	401a      	ands	r2, r3
 8006738:	2380      	movs	r3, #128	; 0x80
 800673a:	011b      	lsls	r3, r3, #4
 800673c:	429a      	cmp	r2, r3
 800673e:	d148      	bne.n	80067d2 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2280      	movs	r2, #128	; 0x80
 8006746:	0112      	lsls	r2, r2, #4
 8006748:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800674a:	f3ef 8310 	mrs	r3, PRIMASK
 800674e:	613b      	str	r3, [r7, #16]
  return(result);
 8006750:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006752:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006754:	2301      	movs	r3, #1
 8006756:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	f383 8810 	msr	PRIMASK, r3
}
 800675e:	46c0      	nop			; (mov r8, r8)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4924      	ldr	r1, [pc, #144]	; (80067fc <UART_WaitOnFlagUntilTimeout+0x18c>)
 800676c:	400a      	ands	r2, r1
 800676e:	601a      	str	r2, [r3, #0]
 8006770:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006772:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	f383 8810 	msr	PRIMASK, r3
}
 800677a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800677c:	f3ef 8310 	mrs	r3, PRIMASK
 8006780:	61fb      	str	r3, [r7, #28]
  return(result);
 8006782:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006784:	64bb      	str	r3, [r7, #72]	; 0x48
 8006786:	2301      	movs	r3, #1
 8006788:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800678a:	6a3b      	ldr	r3, [r7, #32]
 800678c:	f383 8810 	msr	PRIMASK, r3
}
 8006790:	46c0      	nop			; (mov r8, r8)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	689a      	ldr	r2, [r3, #8]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2101      	movs	r1, #1
 800679e:	438a      	bics	r2, r1
 80067a0:	609a      	str	r2, [r3, #8]
 80067a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067a4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a8:	f383 8810 	msr	PRIMASK, r3
}
 80067ac:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2288      	movs	r2, #136	; 0x88
 80067b2:	2120      	movs	r1, #32
 80067b4:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	228c      	movs	r2, #140	; 0x8c
 80067ba:	2120      	movs	r1, #32
 80067bc:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2290      	movs	r2, #144	; 0x90
 80067c2:	2120      	movs	r1, #32
 80067c4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2284      	movs	r2, #132	; 0x84
 80067ca:	2100      	movs	r1, #0
 80067cc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	e010      	b.n	80067f4 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	69db      	ldr	r3, [r3, #28]
 80067d8:	68ba      	ldr	r2, [r7, #8]
 80067da:	4013      	ands	r3, r2
 80067dc:	68ba      	ldr	r2, [r7, #8]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	425a      	negs	r2, r3
 80067e2:	4153      	adcs	r3, r2
 80067e4:	b2db      	uxtb	r3, r3
 80067e6:	001a      	movs	r2, r3
 80067e8:	1dfb      	adds	r3, r7, #7
 80067ea:	781b      	ldrb	r3, [r3, #0]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d100      	bne.n	80067f2 <UART_WaitOnFlagUntilTimeout+0x182>
 80067f0:	e747      	b.n	8006682 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067f2:	2300      	movs	r3, #0
}
 80067f4:	0018      	movs	r0, r3
 80067f6:	46bd      	mov	sp, r7
 80067f8:	b014      	add	sp, #80	; 0x50
 80067fa:	bd80      	pop	{r7, pc}
 80067fc:	fffffe5f 	.word	0xfffffe5f

08006800 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2284      	movs	r2, #132	; 0x84
 800680c:	5c9b      	ldrb	r3, [r3, r2]
 800680e:	2b01      	cmp	r3, #1
 8006810:	d101      	bne.n	8006816 <HAL_UARTEx_DisableFifoMode+0x16>
 8006812:	2302      	movs	r3, #2
 8006814:	e027      	b.n	8006866 <HAL_UARTEx_DisableFifoMode+0x66>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2284      	movs	r2, #132	; 0x84
 800681a:	2101      	movs	r1, #1
 800681c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2288      	movs	r2, #136	; 0x88
 8006822:	2124      	movs	r1, #36	; 0x24
 8006824:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	2101      	movs	r1, #1
 800683a:	438a      	bics	r2, r1
 800683c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	4a0b      	ldr	r2, [pc, #44]	; (8006870 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006842:	4013      	ands	r3, r2
 8006844:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2288      	movs	r2, #136	; 0x88
 8006858:	2120      	movs	r1, #32
 800685a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2284      	movs	r2, #132	; 0x84
 8006860:	2100      	movs	r1, #0
 8006862:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	0018      	movs	r0, r3
 8006868:	46bd      	mov	sp, r7
 800686a:	b004      	add	sp, #16
 800686c:	bd80      	pop	{r7, pc}
 800686e:	46c0      	nop			; (mov r8, r8)
 8006870:	dfffffff 	.word	0xdfffffff

08006874 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2284      	movs	r2, #132	; 0x84
 8006882:	5c9b      	ldrb	r3, [r3, r2]
 8006884:	2b01      	cmp	r3, #1
 8006886:	d101      	bne.n	800688c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006888:	2302      	movs	r3, #2
 800688a:	e02e      	b.n	80068ea <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2284      	movs	r2, #132	; 0x84
 8006890:	2101      	movs	r1, #1
 8006892:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2288      	movs	r2, #136	; 0x88
 8006898:	2124      	movs	r1, #36	; 0x24
 800689a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2101      	movs	r1, #1
 80068b0:	438a      	bics	r2, r1
 80068b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	00db      	lsls	r3, r3, #3
 80068bc:	08d9      	lsrs	r1, r3, #3
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	683a      	ldr	r2, [r7, #0]
 80068c4:	430a      	orrs	r2, r1
 80068c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	0018      	movs	r0, r3
 80068cc:	f000 f854 	bl	8006978 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	68fa      	ldr	r2, [r7, #12]
 80068d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2288      	movs	r2, #136	; 0x88
 80068dc:	2120      	movs	r1, #32
 80068de:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2284      	movs	r2, #132	; 0x84
 80068e4:	2100      	movs	r1, #0
 80068e6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	0018      	movs	r0, r3
 80068ec:	46bd      	mov	sp, r7
 80068ee:	b004      	add	sp, #16
 80068f0:	bd80      	pop	{r7, pc}
	...

080068f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2284      	movs	r2, #132	; 0x84
 8006902:	5c9b      	ldrb	r3, [r3, r2]
 8006904:	2b01      	cmp	r3, #1
 8006906:	d101      	bne.n	800690c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006908:	2302      	movs	r3, #2
 800690a:	e02f      	b.n	800696c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2284      	movs	r2, #132	; 0x84
 8006910:	2101      	movs	r1, #1
 8006912:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2288      	movs	r2, #136	; 0x88
 8006918:	2124      	movs	r1, #36	; 0x24
 800691a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2101      	movs	r1, #1
 8006930:	438a      	bics	r2, r1
 8006932:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	4a0e      	ldr	r2, [pc, #56]	; (8006974 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800693c:	4013      	ands	r3, r2
 800693e:	0019      	movs	r1, r3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	683a      	ldr	r2, [r7, #0]
 8006946:	430a      	orrs	r2, r1
 8006948:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	0018      	movs	r0, r3
 800694e:	f000 f813 	bl	8006978 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2288      	movs	r2, #136	; 0x88
 800695e:	2120      	movs	r1, #32
 8006960:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2284      	movs	r2, #132	; 0x84
 8006966:	2100      	movs	r1, #0
 8006968:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800696a:	2300      	movs	r3, #0
}
 800696c:	0018      	movs	r0, r3
 800696e:	46bd      	mov	sp, r7
 8006970:	b004      	add	sp, #16
 8006972:	bd80      	pop	{r7, pc}
 8006974:	f1ffffff 	.word	0xf1ffffff

08006978 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800697a:	b085      	sub	sp, #20
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006984:	2b00      	cmp	r3, #0
 8006986:	d108      	bne.n	800699a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	226a      	movs	r2, #106	; 0x6a
 800698c:	2101      	movs	r1, #1
 800698e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2268      	movs	r2, #104	; 0x68
 8006994:	2101      	movs	r1, #1
 8006996:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006998:	e043      	b.n	8006a22 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800699a:	260f      	movs	r6, #15
 800699c:	19bb      	adds	r3, r7, r6
 800699e:	2208      	movs	r2, #8
 80069a0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80069a2:	200e      	movs	r0, #14
 80069a4:	183b      	adds	r3, r7, r0
 80069a6:	2208      	movs	r2, #8
 80069a8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	0e5b      	lsrs	r3, r3, #25
 80069b2:	b2da      	uxtb	r2, r3
 80069b4:	240d      	movs	r4, #13
 80069b6:	193b      	adds	r3, r7, r4
 80069b8:	2107      	movs	r1, #7
 80069ba:	400a      	ands	r2, r1
 80069bc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	0f5b      	lsrs	r3, r3, #29
 80069c6:	b2da      	uxtb	r2, r3
 80069c8:	250c      	movs	r5, #12
 80069ca:	197b      	adds	r3, r7, r5
 80069cc:	2107      	movs	r1, #7
 80069ce:	400a      	ands	r2, r1
 80069d0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069d2:	183b      	adds	r3, r7, r0
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	197a      	adds	r2, r7, r5
 80069d8:	7812      	ldrb	r2, [r2, #0]
 80069da:	4914      	ldr	r1, [pc, #80]	; (8006a2c <UARTEx_SetNbDataToProcess+0xb4>)
 80069dc:	5c8a      	ldrb	r2, [r1, r2]
 80069de:	435a      	muls	r2, r3
 80069e0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80069e2:	197b      	adds	r3, r7, r5
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	4a12      	ldr	r2, [pc, #72]	; (8006a30 <UARTEx_SetNbDataToProcess+0xb8>)
 80069e8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069ea:	0019      	movs	r1, r3
 80069ec:	f7f9 fc30 	bl	8000250 <__divsi3>
 80069f0:	0003      	movs	r3, r0
 80069f2:	b299      	uxth	r1, r3
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	226a      	movs	r2, #106	; 0x6a
 80069f8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80069fa:	19bb      	adds	r3, r7, r6
 80069fc:	781b      	ldrb	r3, [r3, #0]
 80069fe:	193a      	adds	r2, r7, r4
 8006a00:	7812      	ldrb	r2, [r2, #0]
 8006a02:	490a      	ldr	r1, [pc, #40]	; (8006a2c <UARTEx_SetNbDataToProcess+0xb4>)
 8006a04:	5c8a      	ldrb	r2, [r1, r2]
 8006a06:	435a      	muls	r2, r3
 8006a08:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006a0a:	193b      	adds	r3, r7, r4
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	4a08      	ldr	r2, [pc, #32]	; (8006a30 <UARTEx_SetNbDataToProcess+0xb8>)
 8006a10:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a12:	0019      	movs	r1, r3
 8006a14:	f7f9 fc1c 	bl	8000250 <__divsi3>
 8006a18:	0003      	movs	r3, r0
 8006a1a:	b299      	uxth	r1, r3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2268      	movs	r2, #104	; 0x68
 8006a20:	5299      	strh	r1, [r3, r2]
}
 8006a22:	46c0      	nop			; (mov r8, r8)
 8006a24:	46bd      	mov	sp, r7
 8006a26:	b005      	add	sp, #20
 8006a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a2a:	46c0      	nop			; (mov r8, r8)
 8006a2c:	0800f494 	.word	0x0800f494
 8006a30:	0800f49c 	.word	0x0800f49c

08006a34 <set_my_rtc_from_nmea_rmc>:
*/

extern RTC_HandleTypeDef hrtc ;

void set_my_rtc_from_nmea_rmc ( const char* m )
{
 8006a34:	b5b0      	push	{r4, r5, r7, lr}
 8006a36:	b088      	sub	sp, #32
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime;
	  RTC_DateTypeDef sDate;

	  get_my_nmea_rmc_date_yy ( m , &sDate.Year ) ;
 8006a3c:	2508      	movs	r5, #8
 8006a3e:	197b      	adds	r3, r7, r5
 8006a40:	1cda      	adds	r2, r3, #3
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	0011      	movs	r1, r2
 8006a46:	0018      	movs	r0, r3
 8006a48:	f000 fafe 	bl	8007048 <get_my_nmea_rmc_date_yy>
	  get_my_nmea_rmc_date_mm ( m , &sDate.Month ) ;
 8006a4c:	197b      	adds	r3, r7, r5
 8006a4e:	1c5a      	adds	r2, r3, #1
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	0011      	movs	r1, r2
 8006a54:	0018      	movs	r0, r3
 8006a56:	f000 fb27 	bl	80070a8 <get_my_nmea_rmc_date_mm>
	  get_my_nmea_rmc_date_dd ( m , &sDate.Date ) ;
 8006a5a:	197b      	adds	r3, r7, r5
 8006a5c:	1c9a      	adds	r2, r3, #2
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	0011      	movs	r1, r2
 8006a62:	0018      	movs	r0, r3
 8006a64:	f000 fb50 	bl	8007108 <get_my_nmea_rmc_date_dd>
	  get_my_nmea_rmc_utc_hh ( m , &sTime.Hours ) ;
 8006a68:	240c      	movs	r4, #12
 8006a6a:	193a      	adds	r2, r7, r4
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	0011      	movs	r1, r2
 8006a70:	0018      	movs	r0, r3
 8006a72:	f000 fb79 	bl	8007168 <get_my_nmea_rmc_utc_hh>
	  get_my_nmea_rmc_utc_mm ( m , &sTime.Minutes ) ;
 8006a76:	193b      	adds	r3, r7, r4
 8006a78:	1c5a      	adds	r2, r3, #1
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	0011      	movs	r1, r2
 8006a7e:	0018      	movs	r0, r3
 8006a80:	f000 fba2 	bl	80071c8 <get_my_nmea_rmc_utc_mm>
	  get_my_nmea_rmc_utc_ss ( m , &sTime.Seconds ) ;
 8006a84:	193b      	adds	r3, r7, r4
 8006a86:	1c9a      	adds	r2, r3, #2
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	0011      	movs	r1, r2
 8006a8c:	0018      	movs	r0, r3
 8006a8e:	f000 fbcb 	bl	8007228 <get_my_nmea_rmc_utc_ss>
	  get_my_nmea_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 8006a92:	193b      	adds	r3, r7, r4
 8006a94:	1d1a      	adds	r2, r3, #4
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	0011      	movs	r1, r2
 8006a9a:	0018      	movs	r0, r3
 8006a9c:	f000 fbf4 	bl	8007288 <get_my_nmea_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8006aa0:	193b      	adds	r3, r7, r4
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8006aa6:	193b      	adds	r3, r7, r4
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 8006aac:	4b0b      	ldr	r3, [pc, #44]	; (8006adc <set_my_rtc_from_nmea_rmc+0xa8>)
 8006aae:	0018      	movs	r0, r3
 8006ab0:	f7fe fc68 	bl	8005384 <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 8006ab4:	1939      	adds	r1, r7, r4
 8006ab6:	4b09      	ldr	r3, [pc, #36]	; (8006adc <set_my_rtc_from_nmea_rmc+0xa8>)
 8006ab8:	2200      	movs	r2, #0
 8006aba:	0018      	movs	r0, r3
 8006abc:	f7fe f92c 	bl	8004d18 <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 8006ac0:	1979      	adds	r1, r7, r5
 8006ac2:	4b06      	ldr	r3, [pc, #24]	; (8006adc <set_my_rtc_from_nmea_rmc+0xa8>)
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	0018      	movs	r0, r3
 8006ac8:	f7fe f9ce 	bl	8004e68 <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 8006acc:	4b03      	ldr	r3, [pc, #12]	; (8006adc <set_my_rtc_from_nmea_rmc+0xa8>)
 8006ace:	0018      	movs	r0, r3
 8006ad0:	f7fe fc8c 	bl	80053ec <HAL_RTCEx_DisableBypassShadow>
}
 8006ad4:	46c0      	nop			; (mov r8, r8)
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	b008      	add	sp, #32
 8006ada:	bdb0      	pop	{r4, r5, r7, pc}
 8006adc:	20000740 	.word	0x20000740

08006ae0 <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b084      	sub	sp, #16
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2100      	movs	r1, #0
 8006aec:	0018      	movs	r0, r3
 8006aee:	f001 fc61 	bl	80083b4 <strtod>
 8006af2:	0002      	movs	r2, r0
 8006af4:	000b      	movs	r3, r1
 8006af6:	60ba      	str	r2, [r7, #8]
 8006af8:	60fb      	str	r3, [r7, #12]
    return d ;
 8006afa:	68ba      	ldr	r2, [r7, #8]
 8006afc:	68fb      	ldr	r3, [r7, #12]
}
 8006afe:	0010      	movs	r0, r2
 8006b00:	0019      	movs	r1, r3
 8006b02:	46bd      	mov	sp, r7
 8006b04:	b004      	add	sp, #16
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	0008      	movs	r0, r1
 8006b12:	0011      	movs	r1, r2
 8006b14:	1cfb      	adds	r3, r7, #3
 8006b16:	1c02      	adds	r2, r0, #0
 8006b18:	701a      	strb	r2, [r3, #0]
 8006b1a:	1cbb      	adds	r3, r7, #2
 8006b1c:	1c0a      	adds	r2, r1, #0
 8006b1e:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8006b20:	230f      	movs	r3, #15
 8006b22:	18fb      	adds	r3, r7, r3
 8006b24:	2200      	movs	r2, #0
 8006b26:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8006b28:	230e      	movs	r3, #14
 8006b2a:	18fb      	adds	r3, r7, r3
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8006b30:	e01c      	b.n	8006b6c <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8006b32:	230f      	movs	r3, #15
 8006b34:	18fb      	adds	r3, r7, r3
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	18d3      	adds	r3, r2, r3
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	1cfa      	adds	r2, r7, #3
 8006b40:	7812      	ldrb	r2, [r2, #0]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d105      	bne.n	8006b52 <my_find_char_position+0x4a>
			p++ ;
 8006b46:	210e      	movs	r1, #14
 8006b48:	187b      	adds	r3, r7, r1
 8006b4a:	781a      	ldrb	r2, [r3, #0]
 8006b4c:	187b      	adds	r3, r7, r1
 8006b4e:	3201      	adds	r2, #1
 8006b50:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 8006b52:	230e      	movs	r3, #14
 8006b54:	18fa      	adds	r2, r7, r3
 8006b56:	1cbb      	adds	r3, r7, #2
 8006b58:	7812      	ldrb	r2, [r2, #0]
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d00e      	beq.n	8006b7e <my_find_char_position+0x76>
			break ;
		i++ ;
 8006b60:	210f      	movs	r1, #15
 8006b62:	187b      	adds	r3, r7, r1
 8006b64:	781a      	ldrb	r2, [r3, #0]
 8006b66:	187b      	adds	r3, r7, r1
 8006b68:	3201      	adds	r2, #1
 8006b6a:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 8006b6c:	230f      	movs	r3, #15
 8006b6e:	18fb      	adds	r3, r7, r3
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	18d3      	adds	r3, r2, r3
 8006b76:	781b      	ldrb	r3, [r3, #0]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d1da      	bne.n	8006b32 <my_find_char_position+0x2a>
 8006b7c:	e000      	b.n	8006b80 <my_find_char_position+0x78>
			break ;
 8006b7e:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 8006b80:	230f      	movs	r3, #15
 8006b82:	18fb      	adds	r3, r7, r3
 8006b84:	781b      	ldrb	r3, [r3, #0]
}
 8006b86:	0018      	movs	r0, r3
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	b004      	add	sp, #16
 8006b8c:	bd80      	pop	{r7, pc}

08006b8e <my_nmea_message>:
    }
    return -1 ;
}
*/
int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 8006b8e:	b580      	push	{r7, lr}
 8006b90:	b084      	sub	sp, #16
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	60f8      	str	r0, [r7, #12]
 8006b96:	60b9      	str	r1, [r7, #8]
 8006b98:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	2b24      	cmp	r3, #36	; 0x24
 8006ba0:	d117      	bne.n	8006bd2 <my_nmea_message+0x44>
    {
        *i = 0 ;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	1c5a      	adds	r2, r3, #1
 8006bae:	b2d1      	uxtb	r1, r2
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	7011      	strb	r1, [r2, #0]
 8006bb4:	001a      	movs	r2, r3
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	189b      	adds	r3, r3, r2
 8006bba:	68fa      	ldr	r2, [r7, #12]
 8006bbc:	7812      	ldrb	r2, [r2, #0]
 8006bbe:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	001a      	movs	r2, r3
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	189b      	adds	r3, r3, r2
 8006bca:	2200      	movs	r2, #0
 8006bcc:	701a      	strb	r2, [r3, #0]
        return 0 ;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	e045      	b.n	8006c5e <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	781b      	ldrb	r3, [r3, #0]
 8006bd6:	2b1f      	cmp	r3, #31
 8006bd8:	d907      	bls.n	8006bea <my_nmea_message+0x5c>
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	781b      	ldrb	r3, [r3, #0]
 8006bde:	2b7e      	cmp	r3, #126	; 0x7e
 8006be0:	d803      	bhi.n	8006bea <my_nmea_message+0x5c>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d103      	bne.n	8006bf2 <my_nmea_message+0x64>
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	2b0d      	cmp	r3, #13
 8006bf0:	d114      	bne.n	8006c1c <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	1c5a      	adds	r2, r3, #1
 8006bf8:	b2d1      	uxtb	r1, r2
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	7011      	strb	r1, [r2, #0]
 8006bfe:	001a      	movs	r2, r3
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	189b      	adds	r3, r3, r2
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	7812      	ldrb	r2, [r2, #0]
 8006c08:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	781b      	ldrb	r3, [r3, #0]
 8006c0e:	001a      	movs	r2, r3
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	189b      	adds	r3, r3, r2
 8006c14:	2200      	movs	r2, #0
 8006c16:	701a      	strb	r2, [r3, #0]
        return 1 ;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e020      	b.n	8006c5e <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	2b0a      	cmp	r3, #10
 8006c22:	d11a      	bne.n	8006c5a <my_nmea_message+0xcc>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d916      	bls.n	8006c5a <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	3b01      	subs	r3, #1
 8006c32:	b2da      	uxtb	r2, r3
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	701a      	strb	r2, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	001a      	movs	r2, r3
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	189b      	adds	r3, r3, r2
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	2b0d      	cmp	r3, #13
 8006c46:	d108      	bne.n	8006c5a <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	001a      	movs	r2, r3
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	189b      	adds	r3, r3, r2
 8006c52:	2200      	movs	r2, #0
 8006c54:	701a      	strb	r2, [r3, #0]
            return 2 ;
 8006c56:	2302      	movs	r3, #2
 8006c58:	e001      	b.n	8006c5e <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	425b      	negs	r3, r3
}
 8006c5e:	0018      	movs	r0, r3
 8006c60:	46bd      	mov	sp, r7
 8006c62:	b004      	add	sp, #16
 8006c64:	bd80      	pop	{r7, pc}

08006c66 <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 8006c66:	b580      	push	{r7, lr}
 8006c68:	b082      	sub	sp, #8
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]
	return m[9] ;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	3309      	adds	r3, #9
 8006c72:	781b      	ldrb	r3, [r3, #0]
}
 8006c74:	0018      	movs	r0, r3
 8006c76:	46bd      	mov	sp, r7
 8006c78:	b002      	add	sp, #8
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 8006c7c:	b5b0      	push	{r4, r5, r7, lr}
 8006c7e:	b086      	sub	sp, #24
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	220f      	movs	r2, #15
 8006c88:	212c      	movs	r1, #44	; 0x2c
 8006c8a:	0018      	movs	r0, r3
 8006c8c:	f7ff ff3c 	bl	8006b08 <my_find_char_position>
 8006c90:	0003      	movs	r3, r0
 8006c92:	001a      	movs	r2, r3
 8006c94:	2517      	movs	r5, #23
 8006c96:	197b      	adds	r3, r7, r5
 8006c98:	3201      	adds	r2, #1
 8006c9a:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2210      	movs	r2, #16
 8006ca0:	212c      	movs	r1, #44	; 0x2c
 8006ca2:	0018      	movs	r0, r3
 8006ca4:	f7ff ff30 	bl	8006b08 <my_find_char_position>
 8006ca8:	0003      	movs	r3, r0
 8006caa:	0019      	movs	r1, r3
 8006cac:	2416      	movs	r4, #22
 8006cae:	193b      	adds	r3, r7, r4
 8006cb0:	197a      	adds	r2, r7, r5
 8006cb2:	7812      	ldrb	r2, [r2, #0]
 8006cb4:	1a8a      	subs	r2, r1, r2
 8006cb6:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 8006cb8:	193b      	adds	r3, r7, r4
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	0018      	movs	r0, r3
 8006cc0:	f000 fb16 	bl	80072f0 <malloc>
 8006cc4:	0003      	movs	r3, r0
 8006cc6:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu acucha
 8006cc8:	197b      	adds	r3, r7, r5
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	18d1      	adds	r1, r2, r3
 8006cd0:	193b      	adds	r3, r7, r4
 8006cd2:	781a      	ldrb	r2, [r3, #0]
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	0018      	movs	r0, r3
 8006cd8:	f001 fdb7 	bl	800884a <strncpy>
	pdop_s[pdop_length] = '\0';
 8006cdc:	193b      	adds	r3, r7, r4
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	693a      	ldr	r2, [r7, #16]
 8006ce2:	18d3      	adds	r3, r2, r3
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	0018      	movs	r0, r3
 8006cec:	f7ff fef8 	bl	8006ae0 <my_string2double_conv>
 8006cf0:	0002      	movs	r2, r0
 8006cf2:	000b      	movs	r3, r1
 8006cf4:	60ba      	str	r2, [r7, #8]
 8006cf6:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	0018      	movs	r0, r3
 8006cfc:	f000 fb02 	bl	8007304 <free>
	return pdop ; // przed zwrceniem zaokrglij do 2 miejsc po przecinku
 8006d00:	68ba      	ldr	r2, [r7, #8]
 8006d02:	68fb      	ldr	r3, [r7, #12]
}
 8006d04:	0010      	movs	r0, r2
 8006d06:	0019      	movs	r1, r3
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	b006      	add	sp, #24
 8006d0c:	bdb0      	pop	{r4, r5, r7, pc}

08006d0e <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 8006d0e:	b590      	push	{r4, r7, lr}
 8006d10:	b085      	sub	sp, #20
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 8006d16:	230f      	movs	r3, #15
 8006d18:	18fb      	adds	r3, r7, r3
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 8006d1e:	230e      	movs	r3, #14
 8006d20:	18fb      	adds	r3, r7, r3
 8006d22:	2201      	movs	r2, #1
 8006d24:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8006d26:	e00f      	b.n	8006d48 <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 8006d28:	220e      	movs	r2, #14
 8006d2a:	18bb      	adds	r3, r7, r2
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	18ba      	adds	r2, r7, r2
 8006d30:	1c59      	adds	r1, r3, #1
 8006d32:	7011      	strb	r1, [r2, #0]
 8006d34:	001a      	movs	r2, r3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	189b      	adds	r3, r3, r2
 8006d3a:	7819      	ldrb	r1, [r3, #0]
 8006d3c:	220f      	movs	r2, #15
 8006d3e:	18bb      	adds	r3, r7, r2
 8006d40:	18ba      	adds	r2, r7, r2
 8006d42:	7812      	ldrb	r2, [r2, #0]
 8006d44:	404a      	eors	r2, r1
 8006d46:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8006d48:	210e      	movs	r1, #14
 8006d4a:	187b      	adds	r3, r7, r1
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	18d3      	adds	r3, r2, r3
 8006d52:	781b      	ldrb	r3, [r3, #0]
 8006d54:	2b2a      	cmp	r3, #42	; 0x2a
 8006d56:	d00a      	beq.n	8006d6e <is_my_nmea_checksum_ok+0x60>
 8006d58:	187b      	adds	r3, r7, r1
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	18d3      	adds	r3, r2, r3
 8006d60:	781b      	ldrb	r3, [r3, #0]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d003      	beq.n	8006d6e <is_my_nmea_checksum_ok+0x60>
 8006d66:	187b      	adds	r3, r7, r1
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d1dc      	bne.n	8006d28 <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 8006d6e:	230f      	movs	r3, #15
 8006d70:	18fb      	adds	r3, r7, r3
 8006d72:	781c      	ldrb	r4, [r3, #0]
 8006d74:	210e      	movs	r1, #14
 8006d76:	187b      	adds	r3, r7, r1
 8006d78:	187a      	adds	r2, r7, r1
 8006d7a:	7812      	ldrb	r2, [r2, #0]
 8006d7c:	3201      	adds	r2, #1
 8006d7e:	701a      	strb	r2, [r3, #0]
 8006d80:	187b      	adds	r3, r7, r1
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	18d3      	adds	r3, r2, r3
 8006d88:	2210      	movs	r2, #16
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	0018      	movs	r0, r3
 8006d8e:	f001 fba9 	bl	80084e4 <strtol>
 8006d92:	0003      	movs	r3, r0
 8006d94:	1ae3      	subs	r3, r4, r3
 8006d96:	425a      	negs	r2, r3
 8006d98:	4153      	adcs	r3, r2
 8006d9a:	b2db      	uxtb	r3, r3
}
 8006d9c:	0018      	movs	r0, r3
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	b005      	add	sp, #20
 8006da2:	bd90      	pop	{r4, r7, pc}

08006da4 <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 8006da4:	b5b0      	push	{r4, r5, r7, lr}
 8006da6:	b086      	sub	sp, #24
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	000a      	movs	r2, r1
 8006dae:	1cfb      	adds	r3, r7, #3
 8006db0:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 8006db2:	2308      	movs	r3, #8
 8006db4:	18fa      	adds	r2, r7, r3
 8006db6:	492f      	ldr	r1, [pc, #188]	; (8006e74 <nmea2decimal+0xd0>)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	0018      	movs	r0, r3
 8006dbc:	f001 fcb6 	bl	800872c <sscanf>
    min = deg / 100 ;
 8006dc0:	68b8      	ldr	r0, [r7, #8]
 8006dc2:	68f9      	ldr	r1, [r7, #12]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	4b2c      	ldr	r3, [pc, #176]	; (8006e78 <nmea2decimal+0xd4>)
 8006dc8:	f7fa f856 	bl	8000e78 <__aeabi_ddiv>
 8006dcc:	0002      	movs	r2, r0
 8006dce:	000b      	movs	r3, r1
 8006dd0:	613a      	str	r2, [r7, #16]
 8006dd2:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 8006dd4:	6938      	ldr	r0, [r7, #16]
 8006dd6:	6979      	ldr	r1, [r7, #20]
 8006dd8:	f7fb faaa 	bl	8002330 <__aeabi_d2iz>
 8006ddc:	0003      	movs	r3, r0
 8006dde:	0018      	movs	r0, r3
 8006de0:	f7fb fadc 	bl	800239c <__aeabi_i2d>
 8006de4:	0002      	movs	r2, r0
 8006de6:	000b      	movs	r3, r1
 8006de8:	60ba      	str	r2, [r7, #8]
 8006dea:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6938      	ldr	r0, [r7, #16]
 8006df2:	6979      	ldr	r1, [r7, #20]
 8006df4:	f7fa fefc 	bl	8001bf0 <__aeabi_dsub>
 8006df8:	0002      	movs	r2, r0
 8006dfa:	000b      	movs	r3, r1
 8006dfc:	0010      	movs	r0, r2
 8006dfe:	0019      	movs	r1, r3
 8006e00:	2200      	movs	r2, #0
 8006e02:	4b1e      	ldr	r3, [pc, #120]	; (8006e7c <nmea2decimal+0xd8>)
 8006e04:	f7fa fc32 	bl	800166c <__aeabi_dmul>
 8006e08:	0002      	movs	r2, r0
 8006e0a:	000b      	movs	r3, r1
 8006e0c:	613a      	str	r2, [r7, #16]
 8006e0e:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 8006e10:	2200      	movs	r2, #0
 8006e12:	4b1b      	ldr	r3, [pc, #108]	; (8006e80 <nmea2decimal+0xdc>)
 8006e14:	6938      	ldr	r0, [r7, #16]
 8006e16:	6979      	ldr	r1, [r7, #20]
 8006e18:	f7fa f82e 	bl	8000e78 <__aeabi_ddiv>
 8006e1c:	0002      	movs	r2, r0
 8006e1e:	000b      	movs	r3, r1
 8006e20:	613a      	str	r2, [r7, #16]
 8006e22:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 8006e24:	1cfb      	adds	r3, r7, #3
 8006e26:	781b      	ldrb	r3, [r3, #0]
 8006e28:	2b53      	cmp	r3, #83	; 0x53
 8006e2a:	d003      	beq.n	8006e34 <nmea2decimal+0x90>
 8006e2c:	1cfb      	adds	r3, r7, #3
 8006e2e:	781b      	ldrb	r3, [r3, #0]
 8006e30:	2b57      	cmp	r3, #87	; 0x57
 8006e32:	d10e      	bne.n	8006e52 <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 8006e34:	68b8      	ldr	r0, [r7, #8]
 8006e36:	68f9      	ldr	r1, [r7, #12]
 8006e38:	693a      	ldr	r2, [r7, #16]
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	f7f9 fcbc 	bl	80007b8 <__aeabi_dadd>
 8006e40:	0002      	movs	r2, r0
 8006e42:	000b      	movs	r3, r1
 8006e44:	0011      	movs	r1, r2
 8006e46:	000c      	movs	r4, r1
 8006e48:	2180      	movs	r1, #128	; 0x80
 8006e4a:	0609      	lsls	r1, r1, #24
 8006e4c:	4059      	eors	r1, r3
 8006e4e:	000d      	movs	r5, r1
 8006e50:	e009      	b.n	8006e66 <nmea2decimal+0xc2>
    else
    	return deg + min ;
 8006e52:	68b8      	ldr	r0, [r7, #8]
 8006e54:	68f9      	ldr	r1, [r7, #12]
 8006e56:	693a      	ldr	r2, [r7, #16]
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	f7f9 fcad 	bl	80007b8 <__aeabi_dadd>
 8006e5e:	0002      	movs	r2, r0
 8006e60:	000b      	movs	r3, r1
 8006e62:	0014      	movs	r4, r2
 8006e64:	001d      	movs	r5, r3
}
 8006e66:	0022      	movs	r2, r4
 8006e68:	002b      	movs	r3, r5
 8006e6a:	0010      	movs	r0, r2
 8006e6c:	0019      	movs	r1, r3
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	b006      	add	sp, #24
 8006e72:	bdb0      	pop	{r4, r5, r7, pc}
 8006e74:	0800f3c8 	.word	0x0800f3c8
 8006e78:	40590000 	.word	0x40590000
 8006e7c:	40240000 	.word	0x40240000
 8006e80:	40180000 	.word	0x40180000

08006e84 <get_my_nmea_gngll_coordinates_s>:
    //double c = ( deg + min / 0.6 ) * ( ( dir == 'S' || dir == 'W' ) ? -1 : 1 ) ;
    //return ( deg + min / 0.6 ) * ( ( dir == 'S' || dir == 'W' ) ? -1 : 1 ) ;
}
*/
void get_my_nmea_gngll_coordinates_s ( const char* m , char* latitude , char* longitude )
{
 8006e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e86:	b091      	sub	sp, #68	; 0x44
 8006e88:	af02      	add	r7, sp, #8
 8006e8a:	60f8      	str	r0, [r7, #12]
 8006e8c:	60b9      	str	r1, [r7, #8]
 8006e8e:	607a      	str	r2, [r7, #4]
	char direction ;

	//Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2201      	movs	r2, #1
 8006e94:	212c      	movs	r1, #44	; 0x2c
 8006e96:	0018      	movs	r0, r3
 8006e98:	f7ff fe36 	bl	8006b08 <my_find_char_position>
 8006e9c:	0003      	movs	r3, r0
 8006e9e:	001a      	movs	r2, r3
 8006ea0:	2537      	movs	r5, #55	; 0x37
 8006ea2:	197b      	adds	r3, r7, r5
 8006ea4:	3201      	adds	r2, #1
 8006ea6:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2202      	movs	r2, #2
 8006eac:	212c      	movs	r1, #44	; 0x2c
 8006eae:	0018      	movs	r0, r3
 8006eb0:	f7ff fe2a 	bl	8006b08 <my_find_char_position>
 8006eb4:	0003      	movs	r3, r0
 8006eb6:	0019      	movs	r1, r3
 8006eb8:	2436      	movs	r4, #54	; 0x36
 8006eba:	193b      	adds	r3, r7, r4
 8006ebc:	197a      	adds	r2, r7, r5
 8006ebe:	7812      	ldrb	r2, [r2, #0]
 8006ec0:	1a8a      	subs	r2, r1, r2
 8006ec2:	701a      	strb	r2, [r3, #0]

	char* latitude_s = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8006ec4:	193b      	adds	r3, r7, r4
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	0018      	movs	r0, r3
 8006ecc:	f000 fa10 	bl	80072f0 <malloc>
 8006ed0:	0003      	movs	r3, r0
 8006ed2:	633b      	str	r3, [r7, #48]	; 0x30
	strncpy ( latitude_s , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 8006ed4:	197b      	adds	r3, r7, r5
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	18d1      	adds	r1, r2, r3
 8006edc:	193b      	adds	r3, r7, r4
 8006ede:	781a      	ldrb	r2, [r3, #0]
 8006ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee2:	0018      	movs	r0, r3
 8006ee4:	f001 fcb1 	bl	800884a <strncpy>
	latitude_s[coordinate_length] = '\0';
 8006ee8:	193b      	adds	r3, r7, r4
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006eee:	18d3      	adds	r3, r2, r3
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 8006ef4:	197b      	adds	r3, r7, r5
 8006ef6:	781a      	ldrb	r2, [r3, #0]
 8006ef8:	193b      	adds	r3, r7, r4
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	18d3      	adds	r3, r2, r3
 8006efe:	3301      	adds	r3, #1
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	18d2      	adds	r2, r2, r3
 8006f04:	262f      	movs	r6, #47	; 0x2f
 8006f06:	19bb      	adds	r3, r7, r6
 8006f08:	7812      	ldrb	r2, [r2, #0]
 8006f0a:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s , direction ) ;
 8006f0c:	19bb      	adds	r3, r7, r6
 8006f0e:	781a      	ldrb	r2, [r3, #0]
 8006f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f12:	0011      	movs	r1, r2
 8006f14:	0018      	movs	r0, r3
 8006f16:	f7ff ff45 	bl	8006da4 <nmea2decimal>
 8006f1a:	0002      	movs	r2, r0
 8006f1c:	000b      	movs	r3, r1
 8006f1e:	623a      	str	r2, [r7, #32]
 8006f20:	627b      	str	r3, [r7, #36]	; 0x24
	free ( latitude_s ) ;
 8006f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f24:	0018      	movs	r0, r3
 8006f26:	f000 f9ed 	bl	8007304 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	4b44      	ldr	r3, [pc, #272]	; (8007040 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8006f2e:	6a38      	ldr	r0, [r7, #32]
 8006f30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f32:	f7fa fb9b 	bl	800166c <__aeabi_dmul>
 8006f36:	0002      	movs	r2, r0
 8006f38:	000b      	movs	r3, r1
 8006f3a:	0010      	movs	r0, r2
 8006f3c:	0019      	movs	r1, r3
 8006f3e:	f008 f9a1 	bl	800f284 <round>
 8006f42:	2200      	movs	r2, #0
 8006f44:	4b3e      	ldr	r3, [pc, #248]	; (8007040 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8006f46:	f7f9 ff97 	bl	8000e78 <__aeabi_ddiv>
 8006f4a:	0002      	movs	r2, r0
 8006f4c:	000b      	movs	r3, r1
 8006f4e:	623a      	str	r2, [r7, #32]
 8006f50:	627b      	str	r3, [r7, #36]	; 0x24
	snprintf ( latitude , 12 , "%.6lf" , latitude_d ) ;
 8006f52:	493c      	ldr	r1, [pc, #240]	; (8007044 <get_my_nmea_gngll_coordinates_s+0x1c0>)
 8006f54:	68b8      	ldr	r0, [r7, #8]
 8006f56:	6a3a      	ldr	r2, [r7, #32]
 8006f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f5a:	9200      	str	r2, [sp, #0]
 8006f5c:	9301      	str	r3, [sp, #4]
 8006f5e:	000a      	movs	r2, r1
 8006f60:	210c      	movs	r1, #12
 8006f62:	f001 fb8f 	bl	8008684 <snprintf>

	//Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2203      	movs	r2, #3
 8006f6a:	212c      	movs	r1, #44	; 0x2c
 8006f6c:	0018      	movs	r0, r3
 8006f6e:	f7ff fdcb 	bl	8006b08 <my_find_char_position>
 8006f72:	0003      	movs	r3, r0
 8006f74:	001a      	movs	r2, r3
 8006f76:	197b      	adds	r3, r7, r5
 8006f78:	3201      	adds	r2, #1
 8006f7a:	701a      	strb	r2, [r3, #0]
	//coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2204      	movs	r2, #4
 8006f80:	212c      	movs	r1, #44	; 0x2c
 8006f82:	0018      	movs	r0, r3
 8006f84:	f7ff fdc0 	bl	8006b08 <my_find_char_position>
 8006f88:	0003      	movs	r3, r0
 8006f8a:	0019      	movs	r1, r3
 8006f8c:	193b      	adds	r3, r7, r4
 8006f8e:	197a      	adds	r2, r7, r5
 8006f90:	7812      	ldrb	r2, [r2, #0]
 8006f92:	1a8a      	subs	r2, r1, r2
 8006f94:	701a      	strb	r2, [r3, #0]

	char* longitude_s = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8006f96:	193b      	adds	r3, r7, r4
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	0018      	movs	r0, r3
 8006f9e:	f000 f9a7 	bl	80072f0 <malloc>
 8006fa2:	0003      	movs	r3, r0
 8006fa4:	61fb      	str	r3, [r7, #28]
	strncpy ( longitude_s , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 8006fa6:	197b      	adds	r3, r7, r5
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	68fa      	ldr	r2, [r7, #12]
 8006fac:	18d1      	adds	r1, r2, r3
 8006fae:	193b      	adds	r3, r7, r4
 8006fb0:	781a      	ldrb	r2, [r3, #0]
 8006fb2:	69fb      	ldr	r3, [r7, #28]
 8006fb4:	0018      	movs	r0, r3
 8006fb6:	f001 fc48 	bl	800884a <strncpy>
	longitude_s[coordinate_length] = '\0';
 8006fba:	193b      	adds	r3, r7, r4
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	69fa      	ldr	r2, [r7, #28]
 8006fc0:	18d3      	adds	r3, r2, r3
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 8006fc6:	197b      	adds	r3, r7, r5
 8006fc8:	781a      	ldrb	r2, [r3, #0]
 8006fca:	193b      	adds	r3, r7, r4
 8006fcc:	781b      	ldrb	r3, [r3, #0]
 8006fce:	18d3      	adds	r3, r2, r3
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	68fa      	ldr	r2, [r7, #12]
 8006fd4:	18d2      	adds	r2, r2, r3
 8006fd6:	19bb      	adds	r3, r7, r6
 8006fd8:	7812      	ldrb	r2, [r2, #0]
 8006fda:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s , direction ) ;
 8006fdc:	19bb      	adds	r3, r7, r6
 8006fde:	781a      	ldrb	r2, [r3, #0]
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	0011      	movs	r1, r2
 8006fe4:	0018      	movs	r0, r3
 8006fe6:	f7ff fedd 	bl	8006da4 <nmea2decimal>
 8006fea:	0002      	movs	r2, r0
 8006fec:	000b      	movs	r3, r1
 8006fee:	613a      	str	r2, [r7, #16]
 8006ff0:	617b      	str	r3, [r7, #20]
	free ( longitude_s ) ;
 8006ff2:	69fb      	ldr	r3, [r7, #28]
 8006ff4:	0018      	movs	r0, r3
 8006ff6:	f000 f985 	bl	8007304 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	4b10      	ldr	r3, [pc, #64]	; (8007040 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8006ffe:	6938      	ldr	r0, [r7, #16]
 8007000:	6979      	ldr	r1, [r7, #20]
 8007002:	f7fa fb33 	bl	800166c <__aeabi_dmul>
 8007006:	0002      	movs	r2, r0
 8007008:	000b      	movs	r3, r1
 800700a:	0010      	movs	r0, r2
 800700c:	0019      	movs	r1, r3
 800700e:	f008 f939 	bl	800f284 <round>
 8007012:	2200      	movs	r2, #0
 8007014:	4b0a      	ldr	r3, [pc, #40]	; (8007040 <get_my_nmea_gngll_coordinates_s+0x1bc>)
 8007016:	f7f9 ff2f 	bl	8000e78 <__aeabi_ddiv>
 800701a:	0002      	movs	r2, r0
 800701c:	000b      	movs	r3, r1
 800701e:	613a      	str	r2, [r7, #16]
 8007020:	617b      	str	r3, [r7, #20]
	snprintf ( longitude , 12 , "%.6lf" , longitude_d ) ;
 8007022:	4908      	ldr	r1, [pc, #32]	; (8007044 <get_my_nmea_gngll_coordinates_s+0x1c0>)
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	9200      	str	r2, [sp, #0]
 800702c:	9301      	str	r3, [sp, #4]
 800702e:	000a      	movs	r2, r1
 8007030:	210c      	movs	r1, #12
 8007032:	f001 fb27 	bl	8008684 <snprintf>
}
 8007036:	46c0      	nop			; (mov r8, r8)
 8007038:	46bd      	mov	sp, r7
 800703a:	b00f      	add	sp, #60	; 0x3c
 800703c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800703e:	46c0      	nop			; (mov r8, r8)
 8007040:	412e8480 	.word	0x412e8480
 8007044:	0800f3cc 	.word	0x0800f3cc

08007048 <get_my_nmea_rmc_date_yy>:

void get_my_nmea_rmc_date_yy ( const char* m , uint8_t* yy )
{
 8007048:	b590      	push	{r4, r7, lr}
 800704a:	b085      	sub	sp, #20
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2209      	movs	r2, #9
 8007056:	212c      	movs	r1, #44	; 0x2c
 8007058:	0018      	movs	r0, r3
 800705a:	f7ff fd55 	bl	8006b08 <my_find_char_position>
 800705e:	0003      	movs	r3, r0
 8007060:	001a      	movs	r2, r3
 8007062:	240f      	movs	r4, #15
 8007064:	193b      	adds	r3, r7, r4
 8007066:	3205      	adds	r2, #5
 8007068:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800706a:	2003      	movs	r0, #3
 800706c:	f000 f940 	bl	80072f0 <malloc>
 8007070:	0003      	movs	r3, r0
 8007072:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8007074:	193b      	adds	r3, r7, r4
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	18d1      	adds	r1, r2, r3
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	2202      	movs	r2, #2
 8007080:	0018      	movs	r0, r3
 8007082:	f001 fbe2 	bl	800884a <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	3302      	adds	r3, #2
 800708a:	2200      	movs	r2, #0
 800708c:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 800708e:	683a      	ldr	r2, [r7, #0]
 8007090:	4904      	ldr	r1, [pc, #16]	; (80070a4 <get_my_nmea_rmc_date_yy+0x5c>)
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	0018      	movs	r0, r3
 8007096:	f001 fb49 	bl	800872c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*yy = (uint8_t) temp ;
	*/
}
 800709a:	46c0      	nop			; (mov r8, r8)
 800709c:	46bd      	mov	sp, r7
 800709e:	b005      	add	sp, #20
 80070a0:	bd90      	pop	{r4, r7, pc}
 80070a2:	46c0      	nop			; (mov r8, r8)
 80070a4:	0800f3d4 	.word	0x0800f3d4

080070a8 <get_my_nmea_rmc_date_mm>:
void get_my_nmea_rmc_date_mm ( const char* m , uint8_t* mm )
{
 80070a8:	b590      	push	{r4, r7, lr}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2209      	movs	r2, #9
 80070b6:	212c      	movs	r1, #44	; 0x2c
 80070b8:	0018      	movs	r0, r3
 80070ba:	f7ff fd25 	bl	8006b08 <my_find_char_position>
 80070be:	0003      	movs	r3, r0
 80070c0:	001a      	movs	r2, r3
 80070c2:	240f      	movs	r4, #15
 80070c4:	193b      	adds	r3, r7, r4
 80070c6:	3203      	adds	r2, #3
 80070c8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 80070ca:	2003      	movs	r0, #3
 80070cc:	f000 f910 	bl	80072f0 <malloc>
 80070d0:	0003      	movs	r3, r0
 80070d2:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 80070d4:	193b      	adds	r3, r7, r4
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	687a      	ldr	r2, [r7, #4]
 80070da:	18d1      	adds	r1, r2, r3
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	2202      	movs	r2, #2
 80070e0:	0018      	movs	r0, r3
 80070e2:	f001 fbb2 	bl	800884a <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	3302      	adds	r3, #2
 80070ea:	2200      	movs	r2, #0
 80070ec:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 80070ee:	683a      	ldr	r2, [r7, #0]
 80070f0:	4904      	ldr	r1, [pc, #16]	; (8007104 <get_my_nmea_rmc_date_mm+0x5c>)
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	0018      	movs	r0, r3
 80070f6:	f001 fb19 	bl	800872c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*mm = (uint8_t) temp ;
	*/
}
 80070fa:	46c0      	nop			; (mov r8, r8)
 80070fc:	46bd      	mov	sp, r7
 80070fe:	b005      	add	sp, #20
 8007100:	bd90      	pop	{r4, r7, pc}
 8007102:	46c0      	nop			; (mov r8, r8)
 8007104:	0800f3d4 	.word	0x0800f3d4

08007108 <get_my_nmea_rmc_date_dd>:
void get_my_nmea_rmc_date_dd ( const char* m , uint8_t* dd )
{
 8007108:	b590      	push	{r4, r7, lr}
 800710a:	b085      	sub	sp, #20
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2209      	movs	r2, #9
 8007116:	212c      	movs	r1, #44	; 0x2c
 8007118:	0018      	movs	r0, r3
 800711a:	f7ff fcf5 	bl	8006b08 <my_find_char_position>
 800711e:	0003      	movs	r3, r0
 8007120:	001a      	movs	r2, r3
 8007122:	240f      	movs	r4, #15
 8007124:	193b      	adds	r3, r7, r4
 8007126:	3201      	adds	r2, #1
 8007128:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800712a:	2003      	movs	r0, #3
 800712c:	f000 f8e0 	bl	80072f0 <malloc>
 8007130:	0003      	movs	r3, r0
 8007132:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8007134:	193b      	adds	r3, r7, r4
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	18d1      	adds	r1, r2, r3
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	2202      	movs	r2, #2
 8007140:	0018      	movs	r0, r3
 8007142:	f001 fb82 	bl	800884a <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	3302      	adds	r3, #2
 800714a:	2200      	movs	r2, #0
 800714c:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 800714e:	683a      	ldr	r2, [r7, #0]
 8007150:	4904      	ldr	r1, [pc, #16]	; (8007164 <get_my_nmea_rmc_date_dd+0x5c>)
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	0018      	movs	r0, r3
 8007156:	f001 fae9 	bl	800872c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*dd = (uint8_t) temp ;
	*/
}
 800715a:	46c0      	nop			; (mov r8, r8)
 800715c:	46bd      	mov	sp, r7
 800715e:	b005      	add	sp, #20
 8007160:	bd90      	pop	{r4, r7, pc}
 8007162:	46c0      	nop			; (mov r8, r8)
 8007164:	0800f3d4 	.word	0x0800f3d4

08007168 <get_my_nmea_rmc_utc_hh>:
void get_my_nmea_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 8007168:	b590      	push	{r4, r7, lr}
 800716a:	b085      	sub	sp, #20
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2201      	movs	r2, #1
 8007176:	212c      	movs	r1, #44	; 0x2c
 8007178:	0018      	movs	r0, r3
 800717a:	f7ff fcc5 	bl	8006b08 <my_find_char_position>
 800717e:	0003      	movs	r3, r0
 8007180:	001a      	movs	r2, r3
 8007182:	240f      	movs	r4, #15
 8007184:	193b      	adds	r3, r7, r4
 8007186:	3201      	adds	r2, #1
 8007188:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800718a:	2003      	movs	r0, #3
 800718c:	f000 f8b0 	bl	80072f0 <malloc>
 8007190:	0003      	movs	r3, r0
 8007192:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8007194:	193b      	adds	r3, r7, r4
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	687a      	ldr	r2, [r7, #4]
 800719a:	18d1      	adds	r1, r2, r3
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	2202      	movs	r2, #2
 80071a0:	0018      	movs	r0, r3
 80071a2:	f001 fb52 	bl	800884a <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	3302      	adds	r3, #2
 80071aa:	2200      	movs	r2, #0
 80071ac:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 80071ae:	683a      	ldr	r2, [r7, #0]
 80071b0:	4904      	ldr	r1, [pc, #16]	; (80071c4 <get_my_nmea_rmc_utc_hh+0x5c>)
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	0018      	movs	r0, r3
 80071b6:	f001 fab9 	bl	800872c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*hh = (uint8_t) temp ;
	*/
}
 80071ba:	46c0      	nop			; (mov r8, r8)
 80071bc:	46bd      	mov	sp, r7
 80071be:	b005      	add	sp, #20
 80071c0:	bd90      	pop	{r4, r7, pc}
 80071c2:	46c0      	nop			; (mov r8, r8)
 80071c4:	0800f3d4 	.word	0x0800f3d4

080071c8 <get_my_nmea_rmc_utc_mm>:
void get_my_nmea_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 80071c8:	b590      	push	{r4, r7, lr}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2201      	movs	r2, #1
 80071d6:	212c      	movs	r1, #44	; 0x2c
 80071d8:	0018      	movs	r0, r3
 80071da:	f7ff fc95 	bl	8006b08 <my_find_char_position>
 80071de:	0003      	movs	r3, r0
 80071e0:	001a      	movs	r2, r3
 80071e2:	240f      	movs	r4, #15
 80071e4:	193b      	adds	r3, r7, r4
 80071e6:	3203      	adds	r2, #3
 80071e8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 80071ea:	2003      	movs	r0, #3
 80071ec:	f000 f880 	bl	80072f0 <malloc>
 80071f0:	0003      	movs	r3, r0
 80071f2:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 80071f4:	193b      	adds	r3, r7, r4
 80071f6:	781b      	ldrb	r3, [r3, #0]
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	18d1      	adds	r1, r2, r3
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	2202      	movs	r2, #2
 8007200:	0018      	movs	r0, r3
 8007202:	f001 fb22 	bl	800884a <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	3302      	adds	r3, #2
 800720a:	2200      	movs	r2, #0
 800720c:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 800720e:	683a      	ldr	r2, [r7, #0]
 8007210:	4904      	ldr	r1, [pc, #16]	; (8007224 <get_my_nmea_rmc_utc_mm+0x5c>)
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	0018      	movs	r0, r3
 8007216:	f001 fa89 	bl	800872c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*mm = (uint8_t) temp ;
	*/
}
 800721a:	46c0      	nop			; (mov r8, r8)
 800721c:	46bd      	mov	sp, r7
 800721e:	b005      	add	sp, #20
 8007220:	bd90      	pop	{r4, r7, pc}
 8007222:	46c0      	nop			; (mov r8, r8)
 8007224:	0800f3d4 	.word	0x0800f3d4

08007228 <get_my_nmea_rmc_utc_ss>:
void get_my_nmea_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 8007228:	b590      	push	{r4, r7, lr}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	6039      	str	r1, [r7, #0]
	//uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2201      	movs	r2, #1
 8007236:	212c      	movs	r1, #44	; 0x2c
 8007238:	0018      	movs	r0, r3
 800723a:	f7ff fc65 	bl	8006b08 <my_find_char_position>
 800723e:	0003      	movs	r3, r0
 8007240:	001a      	movs	r2, r3
 8007242:	240f      	movs	r4, #15
 8007244:	193b      	adds	r3, r7, r4
 8007246:	3205      	adds	r2, #5
 8007248:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800724a:	2003      	movs	r0, #3
 800724c:	f000 f850 	bl	80072f0 <malloc>
 8007250:	0003      	movs	r3, r0
 8007252:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8007254:	193b      	adds	r3, r7, r4
 8007256:	781b      	ldrb	r3, [r3, #0]
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	18d1      	adds	r1, r2, r3
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	2202      	movs	r2, #2
 8007260:	0018      	movs	r0, r3
 8007262:	f001 faf2 	bl	800884a <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	3302      	adds	r3, #2
 800726a:	2200      	movs	r2, #0
 800726c:	701a      	strb	r2, [r3, #0]
	sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
 800726e:	683a      	ldr	r2, [r7, #0]
 8007270:	4904      	ldr	r1, [pc, #16]	; (8007284 <get_my_nmea_rmc_utc_ss+0x5c>)
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	0018      	movs	r0, r3
 8007276:	f001 fa59 	bl	800872c <sscanf>
	/* Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
	free ( s ) ;
	*ss = (uint8_t) temp ;
	*/
}
 800727a:	46c0      	nop			; (mov r8, r8)
 800727c:	46bd      	mov	sp, r7
 800727e:	b005      	add	sp, #20
 8007280:	bd90      	pop	{r4, r7, pc}
 8007282:	46c0      	nop			; (mov r8, r8)
 8007284:	0800f3d4 	.word	0x0800f3d4

08007288 <get_my_nmea_rmc_utc_sss>:
void get_my_nmea_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 8007288:	b590      	push	{r4, r7, lr}
 800728a:	b085      	sub	sp, #20
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	212c      	movs	r1, #44	; 0x2c
 8007298:	0018      	movs	r0, r3
 800729a:	f7ff fc35 	bl	8006b08 <my_find_char_position>
 800729e:	0003      	movs	r3, r0
 80072a0:	001a      	movs	r2, r3
 80072a2:	240f      	movs	r4, #15
 80072a4:	193b      	adds	r3, r7, r4
 80072a6:	3208      	adds	r2, #8
 80072a8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 80072aa:	2004      	movs	r0, #4
 80072ac:	f000 f820 	bl	80072f0 <malloc>
 80072b0:	0003      	movs	r3, r0
 80072b2:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu acucha
 80072b4:	193b      	adds	r3, r7, r4
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	18d1      	adds	r1, r2, r3
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	2203      	movs	r2, #3
 80072c0:	0018      	movs	r0, r3
 80072c2:	f001 fac2 	bl	800884a <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	3303      	adds	r3, #3
 80072ca:	2200      	movs	r2, #0
 80072cc:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 80072ce:	683a      	ldr	r2, [r7, #0]
 80072d0:	4906      	ldr	r1, [pc, #24]	; (80072ec <get_my_nmea_rmc_utc_sss+0x64>)
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	0018      	movs	r0, r3
 80072d6:	f001 fa29 	bl	800872c <sscanf>
	free ( s ) ;
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	0018      	movs	r0, r3
 80072de:	f000 f811 	bl	8007304 <free>
}
 80072e2:	46c0      	nop			; (mov r8, r8)
 80072e4:	46bd      	mov	sp, r7
 80072e6:	b005      	add	sp, #20
 80072e8:	bd90      	pop	{r4, r7, pc}
 80072ea:	46c0      	nop			; (mov r8, r8)
 80072ec:	0800f3d8 	.word	0x0800f3d8

080072f0 <malloc>:
 80072f0:	b510      	push	{r4, lr}
 80072f2:	4b03      	ldr	r3, [pc, #12]	; (8007300 <malloc+0x10>)
 80072f4:	0001      	movs	r1, r0
 80072f6:	6818      	ldr	r0, [r3, #0]
 80072f8:	f000 f80e 	bl	8007318 <_malloc_r>
 80072fc:	bd10      	pop	{r4, pc}
 80072fe:	46c0      	nop			; (mov r8, r8)
 8007300:	200006c8 	.word	0x200006c8

08007304 <free>:
 8007304:	b510      	push	{r4, lr}
 8007306:	4b03      	ldr	r3, [pc, #12]	; (8007314 <free+0x10>)
 8007308:	0001      	movs	r1, r0
 800730a:	6818      	ldr	r0, [r3, #0]
 800730c:	f001 fbe4 	bl	8008ad8 <_free_r>
 8007310:	bd10      	pop	{r4, pc}
 8007312:	46c0      	nop			; (mov r8, r8)
 8007314:	200006c8 	.word	0x200006c8

08007318 <_malloc_r>:
 8007318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800731a:	000d      	movs	r5, r1
 800731c:	b087      	sub	sp, #28
 800731e:	350b      	adds	r5, #11
 8007320:	9001      	str	r0, [sp, #4]
 8007322:	2d16      	cmp	r5, #22
 8007324:	d908      	bls.n	8007338 <_malloc_r+0x20>
 8007326:	2207      	movs	r2, #7
 8007328:	4395      	bics	r5, r2
 800732a:	d506      	bpl.n	800733a <_malloc_r+0x22>
 800732c:	230c      	movs	r3, #12
 800732e:	9a01      	ldr	r2, [sp, #4]
 8007330:	6013      	str	r3, [r2, #0]
 8007332:	2000      	movs	r0, #0
 8007334:	b007      	add	sp, #28
 8007336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007338:	2510      	movs	r5, #16
 800733a:	42a9      	cmp	r1, r5
 800733c:	d8f6      	bhi.n	800732c <_malloc_r+0x14>
 800733e:	9801      	ldr	r0, [sp, #4]
 8007340:	f000 f9fe 	bl	8007740 <__malloc_lock>
 8007344:	23fc      	movs	r3, #252	; 0xfc
 8007346:	4ebe      	ldr	r6, [pc, #760]	; (8007640 <_malloc_r+0x328>)
 8007348:	005b      	lsls	r3, r3, #1
 800734a:	429d      	cmp	r5, r3
 800734c:	d219      	bcs.n	8007382 <_malloc_r+0x6a>
 800734e:	002a      	movs	r2, r5
 8007350:	3208      	adds	r2, #8
 8007352:	18b2      	adds	r2, r6, r2
 8007354:	0011      	movs	r1, r2
 8007356:	6854      	ldr	r4, [r2, #4]
 8007358:	3908      	subs	r1, #8
 800735a:	08eb      	lsrs	r3, r5, #3
 800735c:	428c      	cmp	r4, r1
 800735e:	d103      	bne.n	8007368 <_malloc_r+0x50>
 8007360:	68d4      	ldr	r4, [r2, #12]
 8007362:	3302      	adds	r3, #2
 8007364:	42a2      	cmp	r2, r4
 8007366:	d022      	beq.n	80073ae <_malloc_r+0x96>
 8007368:	2203      	movs	r2, #3
 800736a:	6863      	ldr	r3, [r4, #4]
 800736c:	68a1      	ldr	r1, [r4, #8]
 800736e:	4393      	bics	r3, r2
 8007370:	68e2      	ldr	r2, [r4, #12]
 8007372:	18e3      	adds	r3, r4, r3
 8007374:	60ca      	str	r2, [r1, #12]
 8007376:	6091      	str	r1, [r2, #8]
 8007378:	2201      	movs	r2, #1
 800737a:	6859      	ldr	r1, [r3, #4]
 800737c:	430a      	orrs	r2, r1
 800737e:	605a      	str	r2, [r3, #4]
 8007380:	e02a      	b.n	80073d8 <_malloc_r+0xc0>
 8007382:	233f      	movs	r3, #63	; 0x3f
 8007384:	0a6a      	lsrs	r2, r5, #9
 8007386:	d003      	beq.n	8007390 <_malloc_r+0x78>
 8007388:	2a04      	cmp	r2, #4
 800738a:	d82b      	bhi.n	80073e4 <_malloc_r+0xcc>
 800738c:	09ab      	lsrs	r3, r5, #6
 800738e:	3338      	adds	r3, #56	; 0x38
 8007390:	2203      	movs	r2, #3
 8007392:	4694      	mov	ip, r2
 8007394:	00d9      	lsls	r1, r3, #3
 8007396:	1989      	adds	r1, r1, r6
 8007398:	68cc      	ldr	r4, [r1, #12]
 800739a:	428c      	cmp	r4, r1
 800739c:	d006      	beq.n	80073ac <_malloc_r+0x94>
 800739e:	4660      	mov	r0, ip
 80073a0:	6862      	ldr	r2, [r4, #4]
 80073a2:	4382      	bics	r2, r0
 80073a4:	1b57      	subs	r7, r2, r5
 80073a6:	2f0f      	cmp	r7, #15
 80073a8:	dd34      	ble.n	8007414 <_malloc_r+0xfc>
 80073aa:	3b01      	subs	r3, #1
 80073ac:	3301      	adds	r3, #1
 80073ae:	6934      	ldr	r4, [r6, #16]
 80073b0:	49a4      	ldr	r1, [pc, #656]	; (8007644 <_malloc_r+0x32c>)
 80073b2:	428c      	cmp	r4, r1
 80073b4:	d055      	beq.n	8007462 <_malloc_r+0x14a>
 80073b6:	2003      	movs	r0, #3
 80073b8:	6862      	ldr	r2, [r4, #4]
 80073ba:	4382      	bics	r2, r0
 80073bc:	1b50      	subs	r0, r2, r5
 80073be:	280f      	cmp	r0, #15
 80073c0:	dd36      	ble.n	8007430 <_malloc_r+0x118>
 80073c2:	2301      	movs	r3, #1
 80073c4:	1967      	adds	r7, r4, r5
 80073c6:	431d      	orrs	r5, r3
 80073c8:	4303      	orrs	r3, r0
 80073ca:	6065      	str	r5, [r4, #4]
 80073cc:	6177      	str	r7, [r6, #20]
 80073ce:	6137      	str	r7, [r6, #16]
 80073d0:	60f9      	str	r1, [r7, #12]
 80073d2:	60b9      	str	r1, [r7, #8]
 80073d4:	607b      	str	r3, [r7, #4]
 80073d6:	50a0      	str	r0, [r4, r2]
 80073d8:	9801      	ldr	r0, [sp, #4]
 80073da:	f000 f9b9 	bl	8007750 <__malloc_unlock>
 80073de:	0020      	movs	r0, r4
 80073e0:	3008      	adds	r0, #8
 80073e2:	e7a7      	b.n	8007334 <_malloc_r+0x1c>
 80073e4:	2a14      	cmp	r2, #20
 80073e6:	d802      	bhi.n	80073ee <_malloc_r+0xd6>
 80073e8:	0013      	movs	r3, r2
 80073ea:	335b      	adds	r3, #91	; 0x5b
 80073ec:	e7d0      	b.n	8007390 <_malloc_r+0x78>
 80073ee:	2a54      	cmp	r2, #84	; 0x54
 80073f0:	d802      	bhi.n	80073f8 <_malloc_r+0xe0>
 80073f2:	0b2b      	lsrs	r3, r5, #12
 80073f4:	336e      	adds	r3, #110	; 0x6e
 80073f6:	e7cb      	b.n	8007390 <_malloc_r+0x78>
 80073f8:	23aa      	movs	r3, #170	; 0xaa
 80073fa:	005b      	lsls	r3, r3, #1
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d802      	bhi.n	8007406 <_malloc_r+0xee>
 8007400:	0beb      	lsrs	r3, r5, #15
 8007402:	3377      	adds	r3, #119	; 0x77
 8007404:	e7c4      	b.n	8007390 <_malloc_r+0x78>
 8007406:	4990      	ldr	r1, [pc, #576]	; (8007648 <_malloc_r+0x330>)
 8007408:	237e      	movs	r3, #126	; 0x7e
 800740a:	428a      	cmp	r2, r1
 800740c:	d8c0      	bhi.n	8007390 <_malloc_r+0x78>
 800740e:	0cab      	lsrs	r3, r5, #18
 8007410:	337c      	adds	r3, #124	; 0x7c
 8007412:	e7bd      	b.n	8007390 <_malloc_r+0x78>
 8007414:	68e0      	ldr	r0, [r4, #12]
 8007416:	2f00      	cmp	r7, #0
 8007418:	db08      	blt.n	800742c <_malloc_r+0x114>
 800741a:	68a3      	ldr	r3, [r4, #8]
 800741c:	60d8      	str	r0, [r3, #12]
 800741e:	6083      	str	r3, [r0, #8]
 8007420:	2301      	movs	r3, #1
 8007422:	18a2      	adds	r2, r4, r2
 8007424:	6851      	ldr	r1, [r2, #4]
 8007426:	430b      	orrs	r3, r1
 8007428:	6053      	str	r3, [r2, #4]
 800742a:	e7d5      	b.n	80073d8 <_malloc_r+0xc0>
 800742c:	0004      	movs	r4, r0
 800742e:	e7b4      	b.n	800739a <_malloc_r+0x82>
 8007430:	6171      	str	r1, [r6, #20]
 8007432:	6131      	str	r1, [r6, #16]
 8007434:	2800      	cmp	r0, #0
 8007436:	daf3      	bge.n	8007420 <_malloc_r+0x108>
 8007438:	6871      	ldr	r1, [r6, #4]
 800743a:	468c      	mov	ip, r1
 800743c:	2180      	movs	r1, #128	; 0x80
 800743e:	0089      	lsls	r1, r1, #2
 8007440:	428a      	cmp	r2, r1
 8007442:	d300      	bcc.n	8007446 <_malloc_r+0x12e>
 8007444:	e08c      	b.n	8007560 <_malloc_r+0x248>
 8007446:	08d1      	lsrs	r1, r2, #3
 8007448:	0950      	lsrs	r0, r2, #5
 800744a:	2201      	movs	r2, #1
 800744c:	4082      	lsls	r2, r0
 800744e:	4660      	mov	r0, ip
 8007450:	4302      	orrs	r2, r0
 8007452:	6072      	str	r2, [r6, #4]
 8007454:	00ca      	lsls	r2, r1, #3
 8007456:	1992      	adds	r2, r2, r6
 8007458:	6891      	ldr	r1, [r2, #8]
 800745a:	60e2      	str	r2, [r4, #12]
 800745c:	60a1      	str	r1, [r4, #8]
 800745e:	6094      	str	r4, [r2, #8]
 8007460:	60cc      	str	r4, [r1, #12]
 8007462:	2201      	movs	r2, #1
 8007464:	4876      	ldr	r0, [pc, #472]	; (8007640 <_malloc_r+0x328>)
 8007466:	1099      	asrs	r1, r3, #2
 8007468:	408a      	lsls	r2, r1
 800746a:	6841      	ldr	r1, [r0, #4]
 800746c:	4291      	cmp	r1, r2
 800746e:	d328      	bcc.n	80074c2 <_malloc_r+0x1aa>
 8007470:	420a      	tst	r2, r1
 8007472:	d105      	bne.n	8007480 <_malloc_r+0x168>
 8007474:	2403      	movs	r4, #3
 8007476:	43a3      	bics	r3, r4
 8007478:	0052      	lsls	r2, r2, #1
 800747a:	3304      	adds	r3, #4
 800747c:	420a      	tst	r2, r1
 800747e:	d0fb      	beq.n	8007478 <_malloc_r+0x160>
 8007480:	496f      	ldr	r1, [pc, #444]	; (8007640 <_malloc_r+0x328>)
 8007482:	9104      	str	r1, [sp, #16]
 8007484:	00d9      	lsls	r1, r3, #3
 8007486:	1841      	adds	r1, r0, r1
 8007488:	468c      	mov	ip, r1
 800748a:	000f      	movs	r7, r1
 800748c:	9302      	str	r3, [sp, #8]
 800748e:	68fc      	ldr	r4, [r7, #12]
 8007490:	42bc      	cmp	r4, r7
 8007492:	d000      	beq.n	8007496 <_malloc_r+0x17e>
 8007494:	e09b      	b.n	80075ce <_malloc_r+0x2b6>
 8007496:	2403      	movs	r4, #3
 8007498:	9902      	ldr	r1, [sp, #8]
 800749a:	3708      	adds	r7, #8
 800749c:	3101      	adds	r1, #1
 800749e:	9102      	str	r1, [sp, #8]
 80074a0:	4221      	tst	r1, r4
 80074a2:	d1f4      	bne.n	800748e <_malloc_r+0x176>
 80074a4:	2103      	movs	r1, #3
 80074a6:	420b      	tst	r3, r1
 80074a8:	d000      	beq.n	80074ac <_malloc_r+0x194>
 80074aa:	e0b7      	b.n	800761c <_malloc_r+0x304>
 80074ac:	6843      	ldr	r3, [r0, #4]
 80074ae:	4393      	bics	r3, r2
 80074b0:	6043      	str	r3, [r0, #4]
 80074b2:	9b04      	ldr	r3, [sp, #16]
 80074b4:	0052      	lsls	r2, r2, #1
 80074b6:	6859      	ldr	r1, [r3, #4]
 80074b8:	4291      	cmp	r1, r2
 80074ba:	d302      	bcc.n	80074c2 <_malloc_r+0x1aa>
 80074bc:	2a00      	cmp	r2, #0
 80074be:	d000      	beq.n	80074c2 <_malloc_r+0x1aa>
 80074c0:	e0bb      	b.n	800763a <_malloc_r+0x322>
 80074c2:	2203      	movs	r2, #3
 80074c4:	6883      	ldr	r3, [r0, #8]
 80074c6:	9302      	str	r3, [sp, #8]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	4393      	bics	r3, r2
 80074cc:	9303      	str	r3, [sp, #12]
 80074ce:	42ab      	cmp	r3, r5
 80074d0:	d303      	bcc.n	80074da <_malloc_r+0x1c2>
 80074d2:	1b59      	subs	r1, r3, r5
 80074d4:	290f      	cmp	r1, #15
 80074d6:	dd00      	ble.n	80074da <_malloc_r+0x1c2>
 80074d8:	e123      	b.n	8007722 <_malloc_r+0x40a>
 80074da:	9b02      	ldr	r3, [sp, #8]
 80074dc:	9a03      	ldr	r2, [sp, #12]
 80074de:	2008      	movs	r0, #8
 80074e0:	189e      	adds	r6, r3, r2
 80074e2:	4b5a      	ldr	r3, [pc, #360]	; (800764c <_malloc_r+0x334>)
 80074e4:	681f      	ldr	r7, [r3, #0]
 80074e6:	f001 fa71 	bl	80089cc <sysconf>
 80074ea:	4b59      	ldr	r3, [pc, #356]	; (8007650 <_malloc_r+0x338>)
 80074ec:	3710      	adds	r7, #16
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	197f      	adds	r7, r7, r5
 80074f2:	9004      	str	r0, [sp, #16]
 80074f4:	3301      	adds	r3, #1
 80074f6:	d003      	beq.n	8007500 <_malloc_r+0x1e8>
 80074f8:	1e7b      	subs	r3, r7, #1
 80074fa:	181b      	adds	r3, r3, r0
 80074fc:	4247      	negs	r7, r0
 80074fe:	401f      	ands	r7, r3
 8007500:	0039      	movs	r1, r7
 8007502:	9801      	ldr	r0, [sp, #4]
 8007504:	f001 fa0e 	bl	8008924 <_sbrk_r>
 8007508:	0004      	movs	r4, r0
 800750a:	1c43      	adds	r3, r0, #1
 800750c:	d100      	bne.n	8007510 <_malloc_r+0x1f8>
 800750e:	e0de      	b.n	80076ce <_malloc_r+0x3b6>
 8007510:	4286      	cmp	r6, r0
 8007512:	d904      	bls.n	800751e <_malloc_r+0x206>
 8007514:	4b4a      	ldr	r3, [pc, #296]	; (8007640 <_malloc_r+0x328>)
 8007516:	9a02      	ldr	r2, [sp, #8]
 8007518:	429a      	cmp	r2, r3
 800751a:	d000      	beq.n	800751e <_malloc_r+0x206>
 800751c:	e0d7      	b.n	80076ce <_malloc_r+0x3b6>
 800751e:	4a4d      	ldr	r2, [pc, #308]	; (8007654 <_malloc_r+0x33c>)
 8007520:	6813      	ldr	r3, [r2, #0]
 8007522:	18fb      	adds	r3, r7, r3
 8007524:	6013      	str	r3, [r2, #0]
 8007526:	9a04      	ldr	r2, [sp, #16]
 8007528:	3a01      	subs	r2, #1
 800752a:	42a6      	cmp	r6, r4
 800752c:	d000      	beq.n	8007530 <_malloc_r+0x218>
 800752e:	e097      	b.n	8007660 <_malloc_r+0x348>
 8007530:	4216      	tst	r6, r2
 8007532:	d000      	beq.n	8007536 <_malloc_r+0x21e>
 8007534:	e094      	b.n	8007660 <_malloc_r+0x348>
 8007536:	4b42      	ldr	r3, [pc, #264]	; (8007640 <_malloc_r+0x328>)
 8007538:	689a      	ldr	r2, [r3, #8]
 800753a:	9b03      	ldr	r3, [sp, #12]
 800753c:	19df      	adds	r7, r3, r7
 800753e:	2301      	movs	r3, #1
 8007540:	433b      	orrs	r3, r7
 8007542:	6053      	str	r3, [r2, #4]
 8007544:	4b43      	ldr	r3, [pc, #268]	; (8007654 <_malloc_r+0x33c>)
 8007546:	4a44      	ldr	r2, [pc, #272]	; (8007658 <_malloc_r+0x340>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	6811      	ldr	r1, [r2, #0]
 800754c:	428b      	cmp	r3, r1
 800754e:	d900      	bls.n	8007552 <_malloc_r+0x23a>
 8007550:	6013      	str	r3, [r2, #0]
 8007552:	4a42      	ldr	r2, [pc, #264]	; (800765c <_malloc_r+0x344>)
 8007554:	6811      	ldr	r1, [r2, #0]
 8007556:	428b      	cmp	r3, r1
 8007558:	d800      	bhi.n	800755c <_malloc_r+0x244>
 800755a:	e0b8      	b.n	80076ce <_malloc_r+0x3b6>
 800755c:	6013      	str	r3, [r2, #0]
 800755e:	e0b6      	b.n	80076ce <_malloc_r+0x3b6>
 8007560:	0a50      	lsrs	r0, r2, #9
 8007562:	2804      	cmp	r0, #4
 8007564:	d811      	bhi.n	800758a <_malloc_r+0x272>
 8007566:	0991      	lsrs	r1, r2, #6
 8007568:	3138      	adds	r1, #56	; 0x38
 800756a:	00cf      	lsls	r7, r1, #3
 800756c:	19bf      	adds	r7, r7, r6
 800756e:	68b8      	ldr	r0, [r7, #8]
 8007570:	4287      	cmp	r7, r0
 8007572:	d125      	bne.n	80075c0 <_malloc_r+0x2a8>
 8007574:	2201      	movs	r2, #1
 8007576:	1089      	asrs	r1, r1, #2
 8007578:	408a      	lsls	r2, r1
 800757a:	4661      	mov	r1, ip
 800757c:	430a      	orrs	r2, r1
 800757e:	6072      	str	r2, [r6, #4]
 8007580:	60e7      	str	r7, [r4, #12]
 8007582:	60a0      	str	r0, [r4, #8]
 8007584:	60bc      	str	r4, [r7, #8]
 8007586:	60c4      	str	r4, [r0, #12]
 8007588:	e76b      	b.n	8007462 <_malloc_r+0x14a>
 800758a:	2814      	cmp	r0, #20
 800758c:	d802      	bhi.n	8007594 <_malloc_r+0x27c>
 800758e:	0001      	movs	r1, r0
 8007590:	315b      	adds	r1, #91	; 0x5b
 8007592:	e7ea      	b.n	800756a <_malloc_r+0x252>
 8007594:	2854      	cmp	r0, #84	; 0x54
 8007596:	d802      	bhi.n	800759e <_malloc_r+0x286>
 8007598:	0b11      	lsrs	r1, r2, #12
 800759a:	316e      	adds	r1, #110	; 0x6e
 800759c:	e7e5      	b.n	800756a <_malloc_r+0x252>
 800759e:	21aa      	movs	r1, #170	; 0xaa
 80075a0:	0049      	lsls	r1, r1, #1
 80075a2:	4288      	cmp	r0, r1
 80075a4:	d802      	bhi.n	80075ac <_malloc_r+0x294>
 80075a6:	0bd1      	lsrs	r1, r2, #15
 80075a8:	3177      	adds	r1, #119	; 0x77
 80075aa:	e7de      	b.n	800756a <_malloc_r+0x252>
 80075ac:	4f26      	ldr	r7, [pc, #152]	; (8007648 <_malloc_r+0x330>)
 80075ae:	217e      	movs	r1, #126	; 0x7e
 80075b0:	42b8      	cmp	r0, r7
 80075b2:	d8da      	bhi.n	800756a <_malloc_r+0x252>
 80075b4:	0c91      	lsrs	r1, r2, #18
 80075b6:	317c      	adds	r1, #124	; 0x7c
 80075b8:	e7d7      	b.n	800756a <_malloc_r+0x252>
 80075ba:	6880      	ldr	r0, [r0, #8]
 80075bc:	4287      	cmp	r7, r0
 80075be:	d004      	beq.n	80075ca <_malloc_r+0x2b2>
 80075c0:	2603      	movs	r6, #3
 80075c2:	6841      	ldr	r1, [r0, #4]
 80075c4:	43b1      	bics	r1, r6
 80075c6:	4291      	cmp	r1, r2
 80075c8:	d8f7      	bhi.n	80075ba <_malloc_r+0x2a2>
 80075ca:	68c7      	ldr	r7, [r0, #12]
 80075cc:	e7d8      	b.n	8007580 <_malloc_r+0x268>
 80075ce:	2603      	movs	r6, #3
 80075d0:	6861      	ldr	r1, [r4, #4]
 80075d2:	43b1      	bics	r1, r6
 80075d4:	9103      	str	r1, [sp, #12]
 80075d6:	68e6      	ldr	r6, [r4, #12]
 80075d8:	1b49      	subs	r1, r1, r5
 80075da:	290f      	cmp	r1, #15
 80075dc:	dd10      	ble.n	8007600 <_malloc_r+0x2e8>
 80075de:	2201      	movs	r2, #1
 80075e0:	1963      	adds	r3, r4, r5
 80075e2:	4315      	orrs	r5, r2
 80075e4:	6065      	str	r5, [r4, #4]
 80075e6:	68a5      	ldr	r5, [r4, #8]
 80075e8:	430a      	orrs	r2, r1
 80075ea:	60ee      	str	r6, [r5, #12]
 80075ec:	60b5      	str	r5, [r6, #8]
 80075ee:	6143      	str	r3, [r0, #20]
 80075f0:	6103      	str	r3, [r0, #16]
 80075f2:	4814      	ldr	r0, [pc, #80]	; (8007644 <_malloc_r+0x32c>)
 80075f4:	605a      	str	r2, [r3, #4]
 80075f6:	60d8      	str	r0, [r3, #12]
 80075f8:	6098      	str	r0, [r3, #8]
 80075fa:	9b03      	ldr	r3, [sp, #12]
 80075fc:	50e1      	str	r1, [r4, r3]
 80075fe:	e6eb      	b.n	80073d8 <_malloc_r+0xc0>
 8007600:	2900      	cmp	r1, #0
 8007602:	db09      	blt.n	8007618 <_malloc_r+0x300>
 8007604:	9b03      	ldr	r3, [sp, #12]
 8007606:	18e1      	adds	r1, r4, r3
 8007608:	2301      	movs	r3, #1
 800760a:	684a      	ldr	r2, [r1, #4]
 800760c:	4313      	orrs	r3, r2
 800760e:	604b      	str	r3, [r1, #4]
 8007610:	68a3      	ldr	r3, [r4, #8]
 8007612:	60de      	str	r6, [r3, #12]
 8007614:	60b3      	str	r3, [r6, #8]
 8007616:	e6df      	b.n	80073d8 <_malloc_r+0xc0>
 8007618:	0034      	movs	r4, r6
 800761a:	e739      	b.n	8007490 <_malloc_r+0x178>
 800761c:	2108      	movs	r1, #8
 800761e:	4249      	negs	r1, r1
 8007620:	448c      	add	ip, r1
 8007622:	4661      	mov	r1, ip
 8007624:	6889      	ldr	r1, [r1, #8]
 8007626:	3b01      	subs	r3, #1
 8007628:	4561      	cmp	r1, ip
 800762a:	d100      	bne.n	800762e <_malloc_r+0x316>
 800762c:	e73a      	b.n	80074a4 <_malloc_r+0x18c>
 800762e:	e740      	b.n	80074b2 <_malloc_r+0x19a>
 8007630:	3304      	adds	r3, #4
 8007632:	0052      	lsls	r2, r2, #1
 8007634:	420a      	tst	r2, r1
 8007636:	d0fb      	beq.n	8007630 <_malloc_r+0x318>
 8007638:	e724      	b.n	8007484 <_malloc_r+0x16c>
 800763a:	9b02      	ldr	r3, [sp, #8]
 800763c:	e7fa      	b.n	8007634 <_malloc_r+0x31c>
 800763e:	46c0      	nop			; (mov r8, r8)
 8007640:	2000001c 	.word	0x2000001c
 8007644:	20000024 	.word	0x20000024
 8007648:	00000554 	.word	0x00000554
 800764c:	20000b7c 	.word	0x20000b7c
 8007650:	20000424 	.word	0x20000424
 8007654:	20000b4c 	.word	0x20000b4c
 8007658:	20000b74 	.word	0x20000b74
 800765c:	20000b78 	.word	0x20000b78
 8007660:	4934      	ldr	r1, [pc, #208]	; (8007734 <_malloc_r+0x41c>)
 8007662:	6808      	ldr	r0, [r1, #0]
 8007664:	3001      	adds	r0, #1
 8007666:	d140      	bne.n	80076ea <_malloc_r+0x3d2>
 8007668:	600c      	str	r4, [r1, #0]
 800766a:	2107      	movs	r1, #7
 800766c:	0026      	movs	r6, r4
 800766e:	2300      	movs	r3, #0
 8007670:	400e      	ands	r6, r1
 8007672:	420c      	tst	r4, r1
 8007674:	d002      	beq.n	800767c <_malloc_r+0x364>
 8007676:	3308      	adds	r3, #8
 8007678:	1b9b      	subs	r3, r3, r6
 800767a:	18e4      	adds	r4, r4, r3
 800767c:	19e1      	adds	r1, r4, r7
 800767e:	9105      	str	r1, [sp, #20]
 8007680:	9f05      	ldr	r7, [sp, #20]
 8007682:	9904      	ldr	r1, [sp, #16]
 8007684:	4017      	ands	r7, r2
 8007686:	18cb      	adds	r3, r1, r3
 8007688:	1bdf      	subs	r7, r3, r7
 800768a:	4017      	ands	r7, r2
 800768c:	0039      	movs	r1, r7
 800768e:	9801      	ldr	r0, [sp, #4]
 8007690:	f001 f948 	bl	8008924 <_sbrk_r>
 8007694:	1c43      	adds	r3, r0, #1
 8007696:	d107      	bne.n	80076a8 <_malloc_r+0x390>
 8007698:	1e37      	subs	r7, r6, #0
 800769a:	9805      	ldr	r0, [sp, #20]
 800769c:	d004      	beq.n	80076a8 <_malloc_r+0x390>
 800769e:	0030      	movs	r0, r6
 80076a0:	2700      	movs	r7, #0
 80076a2:	9b05      	ldr	r3, [sp, #20]
 80076a4:	3808      	subs	r0, #8
 80076a6:	1818      	adds	r0, r3, r0
 80076a8:	4a23      	ldr	r2, [pc, #140]	; (8007738 <_malloc_r+0x420>)
 80076aa:	1b00      	subs	r0, r0, r4
 80076ac:	6813      	ldr	r3, [r2, #0]
 80076ae:	19c0      	adds	r0, r0, r7
 80076b0:	19db      	adds	r3, r3, r7
 80076b2:	6013      	str	r3, [r2, #0]
 80076b4:	2201      	movs	r2, #1
 80076b6:	4b21      	ldr	r3, [pc, #132]	; (800773c <_malloc_r+0x424>)
 80076b8:	9902      	ldr	r1, [sp, #8]
 80076ba:	4310      	orrs	r0, r2
 80076bc:	609c      	str	r4, [r3, #8]
 80076be:	6060      	str	r0, [r4, #4]
 80076c0:	4299      	cmp	r1, r3
 80076c2:	d100      	bne.n	80076c6 <_malloc_r+0x3ae>
 80076c4:	e73e      	b.n	8007544 <_malloc_r+0x22c>
 80076c6:	9b03      	ldr	r3, [sp, #12]
 80076c8:	2b0f      	cmp	r3, #15
 80076ca:	d813      	bhi.n	80076f4 <_malloc_r+0x3dc>
 80076cc:	6062      	str	r2, [r4, #4]
 80076ce:	2203      	movs	r2, #3
 80076d0:	4b1a      	ldr	r3, [pc, #104]	; (800773c <_malloc_r+0x424>)
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	4393      	bics	r3, r2
 80076d8:	1b59      	subs	r1, r3, r5
 80076da:	42ab      	cmp	r3, r5
 80076dc:	d301      	bcc.n	80076e2 <_malloc_r+0x3ca>
 80076de:	290f      	cmp	r1, #15
 80076e0:	dc1f      	bgt.n	8007722 <_malloc_r+0x40a>
 80076e2:	9801      	ldr	r0, [sp, #4]
 80076e4:	f000 f834 	bl	8007750 <__malloc_unlock>
 80076e8:	e623      	b.n	8007332 <_malloc_r+0x1a>
 80076ea:	4913      	ldr	r1, [pc, #76]	; (8007738 <_malloc_r+0x420>)
 80076ec:	1ba6      	subs	r6, r4, r6
 80076ee:	18f6      	adds	r6, r6, r3
 80076f0:	600e      	str	r6, [r1, #0]
 80076f2:	e7ba      	b.n	800766a <_malloc_r+0x352>
 80076f4:	2107      	movs	r1, #7
 80076f6:	9b03      	ldr	r3, [sp, #12]
 80076f8:	3b0c      	subs	r3, #12
 80076fa:	438b      	bics	r3, r1
 80076fc:	9902      	ldr	r1, [sp, #8]
 80076fe:	6849      	ldr	r1, [r1, #4]
 8007700:	400a      	ands	r2, r1
 8007702:	9902      	ldr	r1, [sp, #8]
 8007704:	431a      	orrs	r2, r3
 8007706:	604a      	str	r2, [r1, #4]
 8007708:	18ca      	adds	r2, r1, r3
 800770a:	2105      	movs	r1, #5
 800770c:	6051      	str	r1, [r2, #4]
 800770e:	6091      	str	r1, [r2, #8]
 8007710:	2b0f      	cmp	r3, #15
 8007712:	d800      	bhi.n	8007716 <_malloc_r+0x3fe>
 8007714:	e716      	b.n	8007544 <_malloc_r+0x22c>
 8007716:	9902      	ldr	r1, [sp, #8]
 8007718:	9801      	ldr	r0, [sp, #4]
 800771a:	3108      	adds	r1, #8
 800771c:	f001 f9dc 	bl	8008ad8 <_free_r>
 8007720:	e710      	b.n	8007544 <_malloc_r+0x22c>
 8007722:	2201      	movs	r2, #1
 8007724:	0013      	movs	r3, r2
 8007726:	4805      	ldr	r0, [pc, #20]	; (800773c <_malloc_r+0x424>)
 8007728:	432b      	orrs	r3, r5
 800772a:	6884      	ldr	r4, [r0, #8]
 800772c:	6063      	str	r3, [r4, #4]
 800772e:	1963      	adds	r3, r4, r5
 8007730:	6083      	str	r3, [r0, #8]
 8007732:	e623      	b.n	800737c <_malloc_r+0x64>
 8007734:	20000424 	.word	0x20000424
 8007738:	20000b4c 	.word	0x20000b4c
 800773c:	2000001c 	.word	0x2000001c

08007740 <__malloc_lock>:
 8007740:	b510      	push	{r4, lr}
 8007742:	4802      	ldr	r0, [pc, #8]	; (800774c <__malloc_lock+0xc>)
 8007744:	f001 f940 	bl	80089c8 <__retarget_lock_acquire_recursive>
 8007748:	bd10      	pop	{r4, pc}
 800774a:	46c0      	nop			; (mov r8, r8)
 800774c:	20000cc1 	.word	0x20000cc1

08007750 <__malloc_unlock>:
 8007750:	b510      	push	{r4, lr}
 8007752:	4802      	ldr	r0, [pc, #8]	; (800775c <__malloc_unlock+0xc>)
 8007754:	f001 f939 	bl	80089ca <__retarget_lock_release_recursive>
 8007758:	bd10      	pop	{r4, pc}
 800775a:	46c0      	nop			; (mov r8, r8)
 800775c:	20000cc1 	.word	0x20000cc1

08007760 <sulp>:
 8007760:	b570      	push	{r4, r5, r6, lr}
 8007762:	0016      	movs	r6, r2
 8007764:	000d      	movs	r5, r1
 8007766:	f002 f90d 	bl	8009984 <__ulp>
 800776a:	2e00      	cmp	r6, #0
 800776c:	d00d      	beq.n	800778a <sulp+0x2a>
 800776e:	236b      	movs	r3, #107	; 0x6b
 8007770:	006a      	lsls	r2, r5, #1
 8007772:	0d52      	lsrs	r2, r2, #21
 8007774:	1a9b      	subs	r3, r3, r2
 8007776:	2b00      	cmp	r3, #0
 8007778:	dd07      	ble.n	800778a <sulp+0x2a>
 800777a:	2400      	movs	r4, #0
 800777c:	4a03      	ldr	r2, [pc, #12]	; (800778c <sulp+0x2c>)
 800777e:	051b      	lsls	r3, r3, #20
 8007780:	189d      	adds	r5, r3, r2
 8007782:	002b      	movs	r3, r5
 8007784:	0022      	movs	r2, r4
 8007786:	f7f9 ff71 	bl	800166c <__aeabi_dmul>
 800778a:	bd70      	pop	{r4, r5, r6, pc}
 800778c:	3ff00000 	.word	0x3ff00000

08007790 <_strtod_l>:
 8007790:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007792:	b0a1      	sub	sp, #132	; 0x84
 8007794:	9219      	str	r2, [sp, #100]	; 0x64
 8007796:	2200      	movs	r2, #0
 8007798:	2600      	movs	r6, #0
 800779a:	2700      	movs	r7, #0
 800779c:	9004      	str	r0, [sp, #16]
 800779e:	9107      	str	r1, [sp, #28]
 80077a0:	921c      	str	r2, [sp, #112]	; 0x70
 80077a2:	911b      	str	r1, [sp, #108]	; 0x6c
 80077a4:	780a      	ldrb	r2, [r1, #0]
 80077a6:	2a2b      	cmp	r2, #43	; 0x2b
 80077a8:	d055      	beq.n	8007856 <_strtod_l+0xc6>
 80077aa:	d841      	bhi.n	8007830 <_strtod_l+0xa0>
 80077ac:	2a0d      	cmp	r2, #13
 80077ae:	d83b      	bhi.n	8007828 <_strtod_l+0x98>
 80077b0:	2a08      	cmp	r2, #8
 80077b2:	d83b      	bhi.n	800782c <_strtod_l+0x9c>
 80077b4:	2a00      	cmp	r2, #0
 80077b6:	d044      	beq.n	8007842 <_strtod_l+0xb2>
 80077b8:	2200      	movs	r2, #0
 80077ba:	920f      	str	r2, [sp, #60]	; 0x3c
 80077bc:	2100      	movs	r1, #0
 80077be:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80077c0:	9109      	str	r1, [sp, #36]	; 0x24
 80077c2:	782a      	ldrb	r2, [r5, #0]
 80077c4:	2a30      	cmp	r2, #48	; 0x30
 80077c6:	d000      	beq.n	80077ca <_strtod_l+0x3a>
 80077c8:	e085      	b.n	80078d6 <_strtod_l+0x146>
 80077ca:	786a      	ldrb	r2, [r5, #1]
 80077cc:	3120      	adds	r1, #32
 80077ce:	438a      	bics	r2, r1
 80077d0:	2a58      	cmp	r2, #88	; 0x58
 80077d2:	d000      	beq.n	80077d6 <_strtod_l+0x46>
 80077d4:	e075      	b.n	80078c2 <_strtod_l+0x132>
 80077d6:	9302      	str	r3, [sp, #8]
 80077d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077da:	4a97      	ldr	r2, [pc, #604]	; (8007a38 <_strtod_l+0x2a8>)
 80077dc:	9301      	str	r3, [sp, #4]
 80077de:	ab1c      	add	r3, sp, #112	; 0x70
 80077e0:	9300      	str	r3, [sp, #0]
 80077e2:	9804      	ldr	r0, [sp, #16]
 80077e4:	ab1d      	add	r3, sp, #116	; 0x74
 80077e6:	a91b      	add	r1, sp, #108	; 0x6c
 80077e8:	f001 fa92 	bl	8008d10 <__gethex>
 80077ec:	230f      	movs	r3, #15
 80077ee:	0002      	movs	r2, r0
 80077f0:	401a      	ands	r2, r3
 80077f2:	0004      	movs	r4, r0
 80077f4:	9205      	str	r2, [sp, #20]
 80077f6:	4218      	tst	r0, r3
 80077f8:	d005      	beq.n	8007806 <_strtod_l+0x76>
 80077fa:	2a06      	cmp	r2, #6
 80077fc:	d12d      	bne.n	800785a <_strtod_l+0xca>
 80077fe:	1c6b      	adds	r3, r5, #1
 8007800:	931b      	str	r3, [sp, #108]	; 0x6c
 8007802:	2300      	movs	r3, #0
 8007804:	930f      	str	r3, [sp, #60]	; 0x3c
 8007806:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007808:	2b00      	cmp	r3, #0
 800780a:	d002      	beq.n	8007812 <_strtod_l+0x82>
 800780c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800780e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007810:	6013      	str	r3, [r2, #0]
 8007812:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007814:	2b00      	cmp	r3, #0
 8007816:	d01b      	beq.n	8007850 <_strtod_l+0xc0>
 8007818:	2380      	movs	r3, #128	; 0x80
 800781a:	0032      	movs	r2, r6
 800781c:	061b      	lsls	r3, r3, #24
 800781e:	18fb      	adds	r3, r7, r3
 8007820:	0010      	movs	r0, r2
 8007822:	0019      	movs	r1, r3
 8007824:	b021      	add	sp, #132	; 0x84
 8007826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007828:	2a20      	cmp	r2, #32
 800782a:	d1c5      	bne.n	80077b8 <_strtod_l+0x28>
 800782c:	3101      	adds	r1, #1
 800782e:	e7b8      	b.n	80077a2 <_strtod_l+0x12>
 8007830:	2a2d      	cmp	r2, #45	; 0x2d
 8007832:	d1c1      	bne.n	80077b8 <_strtod_l+0x28>
 8007834:	3a2c      	subs	r2, #44	; 0x2c
 8007836:	920f      	str	r2, [sp, #60]	; 0x3c
 8007838:	1c4a      	adds	r2, r1, #1
 800783a:	921b      	str	r2, [sp, #108]	; 0x6c
 800783c:	784a      	ldrb	r2, [r1, #1]
 800783e:	2a00      	cmp	r2, #0
 8007840:	d1bc      	bne.n	80077bc <_strtod_l+0x2c>
 8007842:	9b07      	ldr	r3, [sp, #28]
 8007844:	931b      	str	r3, [sp, #108]	; 0x6c
 8007846:	2300      	movs	r3, #0
 8007848:	930f      	str	r3, [sp, #60]	; 0x3c
 800784a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1dd      	bne.n	800780c <_strtod_l+0x7c>
 8007850:	0032      	movs	r2, r6
 8007852:	003b      	movs	r3, r7
 8007854:	e7e4      	b.n	8007820 <_strtod_l+0x90>
 8007856:	2200      	movs	r2, #0
 8007858:	e7ed      	b.n	8007836 <_strtod_l+0xa6>
 800785a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800785c:	2a00      	cmp	r2, #0
 800785e:	d007      	beq.n	8007870 <_strtod_l+0xe0>
 8007860:	2135      	movs	r1, #53	; 0x35
 8007862:	a81e      	add	r0, sp, #120	; 0x78
 8007864:	f002 f97f 	bl	8009b66 <__copybits>
 8007868:	991c      	ldr	r1, [sp, #112]	; 0x70
 800786a:	9804      	ldr	r0, [sp, #16]
 800786c:	f001 fd7c 	bl	8009368 <_Bfree>
 8007870:	9805      	ldr	r0, [sp, #20]
 8007872:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007874:	3801      	subs	r0, #1
 8007876:	2804      	cmp	r0, #4
 8007878:	d806      	bhi.n	8007888 <_strtod_l+0xf8>
 800787a:	f7f8 fc4b 	bl	8000114 <__gnu_thumb1_case_uqi>
 800787e:	0312      	.short	0x0312
 8007880:	1e1c      	.short	0x1e1c
 8007882:	12          	.byte	0x12
 8007883:	00          	.byte	0x00
 8007884:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8007886:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8007888:	05e4      	lsls	r4, r4, #23
 800788a:	d502      	bpl.n	8007892 <_strtod_l+0x102>
 800788c:	2380      	movs	r3, #128	; 0x80
 800788e:	061b      	lsls	r3, r3, #24
 8007890:	431f      	orrs	r7, r3
 8007892:	4b6a      	ldr	r3, [pc, #424]	; (8007a3c <_strtod_l+0x2ac>)
 8007894:	423b      	tst	r3, r7
 8007896:	d1b6      	bne.n	8007806 <_strtod_l+0x76>
 8007898:	f001 f86a 	bl	8008970 <__errno>
 800789c:	2322      	movs	r3, #34	; 0x22
 800789e:	6003      	str	r3, [r0, #0]
 80078a0:	e7b1      	b.n	8007806 <_strtod_l+0x76>
 80078a2:	4967      	ldr	r1, [pc, #412]	; (8007a40 <_strtod_l+0x2b0>)
 80078a4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80078a6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80078a8:	400a      	ands	r2, r1
 80078aa:	4966      	ldr	r1, [pc, #408]	; (8007a44 <_strtod_l+0x2b4>)
 80078ac:	185b      	adds	r3, r3, r1
 80078ae:	051b      	lsls	r3, r3, #20
 80078b0:	431a      	orrs	r2, r3
 80078b2:	0017      	movs	r7, r2
 80078b4:	e7e8      	b.n	8007888 <_strtod_l+0xf8>
 80078b6:	4f61      	ldr	r7, [pc, #388]	; (8007a3c <_strtod_l+0x2ac>)
 80078b8:	e7e6      	b.n	8007888 <_strtod_l+0xf8>
 80078ba:	2601      	movs	r6, #1
 80078bc:	4f62      	ldr	r7, [pc, #392]	; (8007a48 <_strtod_l+0x2b8>)
 80078be:	4276      	negs	r6, r6
 80078c0:	e7e2      	b.n	8007888 <_strtod_l+0xf8>
 80078c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80078c4:	1c5a      	adds	r2, r3, #1
 80078c6:	921b      	str	r2, [sp, #108]	; 0x6c
 80078c8:	785b      	ldrb	r3, [r3, #1]
 80078ca:	2b30      	cmp	r3, #48	; 0x30
 80078cc:	d0f9      	beq.n	80078c2 <_strtod_l+0x132>
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d099      	beq.n	8007806 <_strtod_l+0x76>
 80078d2:	2301      	movs	r3, #1
 80078d4:	9309      	str	r3, [sp, #36]	; 0x24
 80078d6:	2500      	movs	r5, #0
 80078d8:	220a      	movs	r2, #10
 80078da:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80078dc:	950d      	str	r5, [sp, #52]	; 0x34
 80078de:	9310      	str	r3, [sp, #64]	; 0x40
 80078e0:	9508      	str	r5, [sp, #32]
 80078e2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80078e4:	7804      	ldrb	r4, [r0, #0]
 80078e6:	0023      	movs	r3, r4
 80078e8:	3b30      	subs	r3, #48	; 0x30
 80078ea:	b2d9      	uxtb	r1, r3
 80078ec:	2909      	cmp	r1, #9
 80078ee:	d927      	bls.n	8007940 <_strtod_l+0x1b0>
 80078f0:	2201      	movs	r2, #1
 80078f2:	4956      	ldr	r1, [pc, #344]	; (8007a4c <_strtod_l+0x2bc>)
 80078f4:	f000 ff98 	bl	8008828 <strncmp>
 80078f8:	2800      	cmp	r0, #0
 80078fa:	d031      	beq.n	8007960 <_strtod_l+0x1d0>
 80078fc:	2000      	movs	r0, #0
 80078fe:	0023      	movs	r3, r4
 8007900:	4684      	mov	ip, r0
 8007902:	9a08      	ldr	r2, [sp, #32]
 8007904:	900c      	str	r0, [sp, #48]	; 0x30
 8007906:	9205      	str	r2, [sp, #20]
 8007908:	2220      	movs	r2, #32
 800790a:	0019      	movs	r1, r3
 800790c:	4391      	bics	r1, r2
 800790e:	000a      	movs	r2, r1
 8007910:	2100      	movs	r1, #0
 8007912:	9106      	str	r1, [sp, #24]
 8007914:	2a45      	cmp	r2, #69	; 0x45
 8007916:	d000      	beq.n	800791a <_strtod_l+0x18a>
 8007918:	e0c2      	b.n	8007aa0 <_strtod_l+0x310>
 800791a:	9b05      	ldr	r3, [sp, #20]
 800791c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800791e:	4303      	orrs	r3, r0
 8007920:	4313      	orrs	r3, r2
 8007922:	428b      	cmp	r3, r1
 8007924:	d08d      	beq.n	8007842 <_strtod_l+0xb2>
 8007926:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007928:	9307      	str	r3, [sp, #28]
 800792a:	3301      	adds	r3, #1
 800792c:	931b      	str	r3, [sp, #108]	; 0x6c
 800792e:	9b07      	ldr	r3, [sp, #28]
 8007930:	785b      	ldrb	r3, [r3, #1]
 8007932:	2b2b      	cmp	r3, #43	; 0x2b
 8007934:	d071      	beq.n	8007a1a <_strtod_l+0x28a>
 8007936:	000c      	movs	r4, r1
 8007938:	2b2d      	cmp	r3, #45	; 0x2d
 800793a:	d174      	bne.n	8007a26 <_strtod_l+0x296>
 800793c:	2401      	movs	r4, #1
 800793e:	e06d      	b.n	8007a1c <_strtod_l+0x28c>
 8007940:	9908      	ldr	r1, [sp, #32]
 8007942:	2908      	cmp	r1, #8
 8007944:	dc09      	bgt.n	800795a <_strtod_l+0x1ca>
 8007946:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007948:	4351      	muls	r1, r2
 800794a:	185b      	adds	r3, r3, r1
 800794c:	930d      	str	r3, [sp, #52]	; 0x34
 800794e:	9b08      	ldr	r3, [sp, #32]
 8007950:	3001      	adds	r0, #1
 8007952:	3301      	adds	r3, #1
 8007954:	9308      	str	r3, [sp, #32]
 8007956:	901b      	str	r0, [sp, #108]	; 0x6c
 8007958:	e7c3      	b.n	80078e2 <_strtod_l+0x152>
 800795a:	4355      	muls	r5, r2
 800795c:	195d      	adds	r5, r3, r5
 800795e:	e7f6      	b.n	800794e <_strtod_l+0x1be>
 8007960:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007962:	1c5a      	adds	r2, r3, #1
 8007964:	921b      	str	r2, [sp, #108]	; 0x6c
 8007966:	9a08      	ldr	r2, [sp, #32]
 8007968:	785b      	ldrb	r3, [r3, #1]
 800796a:	2a00      	cmp	r2, #0
 800796c:	d03a      	beq.n	80079e4 <_strtod_l+0x254>
 800796e:	900c      	str	r0, [sp, #48]	; 0x30
 8007970:	9205      	str	r2, [sp, #20]
 8007972:	001a      	movs	r2, r3
 8007974:	3a30      	subs	r2, #48	; 0x30
 8007976:	2a09      	cmp	r2, #9
 8007978:	d912      	bls.n	80079a0 <_strtod_l+0x210>
 800797a:	2201      	movs	r2, #1
 800797c:	4694      	mov	ip, r2
 800797e:	e7c3      	b.n	8007908 <_strtod_l+0x178>
 8007980:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007982:	3001      	adds	r0, #1
 8007984:	1c5a      	adds	r2, r3, #1
 8007986:	921b      	str	r2, [sp, #108]	; 0x6c
 8007988:	785b      	ldrb	r3, [r3, #1]
 800798a:	2b30      	cmp	r3, #48	; 0x30
 800798c:	d0f8      	beq.n	8007980 <_strtod_l+0x1f0>
 800798e:	001a      	movs	r2, r3
 8007990:	3a31      	subs	r2, #49	; 0x31
 8007992:	2a08      	cmp	r2, #8
 8007994:	d83c      	bhi.n	8007a10 <_strtod_l+0x280>
 8007996:	900c      	str	r0, [sp, #48]	; 0x30
 8007998:	2000      	movs	r0, #0
 800799a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800799c:	9005      	str	r0, [sp, #20]
 800799e:	9210      	str	r2, [sp, #64]	; 0x40
 80079a0:	001a      	movs	r2, r3
 80079a2:	1c41      	adds	r1, r0, #1
 80079a4:	3a30      	subs	r2, #48	; 0x30
 80079a6:	2b30      	cmp	r3, #48	; 0x30
 80079a8:	d016      	beq.n	80079d8 <_strtod_l+0x248>
 80079aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079ac:	185b      	adds	r3, r3, r1
 80079ae:	930c      	str	r3, [sp, #48]	; 0x30
 80079b0:	9b05      	ldr	r3, [sp, #20]
 80079b2:	210a      	movs	r1, #10
 80079b4:	469c      	mov	ip, r3
 80079b6:	4484      	add	ip, r0
 80079b8:	4563      	cmp	r3, ip
 80079ba:	d115      	bne.n	80079e8 <_strtod_l+0x258>
 80079bc:	9905      	ldr	r1, [sp, #20]
 80079be:	9b05      	ldr	r3, [sp, #20]
 80079c0:	3101      	adds	r1, #1
 80079c2:	1809      	adds	r1, r1, r0
 80079c4:	181b      	adds	r3, r3, r0
 80079c6:	9105      	str	r1, [sp, #20]
 80079c8:	2b08      	cmp	r3, #8
 80079ca:	dc19      	bgt.n	8007a00 <_strtod_l+0x270>
 80079cc:	230a      	movs	r3, #10
 80079ce:	990d      	ldr	r1, [sp, #52]	; 0x34
 80079d0:	434b      	muls	r3, r1
 80079d2:	2100      	movs	r1, #0
 80079d4:	18d3      	adds	r3, r2, r3
 80079d6:	930d      	str	r3, [sp, #52]	; 0x34
 80079d8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80079da:	0008      	movs	r0, r1
 80079dc:	1c5a      	adds	r2, r3, #1
 80079de:	921b      	str	r2, [sp, #108]	; 0x6c
 80079e0:	785b      	ldrb	r3, [r3, #1]
 80079e2:	e7c6      	b.n	8007972 <_strtod_l+0x1e2>
 80079e4:	9808      	ldr	r0, [sp, #32]
 80079e6:	e7d0      	b.n	800798a <_strtod_l+0x1fa>
 80079e8:	1c5c      	adds	r4, r3, #1
 80079ea:	2b08      	cmp	r3, #8
 80079ec:	dc04      	bgt.n	80079f8 <_strtod_l+0x268>
 80079ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079f0:	434b      	muls	r3, r1
 80079f2:	930d      	str	r3, [sp, #52]	; 0x34
 80079f4:	0023      	movs	r3, r4
 80079f6:	e7df      	b.n	80079b8 <_strtod_l+0x228>
 80079f8:	2c10      	cmp	r4, #16
 80079fa:	dcfb      	bgt.n	80079f4 <_strtod_l+0x264>
 80079fc:	434d      	muls	r5, r1
 80079fe:	e7f9      	b.n	80079f4 <_strtod_l+0x264>
 8007a00:	9b05      	ldr	r3, [sp, #20]
 8007a02:	2100      	movs	r1, #0
 8007a04:	2b10      	cmp	r3, #16
 8007a06:	dce7      	bgt.n	80079d8 <_strtod_l+0x248>
 8007a08:	230a      	movs	r3, #10
 8007a0a:	435d      	muls	r5, r3
 8007a0c:	1955      	adds	r5, r2, r5
 8007a0e:	e7e3      	b.n	80079d8 <_strtod_l+0x248>
 8007a10:	2200      	movs	r2, #0
 8007a12:	920c      	str	r2, [sp, #48]	; 0x30
 8007a14:	9205      	str	r2, [sp, #20]
 8007a16:	3201      	adds	r2, #1
 8007a18:	e7b0      	b.n	800797c <_strtod_l+0x1ec>
 8007a1a:	2400      	movs	r4, #0
 8007a1c:	9b07      	ldr	r3, [sp, #28]
 8007a1e:	3302      	adds	r3, #2
 8007a20:	931b      	str	r3, [sp, #108]	; 0x6c
 8007a22:	9b07      	ldr	r3, [sp, #28]
 8007a24:	789b      	ldrb	r3, [r3, #2]
 8007a26:	001a      	movs	r2, r3
 8007a28:	3a30      	subs	r2, #48	; 0x30
 8007a2a:	2a09      	cmp	r2, #9
 8007a2c:	d914      	bls.n	8007a58 <_strtod_l+0x2c8>
 8007a2e:	9a07      	ldr	r2, [sp, #28]
 8007a30:	921b      	str	r2, [sp, #108]	; 0x6c
 8007a32:	2200      	movs	r2, #0
 8007a34:	e033      	b.n	8007a9e <_strtod_l+0x30e>
 8007a36:	46c0      	nop			; (mov r8, r8)
 8007a38:	0800f4a8 	.word	0x0800f4a8
 8007a3c:	7ff00000 	.word	0x7ff00000
 8007a40:	ffefffff 	.word	0xffefffff
 8007a44:	00000433 	.word	0x00000433
 8007a48:	7fffffff 	.word	0x7fffffff
 8007a4c:	0800f4a4 	.word	0x0800f4a4
 8007a50:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a52:	1c5a      	adds	r2, r3, #1
 8007a54:	921b      	str	r2, [sp, #108]	; 0x6c
 8007a56:	785b      	ldrb	r3, [r3, #1]
 8007a58:	2b30      	cmp	r3, #48	; 0x30
 8007a5a:	d0f9      	beq.n	8007a50 <_strtod_l+0x2c0>
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	9206      	str	r2, [sp, #24]
 8007a60:	001a      	movs	r2, r3
 8007a62:	3a31      	subs	r2, #49	; 0x31
 8007a64:	2a08      	cmp	r2, #8
 8007a66:	d81b      	bhi.n	8007aa0 <_strtod_l+0x310>
 8007a68:	3b30      	subs	r3, #48	; 0x30
 8007a6a:	930e      	str	r3, [sp, #56]	; 0x38
 8007a6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a6e:	9306      	str	r3, [sp, #24]
 8007a70:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a72:	1c59      	adds	r1, r3, #1
 8007a74:	911b      	str	r1, [sp, #108]	; 0x6c
 8007a76:	785b      	ldrb	r3, [r3, #1]
 8007a78:	001a      	movs	r2, r3
 8007a7a:	3a30      	subs	r2, #48	; 0x30
 8007a7c:	2a09      	cmp	r2, #9
 8007a7e:	d93a      	bls.n	8007af6 <_strtod_l+0x366>
 8007a80:	9a06      	ldr	r2, [sp, #24]
 8007a82:	1a8a      	subs	r2, r1, r2
 8007a84:	49b2      	ldr	r1, [pc, #712]	; (8007d50 <_strtod_l+0x5c0>)
 8007a86:	9106      	str	r1, [sp, #24]
 8007a88:	2a08      	cmp	r2, #8
 8007a8a:	dc04      	bgt.n	8007a96 <_strtod_l+0x306>
 8007a8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a8e:	9206      	str	r2, [sp, #24]
 8007a90:	428a      	cmp	r2, r1
 8007a92:	dd00      	ble.n	8007a96 <_strtod_l+0x306>
 8007a94:	9106      	str	r1, [sp, #24]
 8007a96:	2c00      	cmp	r4, #0
 8007a98:	d002      	beq.n	8007aa0 <_strtod_l+0x310>
 8007a9a:	9a06      	ldr	r2, [sp, #24]
 8007a9c:	4252      	negs	r2, r2
 8007a9e:	9206      	str	r2, [sp, #24]
 8007aa0:	9a05      	ldr	r2, [sp, #20]
 8007aa2:	2a00      	cmp	r2, #0
 8007aa4:	d14d      	bne.n	8007b42 <_strtod_l+0x3b2>
 8007aa6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007aa8:	4310      	orrs	r0, r2
 8007aaa:	d000      	beq.n	8007aae <_strtod_l+0x31e>
 8007aac:	e6ab      	b.n	8007806 <_strtod_l+0x76>
 8007aae:	4662      	mov	r2, ip
 8007ab0:	2a00      	cmp	r2, #0
 8007ab2:	d000      	beq.n	8007ab6 <_strtod_l+0x326>
 8007ab4:	e6c5      	b.n	8007842 <_strtod_l+0xb2>
 8007ab6:	2b69      	cmp	r3, #105	; 0x69
 8007ab8:	d027      	beq.n	8007b0a <_strtod_l+0x37a>
 8007aba:	dc23      	bgt.n	8007b04 <_strtod_l+0x374>
 8007abc:	2b49      	cmp	r3, #73	; 0x49
 8007abe:	d024      	beq.n	8007b0a <_strtod_l+0x37a>
 8007ac0:	2b4e      	cmp	r3, #78	; 0x4e
 8007ac2:	d000      	beq.n	8007ac6 <_strtod_l+0x336>
 8007ac4:	e6bd      	b.n	8007842 <_strtod_l+0xb2>
 8007ac6:	49a3      	ldr	r1, [pc, #652]	; (8007d54 <_strtod_l+0x5c4>)
 8007ac8:	a81b      	add	r0, sp, #108	; 0x6c
 8007aca:	f001 fb57 	bl	800917c <__match>
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	d100      	bne.n	8007ad4 <_strtod_l+0x344>
 8007ad2:	e6b6      	b.n	8007842 <_strtod_l+0xb2>
 8007ad4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	2b28      	cmp	r3, #40	; 0x28
 8007ada:	d12c      	bne.n	8007b36 <_strtod_l+0x3a6>
 8007adc:	499e      	ldr	r1, [pc, #632]	; (8007d58 <_strtod_l+0x5c8>)
 8007ade:	aa1e      	add	r2, sp, #120	; 0x78
 8007ae0:	a81b      	add	r0, sp, #108	; 0x6c
 8007ae2:	f001 fb5f 	bl	80091a4 <__hexnan>
 8007ae6:	2805      	cmp	r0, #5
 8007ae8:	d125      	bne.n	8007b36 <_strtod_l+0x3a6>
 8007aea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007aec:	4a9b      	ldr	r2, [pc, #620]	; (8007d5c <_strtod_l+0x5cc>)
 8007aee:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8007af0:	431a      	orrs	r2, r3
 8007af2:	0017      	movs	r7, r2
 8007af4:	e687      	b.n	8007806 <_strtod_l+0x76>
 8007af6:	220a      	movs	r2, #10
 8007af8:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007afa:	434a      	muls	r2, r1
 8007afc:	18d2      	adds	r2, r2, r3
 8007afe:	3a30      	subs	r2, #48	; 0x30
 8007b00:	920e      	str	r2, [sp, #56]	; 0x38
 8007b02:	e7b5      	b.n	8007a70 <_strtod_l+0x2e0>
 8007b04:	2b6e      	cmp	r3, #110	; 0x6e
 8007b06:	d0de      	beq.n	8007ac6 <_strtod_l+0x336>
 8007b08:	e69b      	b.n	8007842 <_strtod_l+0xb2>
 8007b0a:	4995      	ldr	r1, [pc, #596]	; (8007d60 <_strtod_l+0x5d0>)
 8007b0c:	a81b      	add	r0, sp, #108	; 0x6c
 8007b0e:	f001 fb35 	bl	800917c <__match>
 8007b12:	2800      	cmp	r0, #0
 8007b14:	d100      	bne.n	8007b18 <_strtod_l+0x388>
 8007b16:	e694      	b.n	8007842 <_strtod_l+0xb2>
 8007b18:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b1a:	4992      	ldr	r1, [pc, #584]	; (8007d64 <_strtod_l+0x5d4>)
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	a81b      	add	r0, sp, #108	; 0x6c
 8007b20:	931b      	str	r3, [sp, #108]	; 0x6c
 8007b22:	f001 fb2b 	bl	800917c <__match>
 8007b26:	2800      	cmp	r0, #0
 8007b28:	d102      	bne.n	8007b30 <_strtod_l+0x3a0>
 8007b2a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007b30:	2600      	movs	r6, #0
 8007b32:	4f8a      	ldr	r7, [pc, #552]	; (8007d5c <_strtod_l+0x5cc>)
 8007b34:	e667      	b.n	8007806 <_strtod_l+0x76>
 8007b36:	488c      	ldr	r0, [pc, #560]	; (8007d68 <_strtod_l+0x5d8>)
 8007b38:	f000 ff5c 	bl	80089f4 <nan>
 8007b3c:	0006      	movs	r6, r0
 8007b3e:	000f      	movs	r7, r1
 8007b40:	e661      	b.n	8007806 <_strtod_l+0x76>
 8007b42:	9b06      	ldr	r3, [sp, #24]
 8007b44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b46:	1a9b      	subs	r3, r3, r2
 8007b48:	9309      	str	r3, [sp, #36]	; 0x24
 8007b4a:	9b08      	ldr	r3, [sp, #32]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d101      	bne.n	8007b54 <_strtod_l+0x3c4>
 8007b50:	9b05      	ldr	r3, [sp, #20]
 8007b52:	9308      	str	r3, [sp, #32]
 8007b54:	9c05      	ldr	r4, [sp, #20]
 8007b56:	2c10      	cmp	r4, #16
 8007b58:	dd00      	ble.n	8007b5c <_strtod_l+0x3cc>
 8007b5a:	2410      	movs	r4, #16
 8007b5c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007b5e:	f7fa fc4d 	bl	80023fc <__aeabi_ui2d>
 8007b62:	9b05      	ldr	r3, [sp, #20]
 8007b64:	0006      	movs	r6, r0
 8007b66:	000f      	movs	r7, r1
 8007b68:	2b09      	cmp	r3, #9
 8007b6a:	dd15      	ble.n	8007b98 <_strtod_l+0x408>
 8007b6c:	0022      	movs	r2, r4
 8007b6e:	4b7f      	ldr	r3, [pc, #508]	; (8007d6c <_strtod_l+0x5dc>)
 8007b70:	3a09      	subs	r2, #9
 8007b72:	00d2      	lsls	r2, r2, #3
 8007b74:	189b      	adds	r3, r3, r2
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	f7f9 fd77 	bl	800166c <__aeabi_dmul>
 8007b7e:	0006      	movs	r6, r0
 8007b80:	0028      	movs	r0, r5
 8007b82:	000f      	movs	r7, r1
 8007b84:	f7fa fc3a 	bl	80023fc <__aeabi_ui2d>
 8007b88:	0002      	movs	r2, r0
 8007b8a:	000b      	movs	r3, r1
 8007b8c:	0030      	movs	r0, r6
 8007b8e:	0039      	movs	r1, r7
 8007b90:	f7f8 fe12 	bl	80007b8 <__aeabi_dadd>
 8007b94:	0006      	movs	r6, r0
 8007b96:	000f      	movs	r7, r1
 8007b98:	9b05      	ldr	r3, [sp, #20]
 8007b9a:	2b0f      	cmp	r3, #15
 8007b9c:	dc39      	bgt.n	8007c12 <_strtod_l+0x482>
 8007b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d100      	bne.n	8007ba6 <_strtod_l+0x416>
 8007ba4:	e62f      	b.n	8007806 <_strtod_l+0x76>
 8007ba6:	dd24      	ble.n	8007bf2 <_strtod_l+0x462>
 8007ba8:	2b16      	cmp	r3, #22
 8007baa:	dc09      	bgt.n	8007bc0 <_strtod_l+0x430>
 8007bac:	496f      	ldr	r1, [pc, #444]	; (8007d6c <_strtod_l+0x5dc>)
 8007bae:	00db      	lsls	r3, r3, #3
 8007bb0:	18c9      	adds	r1, r1, r3
 8007bb2:	0032      	movs	r2, r6
 8007bb4:	6808      	ldr	r0, [r1, #0]
 8007bb6:	6849      	ldr	r1, [r1, #4]
 8007bb8:	003b      	movs	r3, r7
 8007bba:	f7f9 fd57 	bl	800166c <__aeabi_dmul>
 8007bbe:	e7bd      	b.n	8007b3c <_strtod_l+0x3ac>
 8007bc0:	2325      	movs	r3, #37	; 0x25
 8007bc2:	9a05      	ldr	r2, [sp, #20]
 8007bc4:	1a9b      	subs	r3, r3, r2
 8007bc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	db22      	blt.n	8007c12 <_strtod_l+0x482>
 8007bcc:	240f      	movs	r4, #15
 8007bce:	9b05      	ldr	r3, [sp, #20]
 8007bd0:	4d66      	ldr	r5, [pc, #408]	; (8007d6c <_strtod_l+0x5dc>)
 8007bd2:	1ae4      	subs	r4, r4, r3
 8007bd4:	00e1      	lsls	r1, r4, #3
 8007bd6:	1869      	adds	r1, r5, r1
 8007bd8:	0032      	movs	r2, r6
 8007bda:	6808      	ldr	r0, [r1, #0]
 8007bdc:	6849      	ldr	r1, [r1, #4]
 8007bde:	003b      	movs	r3, r7
 8007be0:	f7f9 fd44 	bl	800166c <__aeabi_dmul>
 8007be4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007be6:	1b1c      	subs	r4, r3, r4
 8007be8:	00e4      	lsls	r4, r4, #3
 8007bea:	192d      	adds	r5, r5, r4
 8007bec:	682a      	ldr	r2, [r5, #0]
 8007bee:	686b      	ldr	r3, [r5, #4]
 8007bf0:	e7e3      	b.n	8007bba <_strtod_l+0x42a>
 8007bf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bf4:	3316      	adds	r3, #22
 8007bf6:	db0c      	blt.n	8007c12 <_strtod_l+0x482>
 8007bf8:	9906      	ldr	r1, [sp, #24]
 8007bfa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007bfc:	4b5b      	ldr	r3, [pc, #364]	; (8007d6c <_strtod_l+0x5dc>)
 8007bfe:	1a52      	subs	r2, r2, r1
 8007c00:	00d2      	lsls	r2, r2, #3
 8007c02:	189b      	adds	r3, r3, r2
 8007c04:	0030      	movs	r0, r6
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	0039      	movs	r1, r7
 8007c0c:	f7f9 f934 	bl	8000e78 <__aeabi_ddiv>
 8007c10:	e794      	b.n	8007b3c <_strtod_l+0x3ac>
 8007c12:	9b05      	ldr	r3, [sp, #20]
 8007c14:	1b1c      	subs	r4, r3, r4
 8007c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c18:	18e4      	adds	r4, r4, r3
 8007c1a:	2c00      	cmp	r4, #0
 8007c1c:	dd72      	ble.n	8007d04 <_strtod_l+0x574>
 8007c1e:	220f      	movs	r2, #15
 8007c20:	0023      	movs	r3, r4
 8007c22:	4013      	ands	r3, r2
 8007c24:	4214      	tst	r4, r2
 8007c26:	d00a      	beq.n	8007c3e <_strtod_l+0x4ae>
 8007c28:	4950      	ldr	r1, [pc, #320]	; (8007d6c <_strtod_l+0x5dc>)
 8007c2a:	00db      	lsls	r3, r3, #3
 8007c2c:	18c9      	adds	r1, r1, r3
 8007c2e:	0032      	movs	r2, r6
 8007c30:	6808      	ldr	r0, [r1, #0]
 8007c32:	6849      	ldr	r1, [r1, #4]
 8007c34:	003b      	movs	r3, r7
 8007c36:	f7f9 fd19 	bl	800166c <__aeabi_dmul>
 8007c3a:	0006      	movs	r6, r0
 8007c3c:	000f      	movs	r7, r1
 8007c3e:	230f      	movs	r3, #15
 8007c40:	439c      	bics	r4, r3
 8007c42:	d04a      	beq.n	8007cda <_strtod_l+0x54a>
 8007c44:	3326      	adds	r3, #38	; 0x26
 8007c46:	33ff      	adds	r3, #255	; 0xff
 8007c48:	429c      	cmp	r4, r3
 8007c4a:	dd22      	ble.n	8007c92 <_strtod_l+0x502>
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	9305      	str	r3, [sp, #20]
 8007c50:	9306      	str	r3, [sp, #24]
 8007c52:	930d      	str	r3, [sp, #52]	; 0x34
 8007c54:	9308      	str	r3, [sp, #32]
 8007c56:	2322      	movs	r3, #34	; 0x22
 8007c58:	2600      	movs	r6, #0
 8007c5a:	9a04      	ldr	r2, [sp, #16]
 8007c5c:	4f3f      	ldr	r7, [pc, #252]	; (8007d5c <_strtod_l+0x5cc>)
 8007c5e:	6013      	str	r3, [r2, #0]
 8007c60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c62:	42b3      	cmp	r3, r6
 8007c64:	d100      	bne.n	8007c68 <_strtod_l+0x4d8>
 8007c66:	e5ce      	b.n	8007806 <_strtod_l+0x76>
 8007c68:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007c6a:	9804      	ldr	r0, [sp, #16]
 8007c6c:	f001 fb7c 	bl	8009368 <_Bfree>
 8007c70:	9908      	ldr	r1, [sp, #32]
 8007c72:	9804      	ldr	r0, [sp, #16]
 8007c74:	f001 fb78 	bl	8009368 <_Bfree>
 8007c78:	9906      	ldr	r1, [sp, #24]
 8007c7a:	9804      	ldr	r0, [sp, #16]
 8007c7c:	f001 fb74 	bl	8009368 <_Bfree>
 8007c80:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007c82:	9804      	ldr	r0, [sp, #16]
 8007c84:	f001 fb70 	bl	8009368 <_Bfree>
 8007c88:	9905      	ldr	r1, [sp, #20]
 8007c8a:	9804      	ldr	r0, [sp, #16]
 8007c8c:	f001 fb6c 	bl	8009368 <_Bfree>
 8007c90:	e5b9      	b.n	8007806 <_strtod_l+0x76>
 8007c92:	2300      	movs	r3, #0
 8007c94:	0030      	movs	r0, r6
 8007c96:	0039      	movs	r1, r7
 8007c98:	4d35      	ldr	r5, [pc, #212]	; (8007d70 <_strtod_l+0x5e0>)
 8007c9a:	1124      	asrs	r4, r4, #4
 8007c9c:	9307      	str	r3, [sp, #28]
 8007c9e:	2c01      	cmp	r4, #1
 8007ca0:	dc1e      	bgt.n	8007ce0 <_strtod_l+0x550>
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d001      	beq.n	8007caa <_strtod_l+0x51a>
 8007ca6:	0006      	movs	r6, r0
 8007ca8:	000f      	movs	r7, r1
 8007caa:	4b32      	ldr	r3, [pc, #200]	; (8007d74 <_strtod_l+0x5e4>)
 8007cac:	9a07      	ldr	r2, [sp, #28]
 8007cae:	18ff      	adds	r7, r7, r3
 8007cb0:	4b2f      	ldr	r3, [pc, #188]	; (8007d70 <_strtod_l+0x5e0>)
 8007cb2:	00d2      	lsls	r2, r2, #3
 8007cb4:	189d      	adds	r5, r3, r2
 8007cb6:	6828      	ldr	r0, [r5, #0]
 8007cb8:	6869      	ldr	r1, [r5, #4]
 8007cba:	0032      	movs	r2, r6
 8007cbc:	003b      	movs	r3, r7
 8007cbe:	f7f9 fcd5 	bl	800166c <__aeabi_dmul>
 8007cc2:	4b26      	ldr	r3, [pc, #152]	; (8007d5c <_strtod_l+0x5cc>)
 8007cc4:	4a2c      	ldr	r2, [pc, #176]	; (8007d78 <_strtod_l+0x5e8>)
 8007cc6:	0006      	movs	r6, r0
 8007cc8:	400b      	ands	r3, r1
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d8be      	bhi.n	8007c4c <_strtod_l+0x4bc>
 8007cce:	4a2b      	ldr	r2, [pc, #172]	; (8007d7c <_strtod_l+0x5ec>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d913      	bls.n	8007cfc <_strtod_l+0x56c>
 8007cd4:	2601      	movs	r6, #1
 8007cd6:	4f2a      	ldr	r7, [pc, #168]	; (8007d80 <_strtod_l+0x5f0>)
 8007cd8:	4276      	negs	r6, r6
 8007cda:	2300      	movs	r3, #0
 8007cdc:	9307      	str	r3, [sp, #28]
 8007cde:	e088      	b.n	8007df2 <_strtod_l+0x662>
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	4214      	tst	r4, r2
 8007ce4:	d004      	beq.n	8007cf0 <_strtod_l+0x560>
 8007ce6:	682a      	ldr	r2, [r5, #0]
 8007ce8:	686b      	ldr	r3, [r5, #4]
 8007cea:	f7f9 fcbf 	bl	800166c <__aeabi_dmul>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	9a07      	ldr	r2, [sp, #28]
 8007cf2:	1064      	asrs	r4, r4, #1
 8007cf4:	3201      	adds	r2, #1
 8007cf6:	9207      	str	r2, [sp, #28]
 8007cf8:	3508      	adds	r5, #8
 8007cfa:	e7d0      	b.n	8007c9e <_strtod_l+0x50e>
 8007cfc:	23d4      	movs	r3, #212	; 0xd4
 8007cfe:	049b      	lsls	r3, r3, #18
 8007d00:	18cf      	adds	r7, r1, r3
 8007d02:	e7ea      	b.n	8007cda <_strtod_l+0x54a>
 8007d04:	2c00      	cmp	r4, #0
 8007d06:	d0e8      	beq.n	8007cda <_strtod_l+0x54a>
 8007d08:	4264      	negs	r4, r4
 8007d0a:	230f      	movs	r3, #15
 8007d0c:	0022      	movs	r2, r4
 8007d0e:	401a      	ands	r2, r3
 8007d10:	421c      	tst	r4, r3
 8007d12:	d00a      	beq.n	8007d2a <_strtod_l+0x59a>
 8007d14:	4b15      	ldr	r3, [pc, #84]	; (8007d6c <_strtod_l+0x5dc>)
 8007d16:	00d2      	lsls	r2, r2, #3
 8007d18:	189b      	adds	r3, r3, r2
 8007d1a:	0030      	movs	r0, r6
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	0039      	movs	r1, r7
 8007d22:	f7f9 f8a9 	bl	8000e78 <__aeabi_ddiv>
 8007d26:	0006      	movs	r6, r0
 8007d28:	000f      	movs	r7, r1
 8007d2a:	1124      	asrs	r4, r4, #4
 8007d2c:	d0d5      	beq.n	8007cda <_strtod_l+0x54a>
 8007d2e:	2c1f      	cmp	r4, #31
 8007d30:	dd28      	ble.n	8007d84 <_strtod_l+0x5f4>
 8007d32:	2300      	movs	r3, #0
 8007d34:	9305      	str	r3, [sp, #20]
 8007d36:	9306      	str	r3, [sp, #24]
 8007d38:	930d      	str	r3, [sp, #52]	; 0x34
 8007d3a:	9308      	str	r3, [sp, #32]
 8007d3c:	2322      	movs	r3, #34	; 0x22
 8007d3e:	9a04      	ldr	r2, [sp, #16]
 8007d40:	2600      	movs	r6, #0
 8007d42:	6013      	str	r3, [r2, #0]
 8007d44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d46:	2700      	movs	r7, #0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d18d      	bne.n	8007c68 <_strtod_l+0x4d8>
 8007d4c:	e55b      	b.n	8007806 <_strtod_l+0x76>
 8007d4e:	46c0      	nop			; (mov r8, r8)
 8007d50:	00004e1f 	.word	0x00004e1f
 8007d54:	0800f7d9 	.word	0x0800f7d9
 8007d58:	0800f4bc 	.word	0x0800f4bc
 8007d5c:	7ff00000 	.word	0x7ff00000
 8007d60:	0800f7d1 	.word	0x0800f7d1
 8007d64:	0800f887 	.word	0x0800f887
 8007d68:	0800f883 	.word	0x0800f883
 8007d6c:	0800f6f8 	.word	0x0800f6f8
 8007d70:	0800f6d0 	.word	0x0800f6d0
 8007d74:	fcb00000 	.word	0xfcb00000
 8007d78:	7ca00000 	.word	0x7ca00000
 8007d7c:	7c900000 	.word	0x7c900000
 8007d80:	7fefffff 	.word	0x7fefffff
 8007d84:	2310      	movs	r3, #16
 8007d86:	0022      	movs	r2, r4
 8007d88:	401a      	ands	r2, r3
 8007d8a:	9207      	str	r2, [sp, #28]
 8007d8c:	421c      	tst	r4, r3
 8007d8e:	d001      	beq.n	8007d94 <_strtod_l+0x604>
 8007d90:	335a      	adds	r3, #90	; 0x5a
 8007d92:	9307      	str	r3, [sp, #28]
 8007d94:	0030      	movs	r0, r6
 8007d96:	0039      	movs	r1, r7
 8007d98:	2300      	movs	r3, #0
 8007d9a:	4dc4      	ldr	r5, [pc, #784]	; (80080ac <_strtod_l+0x91c>)
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	4214      	tst	r4, r2
 8007da0:	d004      	beq.n	8007dac <_strtod_l+0x61c>
 8007da2:	682a      	ldr	r2, [r5, #0]
 8007da4:	686b      	ldr	r3, [r5, #4]
 8007da6:	f7f9 fc61 	bl	800166c <__aeabi_dmul>
 8007daa:	2301      	movs	r3, #1
 8007dac:	1064      	asrs	r4, r4, #1
 8007dae:	3508      	adds	r5, #8
 8007db0:	2c00      	cmp	r4, #0
 8007db2:	d1f3      	bne.n	8007d9c <_strtod_l+0x60c>
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d001      	beq.n	8007dbc <_strtod_l+0x62c>
 8007db8:	0006      	movs	r6, r0
 8007dba:	000f      	movs	r7, r1
 8007dbc:	9b07      	ldr	r3, [sp, #28]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d00f      	beq.n	8007de2 <_strtod_l+0x652>
 8007dc2:	236b      	movs	r3, #107	; 0x6b
 8007dc4:	007a      	lsls	r2, r7, #1
 8007dc6:	0d52      	lsrs	r2, r2, #21
 8007dc8:	0039      	movs	r1, r7
 8007dca:	1a9b      	subs	r3, r3, r2
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	dd08      	ble.n	8007de2 <_strtod_l+0x652>
 8007dd0:	2b1f      	cmp	r3, #31
 8007dd2:	dc00      	bgt.n	8007dd6 <_strtod_l+0x646>
 8007dd4:	e121      	b.n	800801a <_strtod_l+0x88a>
 8007dd6:	2600      	movs	r6, #0
 8007dd8:	2b34      	cmp	r3, #52	; 0x34
 8007dda:	dc00      	bgt.n	8007dde <_strtod_l+0x64e>
 8007ddc:	e116      	b.n	800800c <_strtod_l+0x87c>
 8007dde:	27dc      	movs	r7, #220	; 0xdc
 8007de0:	04bf      	lsls	r7, r7, #18
 8007de2:	2200      	movs	r2, #0
 8007de4:	2300      	movs	r3, #0
 8007de6:	0030      	movs	r0, r6
 8007de8:	0039      	movs	r1, r7
 8007dea:	f7f8 fb2d 	bl	8000448 <__aeabi_dcmpeq>
 8007dee:	2800      	cmp	r0, #0
 8007df0:	d19f      	bne.n	8007d32 <_strtod_l+0x5a2>
 8007df2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007df4:	9a08      	ldr	r2, [sp, #32]
 8007df6:	9300      	str	r3, [sp, #0]
 8007df8:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007dfa:	9b05      	ldr	r3, [sp, #20]
 8007dfc:	9804      	ldr	r0, [sp, #16]
 8007dfe:	f001 fb01 	bl	8009404 <__s2b>
 8007e02:	900d      	str	r0, [sp, #52]	; 0x34
 8007e04:	2800      	cmp	r0, #0
 8007e06:	d100      	bne.n	8007e0a <_strtod_l+0x67a>
 8007e08:	e720      	b.n	8007c4c <_strtod_l+0x4bc>
 8007e0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e0c:	9906      	ldr	r1, [sp, #24]
 8007e0e:	17da      	asrs	r2, r3, #31
 8007e10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e12:	1a5b      	subs	r3, r3, r1
 8007e14:	401a      	ands	r2, r3
 8007e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e18:	9215      	str	r2, [sp, #84]	; 0x54
 8007e1a:	43db      	mvns	r3, r3
 8007e1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e1e:	17db      	asrs	r3, r3, #31
 8007e20:	401a      	ands	r2, r3
 8007e22:	2300      	movs	r3, #0
 8007e24:	9218      	str	r2, [sp, #96]	; 0x60
 8007e26:	9305      	str	r3, [sp, #20]
 8007e28:	9306      	str	r3, [sp, #24]
 8007e2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e2c:	9804      	ldr	r0, [sp, #16]
 8007e2e:	6859      	ldr	r1, [r3, #4]
 8007e30:	f001 fa72 	bl	8009318 <_Balloc>
 8007e34:	9008      	str	r0, [sp, #32]
 8007e36:	2800      	cmp	r0, #0
 8007e38:	d100      	bne.n	8007e3c <_strtod_l+0x6ac>
 8007e3a:	e70c      	b.n	8007c56 <_strtod_l+0x4c6>
 8007e3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e3e:	300c      	adds	r0, #12
 8007e40:	0019      	movs	r1, r3
 8007e42:	691a      	ldr	r2, [r3, #16]
 8007e44:	310c      	adds	r1, #12
 8007e46:	3202      	adds	r2, #2
 8007e48:	0092      	lsls	r2, r2, #2
 8007e4a:	f000 fdca 	bl	80089e2 <memcpy>
 8007e4e:	ab1e      	add	r3, sp, #120	; 0x78
 8007e50:	9301      	str	r3, [sp, #4]
 8007e52:	ab1d      	add	r3, sp, #116	; 0x74
 8007e54:	9300      	str	r3, [sp, #0]
 8007e56:	0032      	movs	r2, r6
 8007e58:	003b      	movs	r3, r7
 8007e5a:	9804      	ldr	r0, [sp, #16]
 8007e5c:	9610      	str	r6, [sp, #64]	; 0x40
 8007e5e:	9711      	str	r7, [sp, #68]	; 0x44
 8007e60:	f001 fdf8 	bl	8009a54 <__d2b>
 8007e64:	901c      	str	r0, [sp, #112]	; 0x70
 8007e66:	2800      	cmp	r0, #0
 8007e68:	d100      	bne.n	8007e6c <_strtod_l+0x6dc>
 8007e6a:	e6f4      	b.n	8007c56 <_strtod_l+0x4c6>
 8007e6c:	2101      	movs	r1, #1
 8007e6e:	9804      	ldr	r0, [sp, #16]
 8007e70:	f001 fb5c 	bl	800952c <__i2b>
 8007e74:	9006      	str	r0, [sp, #24]
 8007e76:	2800      	cmp	r0, #0
 8007e78:	d100      	bne.n	8007e7c <_strtod_l+0x6ec>
 8007e7a:	e6ec      	b.n	8007c56 <_strtod_l+0x4c6>
 8007e7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007e7e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007e80:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007e82:	1ad4      	subs	r4, r2, r3
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	db01      	blt.n	8007e8c <_strtod_l+0x6fc>
 8007e88:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8007e8a:	195d      	adds	r5, r3, r5
 8007e8c:	9907      	ldr	r1, [sp, #28]
 8007e8e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007e90:	1a5b      	subs	r3, r3, r1
 8007e92:	2136      	movs	r1, #54	; 0x36
 8007e94:	189b      	adds	r3, r3, r2
 8007e96:	1a8a      	subs	r2, r1, r2
 8007e98:	4985      	ldr	r1, [pc, #532]	; (80080b0 <_strtod_l+0x920>)
 8007e9a:	2001      	movs	r0, #1
 8007e9c:	468c      	mov	ip, r1
 8007e9e:	2100      	movs	r1, #0
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	9114      	str	r1, [sp, #80]	; 0x50
 8007ea4:	9012      	str	r0, [sp, #72]	; 0x48
 8007ea6:	4563      	cmp	r3, ip
 8007ea8:	da07      	bge.n	8007eba <_strtod_l+0x72a>
 8007eaa:	4661      	mov	r1, ip
 8007eac:	1ac9      	subs	r1, r1, r3
 8007eae:	1a52      	subs	r2, r2, r1
 8007eb0:	291f      	cmp	r1, #31
 8007eb2:	dd00      	ble.n	8007eb6 <_strtod_l+0x726>
 8007eb4:	e0b6      	b.n	8008024 <_strtod_l+0x894>
 8007eb6:	4088      	lsls	r0, r1
 8007eb8:	9012      	str	r0, [sp, #72]	; 0x48
 8007eba:	18ab      	adds	r3, r5, r2
 8007ebc:	930c      	str	r3, [sp, #48]	; 0x30
 8007ebe:	18a4      	adds	r4, r4, r2
 8007ec0:	9b07      	ldr	r3, [sp, #28]
 8007ec2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ec4:	191c      	adds	r4, r3, r4
 8007ec6:	002b      	movs	r3, r5
 8007ec8:	4295      	cmp	r5, r2
 8007eca:	dd00      	ble.n	8007ece <_strtod_l+0x73e>
 8007ecc:	0013      	movs	r3, r2
 8007ece:	42a3      	cmp	r3, r4
 8007ed0:	dd00      	ble.n	8007ed4 <_strtod_l+0x744>
 8007ed2:	0023      	movs	r3, r4
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	dd04      	ble.n	8007ee2 <_strtod_l+0x752>
 8007ed8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007eda:	1ae4      	subs	r4, r4, r3
 8007edc:	1ad2      	subs	r2, r2, r3
 8007ede:	920c      	str	r2, [sp, #48]	; 0x30
 8007ee0:	1aed      	subs	r5, r5, r3
 8007ee2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	dd17      	ble.n	8007f18 <_strtod_l+0x788>
 8007ee8:	001a      	movs	r2, r3
 8007eea:	9906      	ldr	r1, [sp, #24]
 8007eec:	9804      	ldr	r0, [sp, #16]
 8007eee:	f001 fbe5 	bl	80096bc <__pow5mult>
 8007ef2:	9006      	str	r0, [sp, #24]
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	d100      	bne.n	8007efa <_strtod_l+0x76a>
 8007ef8:	e6ad      	b.n	8007c56 <_strtod_l+0x4c6>
 8007efa:	0001      	movs	r1, r0
 8007efc:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007efe:	9804      	ldr	r0, [sp, #16]
 8007f00:	f001 fb2c 	bl	800955c <__multiply>
 8007f04:	900e      	str	r0, [sp, #56]	; 0x38
 8007f06:	2800      	cmp	r0, #0
 8007f08:	d100      	bne.n	8007f0c <_strtod_l+0x77c>
 8007f0a:	e6a4      	b.n	8007c56 <_strtod_l+0x4c6>
 8007f0c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007f0e:	9804      	ldr	r0, [sp, #16]
 8007f10:	f001 fa2a 	bl	8009368 <_Bfree>
 8007f14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f16:	931c      	str	r3, [sp, #112]	; 0x70
 8007f18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	dd00      	ble.n	8007f20 <_strtod_l+0x790>
 8007f1e:	e087      	b.n	8008030 <_strtod_l+0x8a0>
 8007f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	dd08      	ble.n	8007f38 <_strtod_l+0x7a8>
 8007f26:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007f28:	9908      	ldr	r1, [sp, #32]
 8007f2a:	9804      	ldr	r0, [sp, #16]
 8007f2c:	f001 fbc6 	bl	80096bc <__pow5mult>
 8007f30:	9008      	str	r0, [sp, #32]
 8007f32:	2800      	cmp	r0, #0
 8007f34:	d100      	bne.n	8007f38 <_strtod_l+0x7a8>
 8007f36:	e68e      	b.n	8007c56 <_strtod_l+0x4c6>
 8007f38:	2c00      	cmp	r4, #0
 8007f3a:	dd08      	ble.n	8007f4e <_strtod_l+0x7be>
 8007f3c:	0022      	movs	r2, r4
 8007f3e:	9908      	ldr	r1, [sp, #32]
 8007f40:	9804      	ldr	r0, [sp, #16]
 8007f42:	f001 fbfd 	bl	8009740 <__lshift>
 8007f46:	9008      	str	r0, [sp, #32]
 8007f48:	2800      	cmp	r0, #0
 8007f4a:	d100      	bne.n	8007f4e <_strtod_l+0x7be>
 8007f4c:	e683      	b.n	8007c56 <_strtod_l+0x4c6>
 8007f4e:	2d00      	cmp	r5, #0
 8007f50:	dd08      	ble.n	8007f64 <_strtod_l+0x7d4>
 8007f52:	002a      	movs	r2, r5
 8007f54:	9906      	ldr	r1, [sp, #24]
 8007f56:	9804      	ldr	r0, [sp, #16]
 8007f58:	f001 fbf2 	bl	8009740 <__lshift>
 8007f5c:	9006      	str	r0, [sp, #24]
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	d100      	bne.n	8007f64 <_strtod_l+0x7d4>
 8007f62:	e678      	b.n	8007c56 <_strtod_l+0x4c6>
 8007f64:	9a08      	ldr	r2, [sp, #32]
 8007f66:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007f68:	9804      	ldr	r0, [sp, #16]
 8007f6a:	f001 fc73 	bl	8009854 <__mdiff>
 8007f6e:	9005      	str	r0, [sp, #20]
 8007f70:	2800      	cmp	r0, #0
 8007f72:	d100      	bne.n	8007f76 <_strtod_l+0x7e6>
 8007f74:	e66f      	b.n	8007c56 <_strtod_l+0x4c6>
 8007f76:	2200      	movs	r2, #0
 8007f78:	68c3      	ldr	r3, [r0, #12]
 8007f7a:	9906      	ldr	r1, [sp, #24]
 8007f7c:	60c2      	str	r2, [r0, #12]
 8007f7e:	930c      	str	r3, [sp, #48]	; 0x30
 8007f80:	f001 fc4c 	bl	800981c <__mcmp>
 8007f84:	2800      	cmp	r0, #0
 8007f86:	da5d      	bge.n	8008044 <_strtod_l+0x8b4>
 8007f88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f8a:	4333      	orrs	r3, r6
 8007f8c:	d000      	beq.n	8007f90 <_strtod_l+0x800>
 8007f8e:	e088      	b.n	80080a2 <_strtod_l+0x912>
 8007f90:	033b      	lsls	r3, r7, #12
 8007f92:	d000      	beq.n	8007f96 <_strtod_l+0x806>
 8007f94:	e085      	b.n	80080a2 <_strtod_l+0x912>
 8007f96:	22d6      	movs	r2, #214	; 0xd6
 8007f98:	4b46      	ldr	r3, [pc, #280]	; (80080b4 <_strtod_l+0x924>)
 8007f9a:	04d2      	lsls	r2, r2, #19
 8007f9c:	403b      	ands	r3, r7
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d97f      	bls.n	80080a2 <_strtod_l+0x912>
 8007fa2:	9b05      	ldr	r3, [sp, #20]
 8007fa4:	695b      	ldr	r3, [r3, #20]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d103      	bne.n	8007fb2 <_strtod_l+0x822>
 8007faa:	9b05      	ldr	r3, [sp, #20]
 8007fac:	691b      	ldr	r3, [r3, #16]
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	dd77      	ble.n	80080a2 <_strtod_l+0x912>
 8007fb2:	9905      	ldr	r1, [sp, #20]
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	9804      	ldr	r0, [sp, #16]
 8007fb8:	f001 fbc2 	bl	8009740 <__lshift>
 8007fbc:	9906      	ldr	r1, [sp, #24]
 8007fbe:	9005      	str	r0, [sp, #20]
 8007fc0:	f001 fc2c 	bl	800981c <__mcmp>
 8007fc4:	2800      	cmp	r0, #0
 8007fc6:	dd6c      	ble.n	80080a2 <_strtod_l+0x912>
 8007fc8:	9907      	ldr	r1, [sp, #28]
 8007fca:	003b      	movs	r3, r7
 8007fcc:	4a39      	ldr	r2, [pc, #228]	; (80080b4 <_strtod_l+0x924>)
 8007fce:	2900      	cmp	r1, #0
 8007fd0:	d100      	bne.n	8007fd4 <_strtod_l+0x844>
 8007fd2:	e094      	b.n	80080fe <_strtod_l+0x96e>
 8007fd4:	0011      	movs	r1, r2
 8007fd6:	20d6      	movs	r0, #214	; 0xd6
 8007fd8:	4039      	ands	r1, r7
 8007fda:	04c0      	lsls	r0, r0, #19
 8007fdc:	4281      	cmp	r1, r0
 8007fde:	dd00      	ble.n	8007fe2 <_strtod_l+0x852>
 8007fe0:	e08d      	b.n	80080fe <_strtod_l+0x96e>
 8007fe2:	23dc      	movs	r3, #220	; 0xdc
 8007fe4:	049b      	lsls	r3, r3, #18
 8007fe6:	4299      	cmp	r1, r3
 8007fe8:	dc00      	bgt.n	8007fec <_strtod_l+0x85c>
 8007fea:	e6a7      	b.n	8007d3c <_strtod_l+0x5ac>
 8007fec:	0030      	movs	r0, r6
 8007fee:	0039      	movs	r1, r7
 8007ff0:	4b31      	ldr	r3, [pc, #196]	; (80080b8 <_strtod_l+0x928>)
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	f7f9 fb3a 	bl	800166c <__aeabi_dmul>
 8007ff8:	4b2e      	ldr	r3, [pc, #184]	; (80080b4 <_strtod_l+0x924>)
 8007ffa:	0006      	movs	r6, r0
 8007ffc:	000f      	movs	r7, r1
 8007ffe:	420b      	tst	r3, r1
 8008000:	d000      	beq.n	8008004 <_strtod_l+0x874>
 8008002:	e631      	b.n	8007c68 <_strtod_l+0x4d8>
 8008004:	2322      	movs	r3, #34	; 0x22
 8008006:	9a04      	ldr	r2, [sp, #16]
 8008008:	6013      	str	r3, [r2, #0]
 800800a:	e62d      	b.n	8007c68 <_strtod_l+0x4d8>
 800800c:	234b      	movs	r3, #75	; 0x4b
 800800e:	1a9a      	subs	r2, r3, r2
 8008010:	3b4c      	subs	r3, #76	; 0x4c
 8008012:	4093      	lsls	r3, r2
 8008014:	4019      	ands	r1, r3
 8008016:	000f      	movs	r7, r1
 8008018:	e6e3      	b.n	8007de2 <_strtod_l+0x652>
 800801a:	2201      	movs	r2, #1
 800801c:	4252      	negs	r2, r2
 800801e:	409a      	lsls	r2, r3
 8008020:	4016      	ands	r6, r2
 8008022:	e6de      	b.n	8007de2 <_strtod_l+0x652>
 8008024:	4925      	ldr	r1, [pc, #148]	; (80080bc <_strtod_l+0x92c>)
 8008026:	1acb      	subs	r3, r1, r3
 8008028:	0001      	movs	r1, r0
 800802a:	4099      	lsls	r1, r3
 800802c:	9114      	str	r1, [sp, #80]	; 0x50
 800802e:	e743      	b.n	8007eb8 <_strtod_l+0x728>
 8008030:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008032:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008034:	9804      	ldr	r0, [sp, #16]
 8008036:	f001 fb83 	bl	8009740 <__lshift>
 800803a:	901c      	str	r0, [sp, #112]	; 0x70
 800803c:	2800      	cmp	r0, #0
 800803e:	d000      	beq.n	8008042 <_strtod_l+0x8b2>
 8008040:	e76e      	b.n	8007f20 <_strtod_l+0x790>
 8008042:	e608      	b.n	8007c56 <_strtod_l+0x4c6>
 8008044:	970e      	str	r7, [sp, #56]	; 0x38
 8008046:	2800      	cmp	r0, #0
 8008048:	d177      	bne.n	800813a <_strtod_l+0x9aa>
 800804a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800804c:	033b      	lsls	r3, r7, #12
 800804e:	0b1b      	lsrs	r3, r3, #12
 8008050:	2a00      	cmp	r2, #0
 8008052:	d039      	beq.n	80080c8 <_strtod_l+0x938>
 8008054:	4a1a      	ldr	r2, [pc, #104]	; (80080c0 <_strtod_l+0x930>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d139      	bne.n	80080ce <_strtod_l+0x93e>
 800805a:	2101      	movs	r1, #1
 800805c:	9b07      	ldr	r3, [sp, #28]
 800805e:	4249      	negs	r1, r1
 8008060:	0032      	movs	r2, r6
 8008062:	0008      	movs	r0, r1
 8008064:	2b00      	cmp	r3, #0
 8008066:	d00b      	beq.n	8008080 <_strtod_l+0x8f0>
 8008068:	24d4      	movs	r4, #212	; 0xd4
 800806a:	4b12      	ldr	r3, [pc, #72]	; (80080b4 <_strtod_l+0x924>)
 800806c:	0008      	movs	r0, r1
 800806e:	403b      	ands	r3, r7
 8008070:	04e4      	lsls	r4, r4, #19
 8008072:	42a3      	cmp	r3, r4
 8008074:	d804      	bhi.n	8008080 <_strtod_l+0x8f0>
 8008076:	306c      	adds	r0, #108	; 0x6c
 8008078:	0d1b      	lsrs	r3, r3, #20
 800807a:	1ac3      	subs	r3, r0, r3
 800807c:	4099      	lsls	r1, r3
 800807e:	0008      	movs	r0, r1
 8008080:	4282      	cmp	r2, r0
 8008082:	d124      	bne.n	80080ce <_strtod_l+0x93e>
 8008084:	4b0f      	ldr	r3, [pc, #60]	; (80080c4 <_strtod_l+0x934>)
 8008086:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008088:	4299      	cmp	r1, r3
 800808a:	d102      	bne.n	8008092 <_strtod_l+0x902>
 800808c:	3201      	adds	r2, #1
 800808e:	d100      	bne.n	8008092 <_strtod_l+0x902>
 8008090:	e5e1      	b.n	8007c56 <_strtod_l+0x4c6>
 8008092:	4b08      	ldr	r3, [pc, #32]	; (80080b4 <_strtod_l+0x924>)
 8008094:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008096:	2600      	movs	r6, #0
 8008098:	401a      	ands	r2, r3
 800809a:	0013      	movs	r3, r2
 800809c:	2280      	movs	r2, #128	; 0x80
 800809e:	0352      	lsls	r2, r2, #13
 80080a0:	189f      	adds	r7, r3, r2
 80080a2:	9b07      	ldr	r3, [sp, #28]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d1a1      	bne.n	8007fec <_strtod_l+0x85c>
 80080a8:	e5de      	b.n	8007c68 <_strtod_l+0x4d8>
 80080aa:	46c0      	nop			; (mov r8, r8)
 80080ac:	0800f4d0 	.word	0x0800f4d0
 80080b0:	fffffc02 	.word	0xfffffc02
 80080b4:	7ff00000 	.word	0x7ff00000
 80080b8:	39500000 	.word	0x39500000
 80080bc:	fffffbe2 	.word	0xfffffbe2
 80080c0:	000fffff 	.word	0x000fffff
 80080c4:	7fefffff 	.word	0x7fefffff
 80080c8:	4333      	orrs	r3, r6
 80080ca:	d100      	bne.n	80080ce <_strtod_l+0x93e>
 80080cc:	e77c      	b.n	8007fc8 <_strtod_l+0x838>
 80080ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d01d      	beq.n	8008110 <_strtod_l+0x980>
 80080d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080d6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80080d8:	4213      	tst	r3, r2
 80080da:	d0e2      	beq.n	80080a2 <_strtod_l+0x912>
 80080dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080de:	0030      	movs	r0, r6
 80080e0:	0039      	movs	r1, r7
 80080e2:	9a07      	ldr	r2, [sp, #28]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d017      	beq.n	8008118 <_strtod_l+0x988>
 80080e8:	f7ff fb3a 	bl	8007760 <sulp>
 80080ec:	0002      	movs	r2, r0
 80080ee:	000b      	movs	r3, r1
 80080f0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80080f2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80080f4:	f7f8 fb60 	bl	80007b8 <__aeabi_dadd>
 80080f8:	0006      	movs	r6, r0
 80080fa:	000f      	movs	r7, r1
 80080fc:	e7d1      	b.n	80080a2 <_strtod_l+0x912>
 80080fe:	2601      	movs	r6, #1
 8008100:	4013      	ands	r3, r2
 8008102:	4a98      	ldr	r2, [pc, #608]	; (8008364 <_strtod_l+0xbd4>)
 8008104:	4276      	negs	r6, r6
 8008106:	189b      	adds	r3, r3, r2
 8008108:	4a97      	ldr	r2, [pc, #604]	; (8008368 <_strtod_l+0xbd8>)
 800810a:	431a      	orrs	r2, r3
 800810c:	0017      	movs	r7, r2
 800810e:	e7c8      	b.n	80080a2 <_strtod_l+0x912>
 8008110:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008112:	4233      	tst	r3, r6
 8008114:	d0c5      	beq.n	80080a2 <_strtod_l+0x912>
 8008116:	e7e1      	b.n	80080dc <_strtod_l+0x94c>
 8008118:	f7ff fb22 	bl	8007760 <sulp>
 800811c:	0002      	movs	r2, r0
 800811e:	000b      	movs	r3, r1
 8008120:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008122:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008124:	f7f9 fd64 	bl	8001bf0 <__aeabi_dsub>
 8008128:	2200      	movs	r2, #0
 800812a:	2300      	movs	r3, #0
 800812c:	0006      	movs	r6, r0
 800812e:	000f      	movs	r7, r1
 8008130:	f7f8 f98a 	bl	8000448 <__aeabi_dcmpeq>
 8008134:	2800      	cmp	r0, #0
 8008136:	d0b4      	beq.n	80080a2 <_strtod_l+0x912>
 8008138:	e600      	b.n	8007d3c <_strtod_l+0x5ac>
 800813a:	9906      	ldr	r1, [sp, #24]
 800813c:	9805      	ldr	r0, [sp, #20]
 800813e:	f001 fce9 	bl	8009b14 <__ratio>
 8008142:	2380      	movs	r3, #128	; 0x80
 8008144:	2200      	movs	r2, #0
 8008146:	05db      	lsls	r3, r3, #23
 8008148:	0004      	movs	r4, r0
 800814a:	000d      	movs	r5, r1
 800814c:	f7f8 f98c 	bl	8000468 <__aeabi_dcmple>
 8008150:	2800      	cmp	r0, #0
 8008152:	d06d      	beq.n	8008230 <_strtod_l+0xaa0>
 8008154:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008156:	2b00      	cmp	r3, #0
 8008158:	d000      	beq.n	800815c <_strtod_l+0x9cc>
 800815a:	e07e      	b.n	800825a <_strtod_l+0xaca>
 800815c:	2e00      	cmp	r6, #0
 800815e:	d158      	bne.n	8008212 <_strtod_l+0xa82>
 8008160:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008162:	031b      	lsls	r3, r3, #12
 8008164:	d000      	beq.n	8008168 <_strtod_l+0x9d8>
 8008166:	e07f      	b.n	8008268 <_strtod_l+0xad8>
 8008168:	2200      	movs	r2, #0
 800816a:	0020      	movs	r0, r4
 800816c:	0029      	movs	r1, r5
 800816e:	4b7f      	ldr	r3, [pc, #508]	; (800836c <_strtod_l+0xbdc>)
 8008170:	f7f8 f970 	bl	8000454 <__aeabi_dcmplt>
 8008174:	2800      	cmp	r0, #0
 8008176:	d158      	bne.n	800822a <_strtod_l+0xa9a>
 8008178:	0020      	movs	r0, r4
 800817a:	0029      	movs	r1, r5
 800817c:	2200      	movs	r2, #0
 800817e:	4b7c      	ldr	r3, [pc, #496]	; (8008370 <_strtod_l+0xbe0>)
 8008180:	f7f9 fa74 	bl	800166c <__aeabi_dmul>
 8008184:	0004      	movs	r4, r0
 8008186:	000d      	movs	r5, r1
 8008188:	2380      	movs	r3, #128	; 0x80
 800818a:	061b      	lsls	r3, r3, #24
 800818c:	940a      	str	r4, [sp, #40]	; 0x28
 800818e:	18eb      	adds	r3, r5, r3
 8008190:	930b      	str	r3, [sp, #44]	; 0x2c
 8008192:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008194:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008196:	9212      	str	r2, [sp, #72]	; 0x48
 8008198:	9313      	str	r3, [sp, #76]	; 0x4c
 800819a:	4a76      	ldr	r2, [pc, #472]	; (8008374 <_strtod_l+0xbe4>)
 800819c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800819e:	4013      	ands	r3, r2
 80081a0:	9314      	str	r3, [sp, #80]	; 0x50
 80081a2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80081a4:	4b74      	ldr	r3, [pc, #464]	; (8008378 <_strtod_l+0xbe8>)
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d000      	beq.n	80081ac <_strtod_l+0xa1c>
 80081aa:	e091      	b.n	80082d0 <_strtod_l+0xb40>
 80081ac:	4a73      	ldr	r2, [pc, #460]	; (800837c <_strtod_l+0xbec>)
 80081ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081b0:	4694      	mov	ip, r2
 80081b2:	4463      	add	r3, ip
 80081b4:	001f      	movs	r7, r3
 80081b6:	0030      	movs	r0, r6
 80081b8:	0019      	movs	r1, r3
 80081ba:	f001 fbe3 	bl	8009984 <__ulp>
 80081be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081c2:	f7f9 fa53 	bl	800166c <__aeabi_dmul>
 80081c6:	0032      	movs	r2, r6
 80081c8:	003b      	movs	r3, r7
 80081ca:	f7f8 faf5 	bl	80007b8 <__aeabi_dadd>
 80081ce:	4a69      	ldr	r2, [pc, #420]	; (8008374 <_strtod_l+0xbe4>)
 80081d0:	4b6b      	ldr	r3, [pc, #428]	; (8008380 <_strtod_l+0xbf0>)
 80081d2:	0006      	movs	r6, r0
 80081d4:	400a      	ands	r2, r1
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d949      	bls.n	800826e <_strtod_l+0xade>
 80081da:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80081dc:	4b69      	ldr	r3, [pc, #420]	; (8008384 <_strtod_l+0xbf4>)
 80081de:	429a      	cmp	r2, r3
 80081e0:	d103      	bne.n	80081ea <_strtod_l+0xa5a>
 80081e2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80081e4:	3301      	adds	r3, #1
 80081e6:	d100      	bne.n	80081ea <_strtod_l+0xa5a>
 80081e8:	e535      	b.n	8007c56 <_strtod_l+0x4c6>
 80081ea:	2601      	movs	r6, #1
 80081ec:	4f65      	ldr	r7, [pc, #404]	; (8008384 <_strtod_l+0xbf4>)
 80081ee:	4276      	negs	r6, r6
 80081f0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80081f2:	9804      	ldr	r0, [sp, #16]
 80081f4:	f001 f8b8 	bl	8009368 <_Bfree>
 80081f8:	9908      	ldr	r1, [sp, #32]
 80081fa:	9804      	ldr	r0, [sp, #16]
 80081fc:	f001 f8b4 	bl	8009368 <_Bfree>
 8008200:	9906      	ldr	r1, [sp, #24]
 8008202:	9804      	ldr	r0, [sp, #16]
 8008204:	f001 f8b0 	bl	8009368 <_Bfree>
 8008208:	9905      	ldr	r1, [sp, #20]
 800820a:	9804      	ldr	r0, [sp, #16]
 800820c:	f001 f8ac 	bl	8009368 <_Bfree>
 8008210:	e60b      	b.n	8007e2a <_strtod_l+0x69a>
 8008212:	2e01      	cmp	r6, #1
 8008214:	d103      	bne.n	800821e <_strtod_l+0xa8e>
 8008216:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008218:	2b00      	cmp	r3, #0
 800821a:	d100      	bne.n	800821e <_strtod_l+0xa8e>
 800821c:	e58e      	b.n	8007d3c <_strtod_l+0x5ac>
 800821e:	2300      	movs	r3, #0
 8008220:	4c59      	ldr	r4, [pc, #356]	; (8008388 <_strtod_l+0xbf8>)
 8008222:	930a      	str	r3, [sp, #40]	; 0x28
 8008224:	940b      	str	r4, [sp, #44]	; 0x2c
 8008226:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008228:	e01c      	b.n	8008264 <_strtod_l+0xad4>
 800822a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800822c:	4d50      	ldr	r5, [pc, #320]	; (8008370 <_strtod_l+0xbe0>)
 800822e:	e7ab      	b.n	8008188 <_strtod_l+0x9f8>
 8008230:	2200      	movs	r2, #0
 8008232:	0020      	movs	r0, r4
 8008234:	0029      	movs	r1, r5
 8008236:	4b4e      	ldr	r3, [pc, #312]	; (8008370 <_strtod_l+0xbe0>)
 8008238:	f7f9 fa18 	bl	800166c <__aeabi_dmul>
 800823c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800823e:	0004      	movs	r4, r0
 8008240:	000b      	movs	r3, r1
 8008242:	000d      	movs	r5, r1
 8008244:	2a00      	cmp	r2, #0
 8008246:	d104      	bne.n	8008252 <_strtod_l+0xac2>
 8008248:	2280      	movs	r2, #128	; 0x80
 800824a:	0612      	lsls	r2, r2, #24
 800824c:	900a      	str	r0, [sp, #40]	; 0x28
 800824e:	188b      	adds	r3, r1, r2
 8008250:	e79e      	b.n	8008190 <_strtod_l+0xa00>
 8008252:	0002      	movs	r2, r0
 8008254:	920a      	str	r2, [sp, #40]	; 0x28
 8008256:	930b      	str	r3, [sp, #44]	; 0x2c
 8008258:	e79b      	b.n	8008192 <_strtod_l+0xa02>
 800825a:	2300      	movs	r3, #0
 800825c:	4c43      	ldr	r4, [pc, #268]	; (800836c <_strtod_l+0xbdc>)
 800825e:	930a      	str	r3, [sp, #40]	; 0x28
 8008260:	940b      	str	r4, [sp, #44]	; 0x2c
 8008262:	2400      	movs	r4, #0
 8008264:	4d41      	ldr	r5, [pc, #260]	; (800836c <_strtod_l+0xbdc>)
 8008266:	e794      	b.n	8008192 <_strtod_l+0xa02>
 8008268:	2300      	movs	r3, #0
 800826a:	4c47      	ldr	r4, [pc, #284]	; (8008388 <_strtod_l+0xbf8>)
 800826c:	e7f7      	b.n	800825e <_strtod_l+0xace>
 800826e:	23d4      	movs	r3, #212	; 0xd4
 8008270:	049b      	lsls	r3, r3, #18
 8008272:	18cf      	adds	r7, r1, r3
 8008274:	9b07      	ldr	r3, [sp, #28]
 8008276:	970e      	str	r7, [sp, #56]	; 0x38
 8008278:	2b00      	cmp	r3, #0
 800827a:	d1b9      	bne.n	80081f0 <_strtod_l+0xa60>
 800827c:	4b3d      	ldr	r3, [pc, #244]	; (8008374 <_strtod_l+0xbe4>)
 800827e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008280:	403b      	ands	r3, r7
 8008282:	429a      	cmp	r2, r3
 8008284:	d1b4      	bne.n	80081f0 <_strtod_l+0xa60>
 8008286:	0020      	movs	r0, r4
 8008288:	0029      	movs	r1, r5
 800828a:	f7f8 f977 	bl	800057c <__aeabi_d2lz>
 800828e:	f7f8 f9b1 	bl	80005f4 <__aeabi_l2d>
 8008292:	0002      	movs	r2, r0
 8008294:	000b      	movs	r3, r1
 8008296:	0020      	movs	r0, r4
 8008298:	0029      	movs	r1, r5
 800829a:	f7f9 fca9 	bl	8001bf0 <__aeabi_dsub>
 800829e:	033b      	lsls	r3, r7, #12
 80082a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082a2:	0b1b      	lsrs	r3, r3, #12
 80082a4:	4333      	orrs	r3, r6
 80082a6:	4313      	orrs	r3, r2
 80082a8:	0004      	movs	r4, r0
 80082aa:	000d      	movs	r5, r1
 80082ac:	4a37      	ldr	r2, [pc, #220]	; (800838c <_strtod_l+0xbfc>)
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d054      	beq.n	800835c <_strtod_l+0xbcc>
 80082b2:	4b37      	ldr	r3, [pc, #220]	; (8008390 <_strtod_l+0xc00>)
 80082b4:	f7f8 f8ce 	bl	8000454 <__aeabi_dcmplt>
 80082b8:	2800      	cmp	r0, #0
 80082ba:	d000      	beq.n	80082be <_strtod_l+0xb2e>
 80082bc:	e4d4      	b.n	8007c68 <_strtod_l+0x4d8>
 80082be:	0020      	movs	r0, r4
 80082c0:	0029      	movs	r1, r5
 80082c2:	4a34      	ldr	r2, [pc, #208]	; (8008394 <_strtod_l+0xc04>)
 80082c4:	4b2a      	ldr	r3, [pc, #168]	; (8008370 <_strtod_l+0xbe0>)
 80082c6:	f7f8 f8d9 	bl	800047c <__aeabi_dcmpgt>
 80082ca:	2800      	cmp	r0, #0
 80082cc:	d090      	beq.n	80081f0 <_strtod_l+0xa60>
 80082ce:	e4cb      	b.n	8007c68 <_strtod_l+0x4d8>
 80082d0:	9b07      	ldr	r3, [sp, #28]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d02b      	beq.n	800832e <_strtod_l+0xb9e>
 80082d6:	23d4      	movs	r3, #212	; 0xd4
 80082d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80082da:	04db      	lsls	r3, r3, #19
 80082dc:	429a      	cmp	r2, r3
 80082de:	d826      	bhi.n	800832e <_strtod_l+0xb9e>
 80082e0:	0020      	movs	r0, r4
 80082e2:	0029      	movs	r1, r5
 80082e4:	4a2c      	ldr	r2, [pc, #176]	; (8008398 <_strtod_l+0xc08>)
 80082e6:	4b2d      	ldr	r3, [pc, #180]	; (800839c <_strtod_l+0xc0c>)
 80082e8:	f7f8 f8be 	bl	8000468 <__aeabi_dcmple>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	d017      	beq.n	8008320 <_strtod_l+0xb90>
 80082f0:	0020      	movs	r0, r4
 80082f2:	0029      	movs	r1, r5
 80082f4:	f7f8 f924 	bl	8000540 <__aeabi_d2uiz>
 80082f8:	2800      	cmp	r0, #0
 80082fa:	d100      	bne.n	80082fe <_strtod_l+0xb6e>
 80082fc:	3001      	adds	r0, #1
 80082fe:	f7fa f87d 	bl	80023fc <__aeabi_ui2d>
 8008302:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008304:	0004      	movs	r4, r0
 8008306:	000b      	movs	r3, r1
 8008308:	000d      	movs	r5, r1
 800830a:	2a00      	cmp	r2, #0
 800830c:	d122      	bne.n	8008354 <_strtod_l+0xbc4>
 800830e:	2280      	movs	r2, #128	; 0x80
 8008310:	0612      	lsls	r2, r2, #24
 8008312:	188b      	adds	r3, r1, r2
 8008314:	9016      	str	r0, [sp, #88]	; 0x58
 8008316:	9317      	str	r3, [sp, #92]	; 0x5c
 8008318:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800831a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800831c:	9212      	str	r2, [sp, #72]	; 0x48
 800831e:	9313      	str	r3, [sp, #76]	; 0x4c
 8008320:	22d6      	movs	r2, #214	; 0xd6
 8008322:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008324:	04d2      	lsls	r2, r2, #19
 8008326:	189b      	adds	r3, r3, r2
 8008328:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800832a:	1a9b      	subs	r3, r3, r2
 800832c:	9313      	str	r3, [sp, #76]	; 0x4c
 800832e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008330:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008332:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8008334:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8008336:	f001 fb25 	bl	8009984 <__ulp>
 800833a:	0002      	movs	r2, r0
 800833c:	000b      	movs	r3, r1
 800833e:	0030      	movs	r0, r6
 8008340:	0039      	movs	r1, r7
 8008342:	f7f9 f993 	bl	800166c <__aeabi_dmul>
 8008346:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008348:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800834a:	f7f8 fa35 	bl	80007b8 <__aeabi_dadd>
 800834e:	0006      	movs	r6, r0
 8008350:	000f      	movs	r7, r1
 8008352:	e78f      	b.n	8008274 <_strtod_l+0xae4>
 8008354:	0002      	movs	r2, r0
 8008356:	9216      	str	r2, [sp, #88]	; 0x58
 8008358:	9317      	str	r3, [sp, #92]	; 0x5c
 800835a:	e7dd      	b.n	8008318 <_strtod_l+0xb88>
 800835c:	4b10      	ldr	r3, [pc, #64]	; (80083a0 <_strtod_l+0xc10>)
 800835e:	f7f8 f879 	bl	8000454 <__aeabi_dcmplt>
 8008362:	e7b2      	b.n	80082ca <_strtod_l+0xb3a>
 8008364:	fff00000 	.word	0xfff00000
 8008368:	000fffff 	.word	0x000fffff
 800836c:	3ff00000 	.word	0x3ff00000
 8008370:	3fe00000 	.word	0x3fe00000
 8008374:	7ff00000 	.word	0x7ff00000
 8008378:	7fe00000 	.word	0x7fe00000
 800837c:	fcb00000 	.word	0xfcb00000
 8008380:	7c9fffff 	.word	0x7c9fffff
 8008384:	7fefffff 	.word	0x7fefffff
 8008388:	bff00000 	.word	0xbff00000
 800838c:	94a03595 	.word	0x94a03595
 8008390:	3fdfffff 	.word	0x3fdfffff
 8008394:	35afe535 	.word	0x35afe535
 8008398:	ffc00000 	.word	0xffc00000
 800839c:	41dfffff 	.word	0x41dfffff
 80083a0:	3fcfffff 	.word	0x3fcfffff

080083a4 <_strtod_r>:
 80083a4:	b510      	push	{r4, lr}
 80083a6:	4b02      	ldr	r3, [pc, #8]	; (80083b0 <_strtod_r+0xc>)
 80083a8:	f7ff f9f2 	bl	8007790 <_strtod_l>
 80083ac:	bd10      	pop	{r4, pc}
 80083ae:	46c0      	nop			; (mov r8, r8)
 80083b0:	20000438 	.word	0x20000438

080083b4 <strtod>:
 80083b4:	b510      	push	{r4, lr}
 80083b6:	4c04      	ldr	r4, [pc, #16]	; (80083c8 <strtod+0x14>)
 80083b8:	000a      	movs	r2, r1
 80083ba:	0001      	movs	r1, r0
 80083bc:	4b03      	ldr	r3, [pc, #12]	; (80083cc <strtod+0x18>)
 80083be:	6820      	ldr	r0, [r4, #0]
 80083c0:	f7ff f9e6 	bl	8007790 <_strtod_l>
 80083c4:	bd10      	pop	{r4, pc}
 80083c6:	46c0      	nop			; (mov r8, r8)
 80083c8:	200006c8 	.word	0x200006c8
 80083cc:	20000438 	.word	0x20000438

080083d0 <_strtol_l.constprop.0>:
 80083d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083d2:	b087      	sub	sp, #28
 80083d4:	001e      	movs	r6, r3
 80083d6:	9005      	str	r0, [sp, #20]
 80083d8:	9101      	str	r1, [sp, #4]
 80083da:	9202      	str	r2, [sp, #8]
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d048      	beq.n	8008472 <_strtol_l.constprop.0+0xa2>
 80083e0:	000b      	movs	r3, r1
 80083e2:	2e24      	cmp	r6, #36	; 0x24
 80083e4:	d845      	bhi.n	8008472 <_strtol_l.constprop.0+0xa2>
 80083e6:	4a3b      	ldr	r2, [pc, #236]	; (80084d4 <_strtol_l.constprop.0+0x104>)
 80083e8:	2108      	movs	r1, #8
 80083ea:	4694      	mov	ip, r2
 80083ec:	001a      	movs	r2, r3
 80083ee:	4660      	mov	r0, ip
 80083f0:	7814      	ldrb	r4, [r2, #0]
 80083f2:	3301      	adds	r3, #1
 80083f4:	5d00      	ldrb	r0, [r0, r4]
 80083f6:	001d      	movs	r5, r3
 80083f8:	0007      	movs	r7, r0
 80083fa:	400f      	ands	r7, r1
 80083fc:	4208      	tst	r0, r1
 80083fe:	d1f5      	bne.n	80083ec <_strtol_l.constprop.0+0x1c>
 8008400:	2c2d      	cmp	r4, #45	; 0x2d
 8008402:	d13d      	bne.n	8008480 <_strtol_l.constprop.0+0xb0>
 8008404:	2701      	movs	r7, #1
 8008406:	781c      	ldrb	r4, [r3, #0]
 8008408:	1c95      	adds	r5, r2, #2
 800840a:	2e00      	cmp	r6, #0
 800840c:	d05e      	beq.n	80084cc <_strtol_l.constprop.0+0xfc>
 800840e:	2e10      	cmp	r6, #16
 8008410:	d109      	bne.n	8008426 <_strtol_l.constprop.0+0x56>
 8008412:	2c30      	cmp	r4, #48	; 0x30
 8008414:	d107      	bne.n	8008426 <_strtol_l.constprop.0+0x56>
 8008416:	2220      	movs	r2, #32
 8008418:	782b      	ldrb	r3, [r5, #0]
 800841a:	4393      	bics	r3, r2
 800841c:	2b58      	cmp	r3, #88	; 0x58
 800841e:	d150      	bne.n	80084c2 <_strtol_l.constprop.0+0xf2>
 8008420:	2610      	movs	r6, #16
 8008422:	786c      	ldrb	r4, [r5, #1]
 8008424:	3502      	adds	r5, #2
 8008426:	4b2c      	ldr	r3, [pc, #176]	; (80084d8 <_strtol_l.constprop.0+0x108>)
 8008428:	0031      	movs	r1, r6
 800842a:	18fb      	adds	r3, r7, r3
 800842c:	0018      	movs	r0, r3
 800842e:	9303      	str	r3, [sp, #12]
 8008430:	f7f7 ff0a 	bl	8000248 <__aeabi_uidivmod>
 8008434:	2200      	movs	r2, #0
 8008436:	9104      	str	r1, [sp, #16]
 8008438:	2101      	movs	r1, #1
 800843a:	4684      	mov	ip, r0
 800843c:	0010      	movs	r0, r2
 800843e:	4249      	negs	r1, r1
 8008440:	0023      	movs	r3, r4
 8008442:	3b30      	subs	r3, #48	; 0x30
 8008444:	2b09      	cmp	r3, #9
 8008446:	d903      	bls.n	8008450 <_strtol_l.constprop.0+0x80>
 8008448:	3b11      	subs	r3, #17
 800844a:	2b19      	cmp	r3, #25
 800844c:	d81d      	bhi.n	800848a <_strtol_l.constprop.0+0xba>
 800844e:	330a      	adds	r3, #10
 8008450:	429e      	cmp	r6, r3
 8008452:	dd1e      	ble.n	8008492 <_strtol_l.constprop.0+0xc2>
 8008454:	1c54      	adds	r4, r2, #1
 8008456:	d009      	beq.n	800846c <_strtol_l.constprop.0+0x9c>
 8008458:	000a      	movs	r2, r1
 800845a:	4584      	cmp	ip, r0
 800845c:	d306      	bcc.n	800846c <_strtol_l.constprop.0+0x9c>
 800845e:	d102      	bne.n	8008466 <_strtol_l.constprop.0+0x96>
 8008460:	9c04      	ldr	r4, [sp, #16]
 8008462:	429c      	cmp	r4, r3
 8008464:	db02      	blt.n	800846c <_strtol_l.constprop.0+0x9c>
 8008466:	2201      	movs	r2, #1
 8008468:	4370      	muls	r0, r6
 800846a:	1818      	adds	r0, r3, r0
 800846c:	782c      	ldrb	r4, [r5, #0]
 800846e:	3501      	adds	r5, #1
 8008470:	e7e6      	b.n	8008440 <_strtol_l.constprop.0+0x70>
 8008472:	f000 fa7d 	bl	8008970 <__errno>
 8008476:	2316      	movs	r3, #22
 8008478:	6003      	str	r3, [r0, #0]
 800847a:	2000      	movs	r0, #0
 800847c:	b007      	add	sp, #28
 800847e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008480:	2c2b      	cmp	r4, #43	; 0x2b
 8008482:	d1c2      	bne.n	800840a <_strtol_l.constprop.0+0x3a>
 8008484:	781c      	ldrb	r4, [r3, #0]
 8008486:	1c95      	adds	r5, r2, #2
 8008488:	e7bf      	b.n	800840a <_strtol_l.constprop.0+0x3a>
 800848a:	0023      	movs	r3, r4
 800848c:	3b61      	subs	r3, #97	; 0x61
 800848e:	2b19      	cmp	r3, #25
 8008490:	d9dd      	bls.n	800844e <_strtol_l.constprop.0+0x7e>
 8008492:	1c53      	adds	r3, r2, #1
 8008494:	d109      	bne.n	80084aa <_strtol_l.constprop.0+0xda>
 8008496:	2322      	movs	r3, #34	; 0x22
 8008498:	9a05      	ldr	r2, [sp, #20]
 800849a:	9803      	ldr	r0, [sp, #12]
 800849c:	6013      	str	r3, [r2, #0]
 800849e:	9b02      	ldr	r3, [sp, #8]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d0eb      	beq.n	800847c <_strtol_l.constprop.0+0xac>
 80084a4:	1e6b      	subs	r3, r5, #1
 80084a6:	9301      	str	r3, [sp, #4]
 80084a8:	e007      	b.n	80084ba <_strtol_l.constprop.0+0xea>
 80084aa:	2f00      	cmp	r7, #0
 80084ac:	d000      	beq.n	80084b0 <_strtol_l.constprop.0+0xe0>
 80084ae:	4240      	negs	r0, r0
 80084b0:	9b02      	ldr	r3, [sp, #8]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d0e2      	beq.n	800847c <_strtol_l.constprop.0+0xac>
 80084b6:	2a00      	cmp	r2, #0
 80084b8:	d1f4      	bne.n	80084a4 <_strtol_l.constprop.0+0xd4>
 80084ba:	9b02      	ldr	r3, [sp, #8]
 80084bc:	9a01      	ldr	r2, [sp, #4]
 80084be:	601a      	str	r2, [r3, #0]
 80084c0:	e7dc      	b.n	800847c <_strtol_l.constprop.0+0xac>
 80084c2:	2430      	movs	r4, #48	; 0x30
 80084c4:	2e00      	cmp	r6, #0
 80084c6:	d1ae      	bne.n	8008426 <_strtol_l.constprop.0+0x56>
 80084c8:	3608      	adds	r6, #8
 80084ca:	e7ac      	b.n	8008426 <_strtol_l.constprop.0+0x56>
 80084cc:	2c30      	cmp	r4, #48	; 0x30
 80084ce:	d0a2      	beq.n	8008416 <_strtol_l.constprop.0+0x46>
 80084d0:	260a      	movs	r6, #10
 80084d2:	e7a8      	b.n	8008426 <_strtol_l.constprop.0+0x56>
 80084d4:	0800f4f9 	.word	0x0800f4f9
 80084d8:	7fffffff 	.word	0x7fffffff

080084dc <_strtol_r>:
 80084dc:	b510      	push	{r4, lr}
 80084de:	f7ff ff77 	bl	80083d0 <_strtol_l.constprop.0>
 80084e2:	bd10      	pop	{r4, pc}

080084e4 <strtol>:
 80084e4:	b510      	push	{r4, lr}
 80084e6:	4c04      	ldr	r4, [pc, #16]	; (80084f8 <strtol+0x14>)
 80084e8:	0013      	movs	r3, r2
 80084ea:	000a      	movs	r2, r1
 80084ec:	0001      	movs	r1, r0
 80084ee:	6820      	ldr	r0, [r4, #0]
 80084f0:	f7ff ff6e 	bl	80083d0 <_strtol_l.constprop.0>
 80084f4:	bd10      	pop	{r4, pc}
 80084f6:	46c0      	nop			; (mov r8, r8)
 80084f8:	200006c8 	.word	0x200006c8

080084fc <std>:
 80084fc:	2300      	movs	r3, #0
 80084fe:	b510      	push	{r4, lr}
 8008500:	0004      	movs	r4, r0
 8008502:	6003      	str	r3, [r0, #0]
 8008504:	6043      	str	r3, [r0, #4]
 8008506:	6083      	str	r3, [r0, #8]
 8008508:	8181      	strh	r1, [r0, #12]
 800850a:	6643      	str	r3, [r0, #100]	; 0x64
 800850c:	81c2      	strh	r2, [r0, #14]
 800850e:	6103      	str	r3, [r0, #16]
 8008510:	6143      	str	r3, [r0, #20]
 8008512:	6183      	str	r3, [r0, #24]
 8008514:	0019      	movs	r1, r3
 8008516:	2208      	movs	r2, #8
 8008518:	305c      	adds	r0, #92	; 0x5c
 800851a:	f000 f97d 	bl	8008818 <memset>
 800851e:	4b0b      	ldr	r3, [pc, #44]	; (800854c <std+0x50>)
 8008520:	61e4      	str	r4, [r4, #28]
 8008522:	6223      	str	r3, [r4, #32]
 8008524:	4b0a      	ldr	r3, [pc, #40]	; (8008550 <std+0x54>)
 8008526:	6263      	str	r3, [r4, #36]	; 0x24
 8008528:	4b0a      	ldr	r3, [pc, #40]	; (8008554 <std+0x58>)
 800852a:	62a3      	str	r3, [r4, #40]	; 0x28
 800852c:	4b0a      	ldr	r3, [pc, #40]	; (8008558 <std+0x5c>)
 800852e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008530:	4b0a      	ldr	r3, [pc, #40]	; (800855c <std+0x60>)
 8008532:	429c      	cmp	r4, r3
 8008534:	d005      	beq.n	8008542 <std+0x46>
 8008536:	4b0a      	ldr	r3, [pc, #40]	; (8008560 <std+0x64>)
 8008538:	429c      	cmp	r4, r3
 800853a:	d002      	beq.n	8008542 <std+0x46>
 800853c:	4b09      	ldr	r3, [pc, #36]	; (8008564 <std+0x68>)
 800853e:	429c      	cmp	r4, r3
 8008540:	d103      	bne.n	800854a <std+0x4e>
 8008542:	0020      	movs	r0, r4
 8008544:	3058      	adds	r0, #88	; 0x58
 8008546:	f000 fa3d 	bl	80089c4 <__retarget_lock_init_recursive>
 800854a:	bd10      	pop	{r4, pc}
 800854c:	0800877d 	.word	0x0800877d
 8008550:	080087a9 	.word	0x080087a9
 8008554:	080087e1 	.word	0x080087e1
 8008558:	0800880d 	.word	0x0800880d
 800855c:	20000b80 	.word	0x20000b80
 8008560:	20000be8 	.word	0x20000be8
 8008564:	20000c50 	.word	0x20000c50

08008568 <stdio_exit_handler>:
 8008568:	b510      	push	{r4, lr}
 800856a:	4a03      	ldr	r2, [pc, #12]	; (8008578 <stdio_exit_handler+0x10>)
 800856c:	4903      	ldr	r1, [pc, #12]	; (800857c <stdio_exit_handler+0x14>)
 800856e:	4804      	ldr	r0, [pc, #16]	; (8008580 <stdio_exit_handler+0x18>)
 8008570:	f000 f86c 	bl	800864c <_fwalk_sglue>
 8008574:	bd10      	pop	{r4, pc}
 8008576:	46c0      	nop			; (mov r8, r8)
 8008578:	2000042c 	.word	0x2000042c
 800857c:	0800c4c5 	.word	0x0800c4c5
 8008580:	200005a8 	.word	0x200005a8

08008584 <cleanup_stdio>:
 8008584:	6841      	ldr	r1, [r0, #4]
 8008586:	4b0b      	ldr	r3, [pc, #44]	; (80085b4 <cleanup_stdio+0x30>)
 8008588:	b510      	push	{r4, lr}
 800858a:	0004      	movs	r4, r0
 800858c:	4299      	cmp	r1, r3
 800858e:	d001      	beq.n	8008594 <cleanup_stdio+0x10>
 8008590:	f003 ff98 	bl	800c4c4 <_fclose_r>
 8008594:	68a1      	ldr	r1, [r4, #8]
 8008596:	4b08      	ldr	r3, [pc, #32]	; (80085b8 <cleanup_stdio+0x34>)
 8008598:	4299      	cmp	r1, r3
 800859a:	d002      	beq.n	80085a2 <cleanup_stdio+0x1e>
 800859c:	0020      	movs	r0, r4
 800859e:	f003 ff91 	bl	800c4c4 <_fclose_r>
 80085a2:	68e1      	ldr	r1, [r4, #12]
 80085a4:	4b05      	ldr	r3, [pc, #20]	; (80085bc <cleanup_stdio+0x38>)
 80085a6:	4299      	cmp	r1, r3
 80085a8:	d002      	beq.n	80085b0 <cleanup_stdio+0x2c>
 80085aa:	0020      	movs	r0, r4
 80085ac:	f003 ff8a 	bl	800c4c4 <_fclose_r>
 80085b0:	bd10      	pop	{r4, pc}
 80085b2:	46c0      	nop			; (mov r8, r8)
 80085b4:	20000b80 	.word	0x20000b80
 80085b8:	20000be8 	.word	0x20000be8
 80085bc:	20000c50 	.word	0x20000c50

080085c0 <global_stdio_init.part.0>:
 80085c0:	b510      	push	{r4, lr}
 80085c2:	4b09      	ldr	r3, [pc, #36]	; (80085e8 <global_stdio_init.part.0+0x28>)
 80085c4:	4a09      	ldr	r2, [pc, #36]	; (80085ec <global_stdio_init.part.0+0x2c>)
 80085c6:	2104      	movs	r1, #4
 80085c8:	601a      	str	r2, [r3, #0]
 80085ca:	4809      	ldr	r0, [pc, #36]	; (80085f0 <global_stdio_init.part.0+0x30>)
 80085cc:	2200      	movs	r2, #0
 80085ce:	f7ff ff95 	bl	80084fc <std>
 80085d2:	2201      	movs	r2, #1
 80085d4:	2109      	movs	r1, #9
 80085d6:	4807      	ldr	r0, [pc, #28]	; (80085f4 <global_stdio_init.part.0+0x34>)
 80085d8:	f7ff ff90 	bl	80084fc <std>
 80085dc:	2202      	movs	r2, #2
 80085de:	2112      	movs	r1, #18
 80085e0:	4805      	ldr	r0, [pc, #20]	; (80085f8 <global_stdio_init.part.0+0x38>)
 80085e2:	f7ff ff8b 	bl	80084fc <std>
 80085e6:	bd10      	pop	{r4, pc}
 80085e8:	20000cb8 	.word	0x20000cb8
 80085ec:	08008569 	.word	0x08008569
 80085f0:	20000b80 	.word	0x20000b80
 80085f4:	20000be8 	.word	0x20000be8
 80085f8:	20000c50 	.word	0x20000c50

080085fc <__sfp_lock_acquire>:
 80085fc:	b510      	push	{r4, lr}
 80085fe:	4802      	ldr	r0, [pc, #8]	; (8008608 <__sfp_lock_acquire+0xc>)
 8008600:	f000 f9e2 	bl	80089c8 <__retarget_lock_acquire_recursive>
 8008604:	bd10      	pop	{r4, pc}
 8008606:	46c0      	nop			; (mov r8, r8)
 8008608:	20000cc2 	.word	0x20000cc2

0800860c <__sfp_lock_release>:
 800860c:	b510      	push	{r4, lr}
 800860e:	4802      	ldr	r0, [pc, #8]	; (8008618 <__sfp_lock_release+0xc>)
 8008610:	f000 f9db 	bl	80089ca <__retarget_lock_release_recursive>
 8008614:	bd10      	pop	{r4, pc}
 8008616:	46c0      	nop			; (mov r8, r8)
 8008618:	20000cc2 	.word	0x20000cc2

0800861c <__sinit>:
 800861c:	b510      	push	{r4, lr}
 800861e:	0004      	movs	r4, r0
 8008620:	f7ff ffec 	bl	80085fc <__sfp_lock_acquire>
 8008624:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008626:	2b00      	cmp	r3, #0
 8008628:	d002      	beq.n	8008630 <__sinit+0x14>
 800862a:	f7ff ffef 	bl	800860c <__sfp_lock_release>
 800862e:	bd10      	pop	{r4, pc}
 8008630:	4b04      	ldr	r3, [pc, #16]	; (8008644 <__sinit+0x28>)
 8008632:	6363      	str	r3, [r4, #52]	; 0x34
 8008634:	4b04      	ldr	r3, [pc, #16]	; (8008648 <__sinit+0x2c>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d1f6      	bne.n	800862a <__sinit+0xe>
 800863c:	f7ff ffc0 	bl	80085c0 <global_stdio_init.part.0>
 8008640:	e7f3      	b.n	800862a <__sinit+0xe>
 8008642:	46c0      	nop			; (mov r8, r8)
 8008644:	08008585 	.word	0x08008585
 8008648:	20000cb8 	.word	0x20000cb8

0800864c <_fwalk_sglue>:
 800864c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800864e:	0014      	movs	r4, r2
 8008650:	2600      	movs	r6, #0
 8008652:	9000      	str	r0, [sp, #0]
 8008654:	9101      	str	r1, [sp, #4]
 8008656:	68a5      	ldr	r5, [r4, #8]
 8008658:	6867      	ldr	r7, [r4, #4]
 800865a:	3f01      	subs	r7, #1
 800865c:	d504      	bpl.n	8008668 <_fwalk_sglue+0x1c>
 800865e:	6824      	ldr	r4, [r4, #0]
 8008660:	2c00      	cmp	r4, #0
 8008662:	d1f8      	bne.n	8008656 <_fwalk_sglue+0xa>
 8008664:	0030      	movs	r0, r6
 8008666:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008668:	89ab      	ldrh	r3, [r5, #12]
 800866a:	2b01      	cmp	r3, #1
 800866c:	d908      	bls.n	8008680 <_fwalk_sglue+0x34>
 800866e:	220e      	movs	r2, #14
 8008670:	5eab      	ldrsh	r3, [r5, r2]
 8008672:	3301      	adds	r3, #1
 8008674:	d004      	beq.n	8008680 <_fwalk_sglue+0x34>
 8008676:	0029      	movs	r1, r5
 8008678:	9800      	ldr	r0, [sp, #0]
 800867a:	9b01      	ldr	r3, [sp, #4]
 800867c:	4798      	blx	r3
 800867e:	4306      	orrs	r6, r0
 8008680:	3568      	adds	r5, #104	; 0x68
 8008682:	e7ea      	b.n	800865a <_fwalk_sglue+0xe>

08008684 <snprintf>:
 8008684:	b40c      	push	{r2, r3}
 8008686:	b530      	push	{r4, r5, lr}
 8008688:	4b17      	ldr	r3, [pc, #92]	; (80086e8 <snprintf+0x64>)
 800868a:	000c      	movs	r4, r1
 800868c:	681d      	ldr	r5, [r3, #0]
 800868e:	b09d      	sub	sp, #116	; 0x74
 8008690:	2900      	cmp	r1, #0
 8008692:	da08      	bge.n	80086a6 <snprintf+0x22>
 8008694:	238b      	movs	r3, #139	; 0x8b
 8008696:	2001      	movs	r0, #1
 8008698:	602b      	str	r3, [r5, #0]
 800869a:	4240      	negs	r0, r0
 800869c:	b01d      	add	sp, #116	; 0x74
 800869e:	bc30      	pop	{r4, r5}
 80086a0:	bc08      	pop	{r3}
 80086a2:	b002      	add	sp, #8
 80086a4:	4718      	bx	r3
 80086a6:	2382      	movs	r3, #130	; 0x82
 80086a8:	466a      	mov	r2, sp
 80086aa:	009b      	lsls	r3, r3, #2
 80086ac:	8293      	strh	r3, [r2, #20]
 80086ae:	2300      	movs	r3, #0
 80086b0:	9002      	str	r0, [sp, #8]
 80086b2:	9006      	str	r0, [sp, #24]
 80086b4:	4299      	cmp	r1, r3
 80086b6:	d000      	beq.n	80086ba <snprintf+0x36>
 80086b8:	1e4b      	subs	r3, r1, #1
 80086ba:	9304      	str	r3, [sp, #16]
 80086bc:	9307      	str	r3, [sp, #28]
 80086be:	2301      	movs	r3, #1
 80086c0:	466a      	mov	r2, sp
 80086c2:	425b      	negs	r3, r3
 80086c4:	82d3      	strh	r3, [r2, #22]
 80086c6:	0028      	movs	r0, r5
 80086c8:	ab21      	add	r3, sp, #132	; 0x84
 80086ca:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80086cc:	a902      	add	r1, sp, #8
 80086ce:	9301      	str	r3, [sp, #4]
 80086d0:	f001 fa9a 	bl	8009c08 <_svfprintf_r>
 80086d4:	1c43      	adds	r3, r0, #1
 80086d6:	da01      	bge.n	80086dc <snprintf+0x58>
 80086d8:	238b      	movs	r3, #139	; 0x8b
 80086da:	602b      	str	r3, [r5, #0]
 80086dc:	2c00      	cmp	r4, #0
 80086de:	d0dd      	beq.n	800869c <snprintf+0x18>
 80086e0:	2200      	movs	r2, #0
 80086e2:	9b02      	ldr	r3, [sp, #8]
 80086e4:	701a      	strb	r2, [r3, #0]
 80086e6:	e7d9      	b.n	800869c <snprintf+0x18>
 80086e8:	200006c8 	.word	0x200006c8

080086ec <sprintf>:
 80086ec:	b40e      	push	{r1, r2, r3}
 80086ee:	b500      	push	{lr}
 80086f0:	490b      	ldr	r1, [pc, #44]	; (8008720 <sprintf+0x34>)
 80086f2:	b09c      	sub	sp, #112	; 0x70
 80086f4:	ab1d      	add	r3, sp, #116	; 0x74
 80086f6:	9002      	str	r0, [sp, #8]
 80086f8:	9006      	str	r0, [sp, #24]
 80086fa:	9107      	str	r1, [sp, #28]
 80086fc:	9104      	str	r1, [sp, #16]
 80086fe:	4809      	ldr	r0, [pc, #36]	; (8008724 <sprintf+0x38>)
 8008700:	4909      	ldr	r1, [pc, #36]	; (8008728 <sprintf+0x3c>)
 8008702:	cb04      	ldmia	r3!, {r2}
 8008704:	9105      	str	r1, [sp, #20]
 8008706:	6800      	ldr	r0, [r0, #0]
 8008708:	a902      	add	r1, sp, #8
 800870a:	9301      	str	r3, [sp, #4]
 800870c:	f001 fa7c 	bl	8009c08 <_svfprintf_r>
 8008710:	2200      	movs	r2, #0
 8008712:	9b02      	ldr	r3, [sp, #8]
 8008714:	701a      	strb	r2, [r3, #0]
 8008716:	b01c      	add	sp, #112	; 0x70
 8008718:	bc08      	pop	{r3}
 800871a:	b003      	add	sp, #12
 800871c:	4718      	bx	r3
 800871e:	46c0      	nop			; (mov r8, r8)
 8008720:	7fffffff 	.word	0x7fffffff
 8008724:	200006c8 	.word	0x200006c8
 8008728:	ffff0208 	.word	0xffff0208

0800872c <sscanf>:
 800872c:	b40e      	push	{r1, r2, r3}
 800872e:	b530      	push	{r4, r5, lr}
 8008730:	2381      	movs	r3, #129	; 0x81
 8008732:	b09c      	sub	sp, #112	; 0x70
 8008734:	466a      	mov	r2, sp
 8008736:	ac1f      	add	r4, sp, #124	; 0x7c
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	cc20      	ldmia	r4!, {r5}
 800873c:	8293      	strh	r3, [r2, #20]
 800873e:	9002      	str	r0, [sp, #8]
 8008740:	9006      	str	r0, [sp, #24]
 8008742:	f7f7 fcdf 	bl	8000104 <strlen>
 8008746:	4b0b      	ldr	r3, [pc, #44]	; (8008774 <sscanf+0x48>)
 8008748:	466a      	mov	r2, sp
 800874a:	930a      	str	r3, [sp, #40]	; 0x28
 800874c:	2300      	movs	r3, #0
 800874e:	9003      	str	r0, [sp, #12]
 8008750:	9007      	str	r0, [sp, #28]
 8008752:	4809      	ldr	r0, [pc, #36]	; (8008778 <sscanf+0x4c>)
 8008754:	930e      	str	r3, [sp, #56]	; 0x38
 8008756:	9313      	str	r3, [sp, #76]	; 0x4c
 8008758:	3b01      	subs	r3, #1
 800875a:	82d3      	strh	r3, [r2, #22]
 800875c:	a902      	add	r1, sp, #8
 800875e:	0023      	movs	r3, r4
 8008760:	002a      	movs	r2, r5
 8008762:	6800      	ldr	r0, [r0, #0]
 8008764:	9401      	str	r4, [sp, #4]
 8008766:	f002 fc91 	bl	800b08c <__ssvfscanf_r>
 800876a:	b01c      	add	sp, #112	; 0x70
 800876c:	bc30      	pop	{r4, r5}
 800876e:	bc08      	pop	{r3}
 8008770:	b003      	add	sp, #12
 8008772:	4718      	bx	r3
 8008774:	080087a5 	.word	0x080087a5
 8008778:	200006c8 	.word	0x200006c8

0800877c <__sread>:
 800877c:	b570      	push	{r4, r5, r6, lr}
 800877e:	000c      	movs	r4, r1
 8008780:	250e      	movs	r5, #14
 8008782:	5f49      	ldrsh	r1, [r1, r5]
 8008784:	f000 f8ba 	bl	80088fc <_read_r>
 8008788:	2800      	cmp	r0, #0
 800878a:	db03      	blt.n	8008794 <__sread+0x18>
 800878c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800878e:	181b      	adds	r3, r3, r0
 8008790:	6523      	str	r3, [r4, #80]	; 0x50
 8008792:	bd70      	pop	{r4, r5, r6, pc}
 8008794:	89a3      	ldrh	r3, [r4, #12]
 8008796:	4a02      	ldr	r2, [pc, #8]	; (80087a0 <__sread+0x24>)
 8008798:	4013      	ands	r3, r2
 800879a:	81a3      	strh	r3, [r4, #12]
 800879c:	e7f9      	b.n	8008792 <__sread+0x16>
 800879e:	46c0      	nop			; (mov r8, r8)
 80087a0:	ffffefff 	.word	0xffffefff

080087a4 <__seofread>:
 80087a4:	2000      	movs	r0, #0
 80087a6:	4770      	bx	lr

080087a8 <__swrite>:
 80087a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087aa:	001f      	movs	r7, r3
 80087ac:	898b      	ldrh	r3, [r1, #12]
 80087ae:	0005      	movs	r5, r0
 80087b0:	000c      	movs	r4, r1
 80087b2:	0016      	movs	r6, r2
 80087b4:	05db      	lsls	r3, r3, #23
 80087b6:	d505      	bpl.n	80087c4 <__swrite+0x1c>
 80087b8:	230e      	movs	r3, #14
 80087ba:	5ec9      	ldrsh	r1, [r1, r3]
 80087bc:	2200      	movs	r2, #0
 80087be:	2302      	movs	r3, #2
 80087c0:	f000 f888 	bl	80088d4 <_lseek_r>
 80087c4:	89a3      	ldrh	r3, [r4, #12]
 80087c6:	4a05      	ldr	r2, [pc, #20]	; (80087dc <__swrite+0x34>)
 80087c8:	0028      	movs	r0, r5
 80087ca:	4013      	ands	r3, r2
 80087cc:	81a3      	strh	r3, [r4, #12]
 80087ce:	0032      	movs	r2, r6
 80087d0:	230e      	movs	r3, #14
 80087d2:	5ee1      	ldrsh	r1, [r4, r3]
 80087d4:	003b      	movs	r3, r7
 80087d6:	f000 f8b7 	bl	8008948 <_write_r>
 80087da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087dc:	ffffefff 	.word	0xffffefff

080087e0 <__sseek>:
 80087e0:	b570      	push	{r4, r5, r6, lr}
 80087e2:	000c      	movs	r4, r1
 80087e4:	250e      	movs	r5, #14
 80087e6:	5f49      	ldrsh	r1, [r1, r5]
 80087e8:	f000 f874 	bl	80088d4 <_lseek_r>
 80087ec:	89a3      	ldrh	r3, [r4, #12]
 80087ee:	1c42      	adds	r2, r0, #1
 80087f0:	d103      	bne.n	80087fa <__sseek+0x1a>
 80087f2:	4a05      	ldr	r2, [pc, #20]	; (8008808 <__sseek+0x28>)
 80087f4:	4013      	ands	r3, r2
 80087f6:	81a3      	strh	r3, [r4, #12]
 80087f8:	bd70      	pop	{r4, r5, r6, pc}
 80087fa:	2280      	movs	r2, #128	; 0x80
 80087fc:	0152      	lsls	r2, r2, #5
 80087fe:	4313      	orrs	r3, r2
 8008800:	81a3      	strh	r3, [r4, #12]
 8008802:	6520      	str	r0, [r4, #80]	; 0x50
 8008804:	e7f8      	b.n	80087f8 <__sseek+0x18>
 8008806:	46c0      	nop			; (mov r8, r8)
 8008808:	ffffefff 	.word	0xffffefff

0800880c <__sclose>:
 800880c:	b510      	push	{r4, lr}
 800880e:	230e      	movs	r3, #14
 8008810:	5ec9      	ldrsh	r1, [r1, r3]
 8008812:	f000 f84d 	bl	80088b0 <_close_r>
 8008816:	bd10      	pop	{r4, pc}

08008818 <memset>:
 8008818:	0003      	movs	r3, r0
 800881a:	1882      	adds	r2, r0, r2
 800881c:	4293      	cmp	r3, r2
 800881e:	d100      	bne.n	8008822 <memset+0xa>
 8008820:	4770      	bx	lr
 8008822:	7019      	strb	r1, [r3, #0]
 8008824:	3301      	adds	r3, #1
 8008826:	e7f9      	b.n	800881c <memset+0x4>

08008828 <strncmp>:
 8008828:	b530      	push	{r4, r5, lr}
 800882a:	0005      	movs	r5, r0
 800882c:	1e10      	subs	r0, r2, #0
 800882e:	d00b      	beq.n	8008848 <strncmp+0x20>
 8008830:	2400      	movs	r4, #0
 8008832:	3a01      	subs	r2, #1
 8008834:	5d2b      	ldrb	r3, [r5, r4]
 8008836:	5d08      	ldrb	r0, [r1, r4]
 8008838:	4283      	cmp	r3, r0
 800883a:	d104      	bne.n	8008846 <strncmp+0x1e>
 800883c:	42a2      	cmp	r2, r4
 800883e:	d002      	beq.n	8008846 <strncmp+0x1e>
 8008840:	3401      	adds	r4, #1
 8008842:	2b00      	cmp	r3, #0
 8008844:	d1f6      	bne.n	8008834 <strncmp+0xc>
 8008846:	1a18      	subs	r0, r3, r0
 8008848:	bd30      	pop	{r4, r5, pc}

0800884a <strncpy>:
 800884a:	0003      	movs	r3, r0
 800884c:	b530      	push	{r4, r5, lr}
 800884e:	001d      	movs	r5, r3
 8008850:	2a00      	cmp	r2, #0
 8008852:	d006      	beq.n	8008862 <strncpy+0x18>
 8008854:	780c      	ldrb	r4, [r1, #0]
 8008856:	3a01      	subs	r2, #1
 8008858:	3301      	adds	r3, #1
 800885a:	702c      	strb	r4, [r5, #0]
 800885c:	3101      	adds	r1, #1
 800885e:	2c00      	cmp	r4, #0
 8008860:	d1f5      	bne.n	800884e <strncpy+0x4>
 8008862:	2100      	movs	r1, #0
 8008864:	189a      	adds	r2, r3, r2
 8008866:	4293      	cmp	r3, r2
 8008868:	d100      	bne.n	800886c <strncpy+0x22>
 800886a:	bd30      	pop	{r4, r5, pc}
 800886c:	7019      	strb	r1, [r3, #0]
 800886e:	3301      	adds	r3, #1
 8008870:	e7f9      	b.n	8008866 <strncpy+0x1c>

08008872 <strstr>:
 8008872:	780a      	ldrb	r2, [r1, #0]
 8008874:	b530      	push	{r4, r5, lr}
 8008876:	2a00      	cmp	r2, #0
 8008878:	d10c      	bne.n	8008894 <strstr+0x22>
 800887a:	bd30      	pop	{r4, r5, pc}
 800887c:	429a      	cmp	r2, r3
 800887e:	d108      	bne.n	8008892 <strstr+0x20>
 8008880:	2301      	movs	r3, #1
 8008882:	5ccc      	ldrb	r4, [r1, r3]
 8008884:	2c00      	cmp	r4, #0
 8008886:	d0f8      	beq.n	800887a <strstr+0x8>
 8008888:	5cc5      	ldrb	r5, [r0, r3]
 800888a:	42a5      	cmp	r5, r4
 800888c:	d101      	bne.n	8008892 <strstr+0x20>
 800888e:	3301      	adds	r3, #1
 8008890:	e7f7      	b.n	8008882 <strstr+0x10>
 8008892:	3001      	adds	r0, #1
 8008894:	7803      	ldrb	r3, [r0, #0]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d1f0      	bne.n	800887c <strstr+0xa>
 800889a:	0018      	movs	r0, r3
 800889c:	e7ed      	b.n	800887a <strstr+0x8>
	...

080088a0 <__locale_mb_cur_max>:
 80088a0:	2294      	movs	r2, #148	; 0x94
 80088a2:	4b02      	ldr	r3, [pc, #8]	; (80088ac <__locale_mb_cur_max+0xc>)
 80088a4:	0052      	lsls	r2, r2, #1
 80088a6:	5c98      	ldrb	r0, [r3, r2]
 80088a8:	4770      	bx	lr
 80088aa:	46c0      	nop			; (mov r8, r8)
 80088ac:	20000438 	.word	0x20000438

080088b0 <_close_r>:
 80088b0:	2300      	movs	r3, #0
 80088b2:	b570      	push	{r4, r5, r6, lr}
 80088b4:	4d06      	ldr	r5, [pc, #24]	; (80088d0 <_close_r+0x20>)
 80088b6:	0004      	movs	r4, r0
 80088b8:	0008      	movs	r0, r1
 80088ba:	602b      	str	r3, [r5, #0]
 80088bc:	f7fa fd4b 	bl	8003356 <_close>
 80088c0:	1c43      	adds	r3, r0, #1
 80088c2:	d103      	bne.n	80088cc <_close_r+0x1c>
 80088c4:	682b      	ldr	r3, [r5, #0]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d000      	beq.n	80088cc <_close_r+0x1c>
 80088ca:	6023      	str	r3, [r4, #0]
 80088cc:	bd70      	pop	{r4, r5, r6, pc}
 80088ce:	46c0      	nop			; (mov r8, r8)
 80088d0:	20000cbc 	.word	0x20000cbc

080088d4 <_lseek_r>:
 80088d4:	b570      	push	{r4, r5, r6, lr}
 80088d6:	0004      	movs	r4, r0
 80088d8:	0008      	movs	r0, r1
 80088da:	0011      	movs	r1, r2
 80088dc:	001a      	movs	r2, r3
 80088de:	2300      	movs	r3, #0
 80088e0:	4d05      	ldr	r5, [pc, #20]	; (80088f8 <_lseek_r+0x24>)
 80088e2:	602b      	str	r3, [r5, #0]
 80088e4:	f7fa fd58 	bl	8003398 <_lseek>
 80088e8:	1c43      	adds	r3, r0, #1
 80088ea:	d103      	bne.n	80088f4 <_lseek_r+0x20>
 80088ec:	682b      	ldr	r3, [r5, #0]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d000      	beq.n	80088f4 <_lseek_r+0x20>
 80088f2:	6023      	str	r3, [r4, #0]
 80088f4:	bd70      	pop	{r4, r5, r6, pc}
 80088f6:	46c0      	nop			; (mov r8, r8)
 80088f8:	20000cbc 	.word	0x20000cbc

080088fc <_read_r>:
 80088fc:	b570      	push	{r4, r5, r6, lr}
 80088fe:	0004      	movs	r4, r0
 8008900:	0008      	movs	r0, r1
 8008902:	0011      	movs	r1, r2
 8008904:	001a      	movs	r2, r3
 8008906:	2300      	movs	r3, #0
 8008908:	4d05      	ldr	r5, [pc, #20]	; (8008920 <_read_r+0x24>)
 800890a:	602b      	str	r3, [r5, #0]
 800890c:	f7fa fcea 	bl	80032e4 <_read>
 8008910:	1c43      	adds	r3, r0, #1
 8008912:	d103      	bne.n	800891c <_read_r+0x20>
 8008914:	682b      	ldr	r3, [r5, #0]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d000      	beq.n	800891c <_read_r+0x20>
 800891a:	6023      	str	r3, [r4, #0]
 800891c:	bd70      	pop	{r4, r5, r6, pc}
 800891e:	46c0      	nop			; (mov r8, r8)
 8008920:	20000cbc 	.word	0x20000cbc

08008924 <_sbrk_r>:
 8008924:	2300      	movs	r3, #0
 8008926:	b570      	push	{r4, r5, r6, lr}
 8008928:	4d06      	ldr	r5, [pc, #24]	; (8008944 <_sbrk_r+0x20>)
 800892a:	0004      	movs	r4, r0
 800892c:	0008      	movs	r0, r1
 800892e:	602b      	str	r3, [r5, #0]
 8008930:	f7fa fd3e 	bl	80033b0 <_sbrk>
 8008934:	1c43      	adds	r3, r0, #1
 8008936:	d103      	bne.n	8008940 <_sbrk_r+0x1c>
 8008938:	682b      	ldr	r3, [r5, #0]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d000      	beq.n	8008940 <_sbrk_r+0x1c>
 800893e:	6023      	str	r3, [r4, #0]
 8008940:	bd70      	pop	{r4, r5, r6, pc}
 8008942:	46c0      	nop			; (mov r8, r8)
 8008944:	20000cbc 	.word	0x20000cbc

08008948 <_write_r>:
 8008948:	b570      	push	{r4, r5, r6, lr}
 800894a:	0004      	movs	r4, r0
 800894c:	0008      	movs	r0, r1
 800894e:	0011      	movs	r1, r2
 8008950:	001a      	movs	r2, r3
 8008952:	2300      	movs	r3, #0
 8008954:	4d05      	ldr	r5, [pc, #20]	; (800896c <_write_r+0x24>)
 8008956:	602b      	str	r3, [r5, #0]
 8008958:	f7fa fce1 	bl	800331e <_write>
 800895c:	1c43      	adds	r3, r0, #1
 800895e:	d103      	bne.n	8008968 <_write_r+0x20>
 8008960:	682b      	ldr	r3, [r5, #0]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d000      	beq.n	8008968 <_write_r+0x20>
 8008966:	6023      	str	r3, [r4, #0]
 8008968:	bd70      	pop	{r4, r5, r6, pc}
 800896a:	46c0      	nop			; (mov r8, r8)
 800896c:	20000cbc 	.word	0x20000cbc

08008970 <__errno>:
 8008970:	4b01      	ldr	r3, [pc, #4]	; (8008978 <__errno+0x8>)
 8008972:	6818      	ldr	r0, [r3, #0]
 8008974:	4770      	bx	lr
 8008976:	46c0      	nop			; (mov r8, r8)
 8008978:	200006c8 	.word	0x200006c8

0800897c <__libc_init_array>:
 800897c:	b570      	push	{r4, r5, r6, lr}
 800897e:	2600      	movs	r6, #0
 8008980:	4c0c      	ldr	r4, [pc, #48]	; (80089b4 <__libc_init_array+0x38>)
 8008982:	4d0d      	ldr	r5, [pc, #52]	; (80089b8 <__libc_init_array+0x3c>)
 8008984:	1b64      	subs	r4, r4, r5
 8008986:	10a4      	asrs	r4, r4, #2
 8008988:	42a6      	cmp	r6, r4
 800898a:	d109      	bne.n	80089a0 <__libc_init_array+0x24>
 800898c:	2600      	movs	r6, #0
 800898e:	f006 fcc5 	bl	800f31c <_init>
 8008992:	4c0a      	ldr	r4, [pc, #40]	; (80089bc <__libc_init_array+0x40>)
 8008994:	4d0a      	ldr	r5, [pc, #40]	; (80089c0 <__libc_init_array+0x44>)
 8008996:	1b64      	subs	r4, r4, r5
 8008998:	10a4      	asrs	r4, r4, #2
 800899a:	42a6      	cmp	r6, r4
 800899c:	d105      	bne.n	80089aa <__libc_init_array+0x2e>
 800899e:	bd70      	pop	{r4, r5, r6, pc}
 80089a0:	00b3      	lsls	r3, r6, #2
 80089a2:	58eb      	ldr	r3, [r5, r3]
 80089a4:	4798      	blx	r3
 80089a6:	3601      	adds	r6, #1
 80089a8:	e7ee      	b.n	8008988 <__libc_init_array+0xc>
 80089aa:	00b3      	lsls	r3, r6, #2
 80089ac:	58eb      	ldr	r3, [r5, r3]
 80089ae:	4798      	blx	r3
 80089b0:	3601      	adds	r6, #1
 80089b2:	e7f2      	b.n	800899a <__libc_init_array+0x1e>
 80089b4:	0800f914 	.word	0x0800f914
 80089b8:	0800f914 	.word	0x0800f914
 80089bc:	0800f91c 	.word	0x0800f91c
 80089c0:	0800f914 	.word	0x0800f914

080089c4 <__retarget_lock_init_recursive>:
 80089c4:	4770      	bx	lr

080089c6 <__retarget_lock_close_recursive>:
 80089c6:	4770      	bx	lr

080089c8 <__retarget_lock_acquire_recursive>:
 80089c8:	4770      	bx	lr

080089ca <__retarget_lock_release_recursive>:
 80089ca:	4770      	bx	lr

080089cc <sysconf>:
 80089cc:	2380      	movs	r3, #128	; 0x80
 80089ce:	b510      	push	{r4, lr}
 80089d0:	2808      	cmp	r0, #8
 80089d2:	d004      	beq.n	80089de <sysconf+0x12>
 80089d4:	f7ff ffcc 	bl	8008970 <__errno>
 80089d8:	2316      	movs	r3, #22
 80089da:	6003      	str	r3, [r0, #0]
 80089dc:	3b17      	subs	r3, #23
 80089de:	0018      	movs	r0, r3
 80089e0:	bd10      	pop	{r4, pc}

080089e2 <memcpy>:
 80089e2:	2300      	movs	r3, #0
 80089e4:	b510      	push	{r4, lr}
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d100      	bne.n	80089ec <memcpy+0xa>
 80089ea:	bd10      	pop	{r4, pc}
 80089ec:	5ccc      	ldrb	r4, [r1, r3]
 80089ee:	54c4      	strb	r4, [r0, r3]
 80089f0:	3301      	adds	r3, #1
 80089f2:	e7f8      	b.n	80089e6 <memcpy+0x4>

080089f4 <nan>:
 80089f4:	2000      	movs	r0, #0
 80089f6:	4901      	ldr	r1, [pc, #4]	; (80089fc <nan+0x8>)
 80089f8:	4770      	bx	lr
 80089fa:	46c0      	nop			; (mov r8, r8)
 80089fc:	7ff80000 	.word	0x7ff80000

08008a00 <nanf>:
 8008a00:	4800      	ldr	r0, [pc, #0]	; (8008a04 <nanf+0x4>)
 8008a02:	4770      	bx	lr
 8008a04:	7fc00000 	.word	0x7fc00000

08008a08 <register_fini>:
 8008a08:	4b03      	ldr	r3, [pc, #12]	; (8008a18 <register_fini+0x10>)
 8008a0a:	b510      	push	{r4, lr}
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d002      	beq.n	8008a16 <register_fini+0xe>
 8008a10:	4802      	ldr	r0, [pc, #8]	; (8008a1c <register_fini+0x14>)
 8008a12:	f000 f805 	bl	8008a20 <atexit>
 8008a16:	bd10      	pop	{r4, pc}
 8008a18:	00000000 	.word	0x00000000
 8008a1c:	0800c77d 	.word	0x0800c77d

08008a20 <atexit>:
 8008a20:	2300      	movs	r3, #0
 8008a22:	b510      	push	{r4, lr}
 8008a24:	0001      	movs	r1, r0
 8008a26:	001a      	movs	r2, r3
 8008a28:	0018      	movs	r0, r3
 8008a2a:	f003 fef9 	bl	800c820 <__register_exitproc>
 8008a2e:	bd10      	pop	{r4, pc}

08008a30 <_malloc_trim_r>:
 8008a30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a32:	0004      	movs	r4, r0
 8008a34:	2008      	movs	r0, #8
 8008a36:	000d      	movs	r5, r1
 8008a38:	f7ff ffc8 	bl	80089cc <sysconf>
 8008a3c:	0006      	movs	r6, r0
 8008a3e:	0020      	movs	r0, r4
 8008a40:	f7fe fe7e 	bl	8007740 <__malloc_lock>
 8008a44:	2203      	movs	r2, #3
 8008a46:	4f21      	ldr	r7, [pc, #132]	; (8008acc <_malloc_trim_r+0x9c>)
 8008a48:	0031      	movs	r1, r6
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	4393      	bics	r3, r2
 8008a50:	1b58      	subs	r0, r3, r5
 8008a52:	3811      	subs	r0, #17
 8008a54:	1980      	adds	r0, r0, r6
 8008a56:	9301      	str	r3, [sp, #4]
 8008a58:	f7f7 fb70 	bl	800013c <__udivsi3>
 8008a5c:	1e45      	subs	r5, r0, #1
 8008a5e:	4375      	muls	r5, r6
 8008a60:	42ae      	cmp	r6, r5
 8008a62:	dd04      	ble.n	8008a6e <_malloc_trim_r+0x3e>
 8008a64:	0020      	movs	r0, r4
 8008a66:	f7fe fe73 	bl	8007750 <__malloc_unlock>
 8008a6a:	2000      	movs	r0, #0
 8008a6c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008a6e:	2100      	movs	r1, #0
 8008a70:	0020      	movs	r0, r4
 8008a72:	f7ff ff57 	bl	8008924 <_sbrk_r>
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	9a01      	ldr	r2, [sp, #4]
 8008a7a:	189b      	adds	r3, r3, r2
 8008a7c:	4298      	cmp	r0, r3
 8008a7e:	d1f1      	bne.n	8008a64 <_malloc_trim_r+0x34>
 8008a80:	0020      	movs	r0, r4
 8008a82:	4269      	negs	r1, r5
 8008a84:	f7ff ff4e 	bl	8008924 <_sbrk_r>
 8008a88:	3001      	adds	r0, #1
 8008a8a:	d110      	bne.n	8008aae <_malloc_trim_r+0x7e>
 8008a8c:	2100      	movs	r1, #0
 8008a8e:	0020      	movs	r0, r4
 8008a90:	f7ff ff48 	bl	8008924 <_sbrk_r>
 8008a94:	68ba      	ldr	r2, [r7, #8]
 8008a96:	1a81      	subs	r1, r0, r2
 8008a98:	290f      	cmp	r1, #15
 8008a9a:	dde3      	ble.n	8008a64 <_malloc_trim_r+0x34>
 8008a9c:	4d0c      	ldr	r5, [pc, #48]	; (8008ad0 <_malloc_trim_r+0xa0>)
 8008a9e:	4b0d      	ldr	r3, [pc, #52]	; (8008ad4 <_malloc_trim_r+0xa4>)
 8008aa0:	682d      	ldr	r5, [r5, #0]
 8008aa2:	1b40      	subs	r0, r0, r5
 8008aa4:	6018      	str	r0, [r3, #0]
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	430b      	orrs	r3, r1
 8008aaa:	6053      	str	r3, [r2, #4]
 8008aac:	e7da      	b.n	8008a64 <_malloc_trim_r+0x34>
 8008aae:	2601      	movs	r6, #1
 8008ab0:	9b01      	ldr	r3, [sp, #4]
 8008ab2:	68ba      	ldr	r2, [r7, #8]
 8008ab4:	1b5b      	subs	r3, r3, r5
 8008ab6:	4333      	orrs	r3, r6
 8008ab8:	6053      	str	r3, [r2, #4]
 8008aba:	4a06      	ldr	r2, [pc, #24]	; (8008ad4 <_malloc_trim_r+0xa4>)
 8008abc:	0020      	movs	r0, r4
 8008abe:	6813      	ldr	r3, [r2, #0]
 8008ac0:	1b5b      	subs	r3, r3, r5
 8008ac2:	6013      	str	r3, [r2, #0]
 8008ac4:	f7fe fe44 	bl	8007750 <__malloc_unlock>
 8008ac8:	0030      	movs	r0, r6
 8008aca:	e7cf      	b.n	8008a6c <_malloc_trim_r+0x3c>
 8008acc:	2000001c 	.word	0x2000001c
 8008ad0:	20000424 	.word	0x20000424
 8008ad4:	20000b4c 	.word	0x20000b4c

08008ad8 <_free_r>:
 8008ad8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ada:	1e0d      	subs	r5, r1, #0
 8008adc:	9001      	str	r0, [sp, #4]
 8008ade:	d02d      	beq.n	8008b3c <_free_r+0x64>
 8008ae0:	f7fe fe2e 	bl	8007740 <__malloc_lock>
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	0029      	movs	r1, r5
 8008ae8:	469c      	mov	ip, r3
 8008aea:	3908      	subs	r1, #8
 8008aec:	684f      	ldr	r7, [r1, #4]
 8008aee:	4662      	mov	r2, ip
 8008af0:	003b      	movs	r3, r7
 8008af2:	4664      	mov	r4, ip
 8008af4:	4393      	bics	r3, r2
 8008af6:	18c8      	adds	r0, r1, r3
 8008af8:	6845      	ldr	r5, [r0, #4]
 8008afa:	3202      	adds	r2, #2
 8008afc:	4395      	bics	r5, r2
 8008afe:	4a4a      	ldr	r2, [pc, #296]	; (8008c28 <_free_r+0x150>)
 8008b00:	4027      	ands	r7, r4
 8008b02:	6896      	ldr	r6, [r2, #8]
 8008b04:	4286      	cmp	r6, r0
 8008b06:	d11a      	bne.n	8008b3e <_free_r+0x66>
 8008b08:	195b      	adds	r3, r3, r5
 8008b0a:	2f00      	cmp	r7, #0
 8008b0c:	d106      	bne.n	8008b1c <_free_r+0x44>
 8008b0e:	6808      	ldr	r0, [r1, #0]
 8008b10:	1a09      	subs	r1, r1, r0
 8008b12:	688d      	ldr	r5, [r1, #8]
 8008b14:	181b      	adds	r3, r3, r0
 8008b16:	68c8      	ldr	r0, [r1, #12]
 8008b18:	60e8      	str	r0, [r5, #12]
 8008b1a:	6085      	str	r5, [r0, #8]
 8008b1c:	2001      	movs	r0, #1
 8008b1e:	4318      	orrs	r0, r3
 8008b20:	6048      	str	r0, [r1, #4]
 8008b22:	6091      	str	r1, [r2, #8]
 8008b24:	4a41      	ldr	r2, [pc, #260]	; (8008c2c <_free_r+0x154>)
 8008b26:	6812      	ldr	r2, [r2, #0]
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d804      	bhi.n	8008b36 <_free_r+0x5e>
 8008b2c:	4b40      	ldr	r3, [pc, #256]	; (8008c30 <_free_r+0x158>)
 8008b2e:	9801      	ldr	r0, [sp, #4]
 8008b30:	6819      	ldr	r1, [r3, #0]
 8008b32:	f7ff ff7d 	bl	8008a30 <_malloc_trim_r>
 8008b36:	9801      	ldr	r0, [sp, #4]
 8008b38:	f7fe fe0a 	bl	8007750 <__malloc_unlock>
 8008b3c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8008b3e:	2600      	movs	r6, #0
 8008b40:	6045      	str	r5, [r0, #4]
 8008b42:	42b7      	cmp	r7, r6
 8008b44:	d109      	bne.n	8008b5a <_free_r+0x82>
 8008b46:	680f      	ldr	r7, [r1, #0]
 8008b48:	4c3a      	ldr	r4, [pc, #232]	; (8008c34 <_free_r+0x15c>)
 8008b4a:	1bc9      	subs	r1, r1, r7
 8008b4c:	19db      	adds	r3, r3, r7
 8008b4e:	688f      	ldr	r7, [r1, #8]
 8008b50:	42a7      	cmp	r7, r4
 8008b52:	d02c      	beq.n	8008bae <_free_r+0xd6>
 8008b54:	68cc      	ldr	r4, [r1, #12]
 8008b56:	60fc      	str	r4, [r7, #12]
 8008b58:	60a7      	str	r7, [r4, #8]
 8008b5a:	1947      	adds	r7, r0, r5
 8008b5c:	687c      	ldr	r4, [r7, #4]
 8008b5e:	2701      	movs	r7, #1
 8008b60:	423c      	tst	r4, r7
 8008b62:	d10b      	bne.n	8008b7c <_free_r+0xa4>
 8008b64:	195b      	adds	r3, r3, r5
 8008b66:	6885      	ldr	r5, [r0, #8]
 8008b68:	2e00      	cmp	r6, #0
 8008b6a:	d122      	bne.n	8008bb2 <_free_r+0xda>
 8008b6c:	4c31      	ldr	r4, [pc, #196]	; (8008c34 <_free_r+0x15c>)
 8008b6e:	42a5      	cmp	r5, r4
 8008b70:	d11f      	bne.n	8008bb2 <_free_r+0xda>
 8008b72:	003e      	movs	r6, r7
 8008b74:	6151      	str	r1, [r2, #20]
 8008b76:	6111      	str	r1, [r2, #16]
 8008b78:	60cd      	str	r5, [r1, #12]
 8008b7a:	608d      	str	r5, [r1, #8]
 8008b7c:	2501      	movs	r5, #1
 8008b7e:	0028      	movs	r0, r5
 8008b80:	4318      	orrs	r0, r3
 8008b82:	6048      	str	r0, [r1, #4]
 8008b84:	50cb      	str	r3, [r1, r3]
 8008b86:	2e00      	cmp	r6, #0
 8008b88:	d1d5      	bne.n	8008b36 <_free_r+0x5e>
 8008b8a:	2080      	movs	r0, #128	; 0x80
 8008b8c:	0080      	lsls	r0, r0, #2
 8008b8e:	4283      	cmp	r3, r0
 8008b90:	d213      	bcs.n	8008bba <_free_r+0xe2>
 8008b92:	08d8      	lsrs	r0, r3, #3
 8008b94:	095b      	lsrs	r3, r3, #5
 8008b96:	409d      	lsls	r5, r3
 8008b98:	6853      	ldr	r3, [r2, #4]
 8008b9a:	431d      	orrs	r5, r3
 8008b9c:	00c3      	lsls	r3, r0, #3
 8008b9e:	189b      	adds	r3, r3, r2
 8008ba0:	6055      	str	r5, [r2, #4]
 8008ba2:	689a      	ldr	r2, [r3, #8]
 8008ba4:	60cb      	str	r3, [r1, #12]
 8008ba6:	608a      	str	r2, [r1, #8]
 8008ba8:	6099      	str	r1, [r3, #8]
 8008baa:	60d1      	str	r1, [r2, #12]
 8008bac:	e7c3      	b.n	8008b36 <_free_r+0x5e>
 8008bae:	4666      	mov	r6, ip
 8008bb0:	e7d3      	b.n	8008b5a <_free_r+0x82>
 8008bb2:	68c0      	ldr	r0, [r0, #12]
 8008bb4:	60e8      	str	r0, [r5, #12]
 8008bb6:	6085      	str	r5, [r0, #8]
 8008bb8:	e7e0      	b.n	8008b7c <_free_r+0xa4>
 8008bba:	0a5d      	lsrs	r5, r3, #9
 8008bbc:	2d04      	cmp	r5, #4
 8008bbe:	d812      	bhi.n	8008be6 <_free_r+0x10e>
 8008bc0:	0998      	lsrs	r0, r3, #6
 8008bc2:	3038      	adds	r0, #56	; 0x38
 8008bc4:	00c6      	lsls	r6, r0, #3
 8008bc6:	18b6      	adds	r6, r6, r2
 8008bc8:	68b5      	ldr	r5, [r6, #8]
 8008bca:	2703      	movs	r7, #3
 8008bcc:	42ae      	cmp	r6, r5
 8008bce:	d125      	bne.n	8008c1c <_free_r+0x144>
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	1080      	asrs	r0, r0, #2
 8008bd4:	4083      	lsls	r3, r0
 8008bd6:	6850      	ldr	r0, [r2, #4]
 8008bd8:	4303      	orrs	r3, r0
 8008bda:	6053      	str	r3, [r2, #4]
 8008bdc:	60ce      	str	r6, [r1, #12]
 8008bde:	608d      	str	r5, [r1, #8]
 8008be0:	60b1      	str	r1, [r6, #8]
 8008be2:	60e9      	str	r1, [r5, #12]
 8008be4:	e7a7      	b.n	8008b36 <_free_r+0x5e>
 8008be6:	2d14      	cmp	r5, #20
 8008be8:	d802      	bhi.n	8008bf0 <_free_r+0x118>
 8008bea:	0028      	movs	r0, r5
 8008bec:	305b      	adds	r0, #91	; 0x5b
 8008bee:	e7e9      	b.n	8008bc4 <_free_r+0xec>
 8008bf0:	2d54      	cmp	r5, #84	; 0x54
 8008bf2:	d802      	bhi.n	8008bfa <_free_r+0x122>
 8008bf4:	0b18      	lsrs	r0, r3, #12
 8008bf6:	306e      	adds	r0, #110	; 0x6e
 8008bf8:	e7e4      	b.n	8008bc4 <_free_r+0xec>
 8008bfa:	20aa      	movs	r0, #170	; 0xaa
 8008bfc:	0040      	lsls	r0, r0, #1
 8008bfe:	4285      	cmp	r5, r0
 8008c00:	d802      	bhi.n	8008c08 <_free_r+0x130>
 8008c02:	0bd8      	lsrs	r0, r3, #15
 8008c04:	3077      	adds	r0, #119	; 0x77
 8008c06:	e7dd      	b.n	8008bc4 <_free_r+0xec>
 8008c08:	4e0b      	ldr	r6, [pc, #44]	; (8008c38 <_free_r+0x160>)
 8008c0a:	207e      	movs	r0, #126	; 0x7e
 8008c0c:	42b5      	cmp	r5, r6
 8008c0e:	d8d9      	bhi.n	8008bc4 <_free_r+0xec>
 8008c10:	0c98      	lsrs	r0, r3, #18
 8008c12:	307c      	adds	r0, #124	; 0x7c
 8008c14:	e7d6      	b.n	8008bc4 <_free_r+0xec>
 8008c16:	68ad      	ldr	r5, [r5, #8]
 8008c18:	42ae      	cmp	r6, r5
 8008c1a:	d003      	beq.n	8008c24 <_free_r+0x14c>
 8008c1c:	686a      	ldr	r2, [r5, #4]
 8008c1e:	43ba      	bics	r2, r7
 8008c20:	429a      	cmp	r2, r3
 8008c22:	d8f8      	bhi.n	8008c16 <_free_r+0x13e>
 8008c24:	68ee      	ldr	r6, [r5, #12]
 8008c26:	e7d9      	b.n	8008bdc <_free_r+0x104>
 8008c28:	2000001c 	.word	0x2000001c
 8008c2c:	20000428 	.word	0x20000428
 8008c30:	20000b7c 	.word	0x20000b7c
 8008c34:	20000024 	.word	0x20000024
 8008c38:	00000554 	.word	0x00000554

08008c3c <rshift>:
 8008c3c:	0002      	movs	r2, r0
 8008c3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c40:	6904      	ldr	r4, [r0, #16]
 8008c42:	114b      	asrs	r3, r1, #5
 8008c44:	b085      	sub	sp, #20
 8008c46:	3214      	adds	r2, #20
 8008c48:	9302      	str	r3, [sp, #8]
 8008c4a:	114d      	asrs	r5, r1, #5
 8008c4c:	0013      	movs	r3, r2
 8008c4e:	42ac      	cmp	r4, r5
 8008c50:	dd32      	ble.n	8008cb8 <rshift+0x7c>
 8008c52:	261f      	movs	r6, #31
 8008c54:	000f      	movs	r7, r1
 8008c56:	114b      	asrs	r3, r1, #5
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	00a5      	lsls	r5, r4, #2
 8008c5c:	18d3      	adds	r3, r2, r3
 8008c5e:	4037      	ands	r7, r6
 8008c60:	1955      	adds	r5, r2, r5
 8008c62:	9300      	str	r3, [sp, #0]
 8008c64:	9701      	str	r7, [sp, #4]
 8008c66:	4231      	tst	r1, r6
 8008c68:	d10d      	bne.n	8008c86 <rshift+0x4a>
 8008c6a:	0016      	movs	r6, r2
 8008c6c:	0019      	movs	r1, r3
 8008c6e:	428d      	cmp	r5, r1
 8008c70:	d836      	bhi.n	8008ce0 <rshift+0xa4>
 8008c72:	9900      	ldr	r1, [sp, #0]
 8008c74:	2300      	movs	r3, #0
 8008c76:	3903      	subs	r1, #3
 8008c78:	428d      	cmp	r5, r1
 8008c7a:	d302      	bcc.n	8008c82 <rshift+0x46>
 8008c7c:	9b02      	ldr	r3, [sp, #8]
 8008c7e:	1ae4      	subs	r4, r4, r3
 8008c80:	00a3      	lsls	r3, r4, #2
 8008c82:	18d3      	adds	r3, r2, r3
 8008c84:	e018      	b.n	8008cb8 <rshift+0x7c>
 8008c86:	2120      	movs	r1, #32
 8008c88:	9e01      	ldr	r6, [sp, #4]
 8008c8a:	9f01      	ldr	r7, [sp, #4]
 8008c8c:	1b89      	subs	r1, r1, r6
 8008c8e:	9e00      	ldr	r6, [sp, #0]
 8008c90:	9103      	str	r1, [sp, #12]
 8008c92:	ce02      	ldmia	r6!, {r1}
 8008c94:	4694      	mov	ip, r2
 8008c96:	40f9      	lsrs	r1, r7
 8008c98:	42b5      	cmp	r5, r6
 8008c9a:	d816      	bhi.n	8008cca <rshift+0x8e>
 8008c9c:	9e00      	ldr	r6, [sp, #0]
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	3601      	adds	r6, #1
 8008ca2:	42b5      	cmp	r5, r6
 8008ca4:	d303      	bcc.n	8008cae <rshift+0x72>
 8008ca6:	9b02      	ldr	r3, [sp, #8]
 8008ca8:	1ae3      	subs	r3, r4, r3
 8008caa:	009b      	lsls	r3, r3, #2
 8008cac:	3b04      	subs	r3, #4
 8008cae:	18d3      	adds	r3, r2, r3
 8008cb0:	6019      	str	r1, [r3, #0]
 8008cb2:	2900      	cmp	r1, #0
 8008cb4:	d000      	beq.n	8008cb8 <rshift+0x7c>
 8008cb6:	3304      	adds	r3, #4
 8008cb8:	1a99      	subs	r1, r3, r2
 8008cba:	1089      	asrs	r1, r1, #2
 8008cbc:	6101      	str	r1, [r0, #16]
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d101      	bne.n	8008cc6 <rshift+0x8a>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	6143      	str	r3, [r0, #20]
 8008cc6:	b005      	add	sp, #20
 8008cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cca:	6837      	ldr	r7, [r6, #0]
 8008ccc:	9b03      	ldr	r3, [sp, #12]
 8008cce:	409f      	lsls	r7, r3
 8008cd0:	430f      	orrs	r7, r1
 8008cd2:	4661      	mov	r1, ip
 8008cd4:	c180      	stmia	r1!, {r7}
 8008cd6:	468c      	mov	ip, r1
 8008cd8:	9b01      	ldr	r3, [sp, #4]
 8008cda:	ce02      	ldmia	r6!, {r1}
 8008cdc:	40d9      	lsrs	r1, r3
 8008cde:	e7db      	b.n	8008c98 <rshift+0x5c>
 8008ce0:	c980      	ldmia	r1!, {r7}
 8008ce2:	c680      	stmia	r6!, {r7}
 8008ce4:	e7c3      	b.n	8008c6e <rshift+0x32>

08008ce6 <__hexdig_fun>:
 8008ce6:	0002      	movs	r2, r0
 8008ce8:	3a30      	subs	r2, #48	; 0x30
 8008cea:	0003      	movs	r3, r0
 8008cec:	2a09      	cmp	r2, #9
 8008cee:	d802      	bhi.n	8008cf6 <__hexdig_fun+0x10>
 8008cf0:	3b20      	subs	r3, #32
 8008cf2:	b2d8      	uxtb	r0, r3
 8008cf4:	4770      	bx	lr
 8008cf6:	0002      	movs	r2, r0
 8008cf8:	3a61      	subs	r2, #97	; 0x61
 8008cfa:	2a05      	cmp	r2, #5
 8008cfc:	d801      	bhi.n	8008d02 <__hexdig_fun+0x1c>
 8008cfe:	3b47      	subs	r3, #71	; 0x47
 8008d00:	e7f7      	b.n	8008cf2 <__hexdig_fun+0xc>
 8008d02:	001a      	movs	r2, r3
 8008d04:	3a41      	subs	r2, #65	; 0x41
 8008d06:	2000      	movs	r0, #0
 8008d08:	2a05      	cmp	r2, #5
 8008d0a:	d8f3      	bhi.n	8008cf4 <__hexdig_fun+0xe>
 8008d0c:	3b27      	subs	r3, #39	; 0x27
 8008d0e:	e7f0      	b.n	8008cf2 <__hexdig_fun+0xc>

08008d10 <__gethex>:
 8008d10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d12:	b089      	sub	sp, #36	; 0x24
 8008d14:	9307      	str	r3, [sp, #28]
 8008d16:	2302      	movs	r3, #2
 8008d18:	9201      	str	r2, [sp, #4]
 8008d1a:	680a      	ldr	r2, [r1, #0]
 8008d1c:	425b      	negs	r3, r3
 8008d1e:	9003      	str	r0, [sp, #12]
 8008d20:	9106      	str	r1, [sp, #24]
 8008d22:	1c96      	adds	r6, r2, #2
 8008d24:	1a9b      	subs	r3, r3, r2
 8008d26:	199a      	adds	r2, r3, r6
 8008d28:	9600      	str	r6, [sp, #0]
 8008d2a:	9205      	str	r2, [sp, #20]
 8008d2c:	9a00      	ldr	r2, [sp, #0]
 8008d2e:	3601      	adds	r6, #1
 8008d30:	7810      	ldrb	r0, [r2, #0]
 8008d32:	2830      	cmp	r0, #48	; 0x30
 8008d34:	d0f7      	beq.n	8008d26 <__gethex+0x16>
 8008d36:	f7ff ffd6 	bl	8008ce6 <__hexdig_fun>
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	001d      	movs	r5, r3
 8008d3e:	9302      	str	r3, [sp, #8]
 8008d40:	4298      	cmp	r0, r3
 8008d42:	d11d      	bne.n	8008d80 <__gethex+0x70>
 8008d44:	2201      	movs	r2, #1
 8008d46:	49a6      	ldr	r1, [pc, #664]	; (8008fe0 <__gethex+0x2d0>)
 8008d48:	9800      	ldr	r0, [sp, #0]
 8008d4a:	f7ff fd6d 	bl	8008828 <strncmp>
 8008d4e:	0007      	movs	r7, r0
 8008d50:	42a8      	cmp	r0, r5
 8008d52:	d169      	bne.n	8008e28 <__gethex+0x118>
 8008d54:	9b00      	ldr	r3, [sp, #0]
 8008d56:	0034      	movs	r4, r6
 8008d58:	7858      	ldrb	r0, [r3, #1]
 8008d5a:	f7ff ffc4 	bl	8008ce6 <__hexdig_fun>
 8008d5e:	2301      	movs	r3, #1
 8008d60:	9302      	str	r3, [sp, #8]
 8008d62:	42a8      	cmp	r0, r5
 8008d64:	d02f      	beq.n	8008dc6 <__gethex+0xb6>
 8008d66:	9600      	str	r6, [sp, #0]
 8008d68:	9b00      	ldr	r3, [sp, #0]
 8008d6a:	7818      	ldrb	r0, [r3, #0]
 8008d6c:	2830      	cmp	r0, #48	; 0x30
 8008d6e:	d009      	beq.n	8008d84 <__gethex+0x74>
 8008d70:	f7ff ffb9 	bl	8008ce6 <__hexdig_fun>
 8008d74:	4242      	negs	r2, r0
 8008d76:	4142      	adcs	r2, r0
 8008d78:	2301      	movs	r3, #1
 8008d7a:	0035      	movs	r5, r6
 8008d7c:	9202      	str	r2, [sp, #8]
 8008d7e:	9305      	str	r3, [sp, #20]
 8008d80:	9c00      	ldr	r4, [sp, #0]
 8008d82:	e004      	b.n	8008d8e <__gethex+0x7e>
 8008d84:	9b00      	ldr	r3, [sp, #0]
 8008d86:	3301      	adds	r3, #1
 8008d88:	9300      	str	r3, [sp, #0]
 8008d8a:	e7ed      	b.n	8008d68 <__gethex+0x58>
 8008d8c:	3401      	adds	r4, #1
 8008d8e:	7820      	ldrb	r0, [r4, #0]
 8008d90:	f7ff ffa9 	bl	8008ce6 <__hexdig_fun>
 8008d94:	1e07      	subs	r7, r0, #0
 8008d96:	d1f9      	bne.n	8008d8c <__gethex+0x7c>
 8008d98:	2201      	movs	r2, #1
 8008d9a:	0020      	movs	r0, r4
 8008d9c:	4990      	ldr	r1, [pc, #576]	; (8008fe0 <__gethex+0x2d0>)
 8008d9e:	f7ff fd43 	bl	8008828 <strncmp>
 8008da2:	2800      	cmp	r0, #0
 8008da4:	d10d      	bne.n	8008dc2 <__gethex+0xb2>
 8008da6:	2d00      	cmp	r5, #0
 8008da8:	d106      	bne.n	8008db8 <__gethex+0xa8>
 8008daa:	3401      	adds	r4, #1
 8008dac:	0025      	movs	r5, r4
 8008dae:	7820      	ldrb	r0, [r4, #0]
 8008db0:	f7ff ff99 	bl	8008ce6 <__hexdig_fun>
 8008db4:	2800      	cmp	r0, #0
 8008db6:	d102      	bne.n	8008dbe <__gethex+0xae>
 8008db8:	1b2d      	subs	r5, r5, r4
 8008dba:	00af      	lsls	r7, r5, #2
 8008dbc:	e003      	b.n	8008dc6 <__gethex+0xb6>
 8008dbe:	3401      	adds	r4, #1
 8008dc0:	e7f5      	b.n	8008dae <__gethex+0x9e>
 8008dc2:	2d00      	cmp	r5, #0
 8008dc4:	d1f8      	bne.n	8008db8 <__gethex+0xa8>
 8008dc6:	2220      	movs	r2, #32
 8008dc8:	7823      	ldrb	r3, [r4, #0]
 8008dca:	0026      	movs	r6, r4
 8008dcc:	4393      	bics	r3, r2
 8008dce:	2b50      	cmp	r3, #80	; 0x50
 8008dd0:	d11d      	bne.n	8008e0e <__gethex+0xfe>
 8008dd2:	7863      	ldrb	r3, [r4, #1]
 8008dd4:	2b2b      	cmp	r3, #43	; 0x2b
 8008dd6:	d02c      	beq.n	8008e32 <__gethex+0x122>
 8008dd8:	2b2d      	cmp	r3, #45	; 0x2d
 8008dda:	d02e      	beq.n	8008e3a <__gethex+0x12a>
 8008ddc:	2300      	movs	r3, #0
 8008dde:	1c66      	adds	r6, r4, #1
 8008de0:	9304      	str	r3, [sp, #16]
 8008de2:	7830      	ldrb	r0, [r6, #0]
 8008de4:	f7ff ff7f 	bl	8008ce6 <__hexdig_fun>
 8008de8:	1e43      	subs	r3, r0, #1
 8008dea:	b2db      	uxtb	r3, r3
 8008dec:	2b18      	cmp	r3, #24
 8008dee:	d82b      	bhi.n	8008e48 <__gethex+0x138>
 8008df0:	3810      	subs	r0, #16
 8008df2:	0005      	movs	r5, r0
 8008df4:	7870      	ldrb	r0, [r6, #1]
 8008df6:	f7ff ff76 	bl	8008ce6 <__hexdig_fun>
 8008dfa:	1e43      	subs	r3, r0, #1
 8008dfc:	b2db      	uxtb	r3, r3
 8008dfe:	3601      	adds	r6, #1
 8008e00:	2b18      	cmp	r3, #24
 8008e02:	d91c      	bls.n	8008e3e <__gethex+0x12e>
 8008e04:	9b04      	ldr	r3, [sp, #16]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d000      	beq.n	8008e0c <__gethex+0xfc>
 8008e0a:	426d      	negs	r5, r5
 8008e0c:	197f      	adds	r7, r7, r5
 8008e0e:	9b06      	ldr	r3, [sp, #24]
 8008e10:	601e      	str	r6, [r3, #0]
 8008e12:	9b02      	ldr	r3, [sp, #8]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d019      	beq.n	8008e4c <__gethex+0x13c>
 8008e18:	2600      	movs	r6, #0
 8008e1a:	9b05      	ldr	r3, [sp, #20]
 8008e1c:	42b3      	cmp	r3, r6
 8008e1e:	d100      	bne.n	8008e22 <__gethex+0x112>
 8008e20:	3606      	adds	r6, #6
 8008e22:	0030      	movs	r0, r6
 8008e24:	b009      	add	sp, #36	; 0x24
 8008e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e28:	2301      	movs	r3, #1
 8008e2a:	2700      	movs	r7, #0
 8008e2c:	9c00      	ldr	r4, [sp, #0]
 8008e2e:	9302      	str	r3, [sp, #8]
 8008e30:	e7c9      	b.n	8008dc6 <__gethex+0xb6>
 8008e32:	2300      	movs	r3, #0
 8008e34:	9304      	str	r3, [sp, #16]
 8008e36:	1ca6      	adds	r6, r4, #2
 8008e38:	e7d3      	b.n	8008de2 <__gethex+0xd2>
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	e7fa      	b.n	8008e34 <__gethex+0x124>
 8008e3e:	230a      	movs	r3, #10
 8008e40:	435d      	muls	r5, r3
 8008e42:	182d      	adds	r5, r5, r0
 8008e44:	3d10      	subs	r5, #16
 8008e46:	e7d5      	b.n	8008df4 <__gethex+0xe4>
 8008e48:	0026      	movs	r6, r4
 8008e4a:	e7e0      	b.n	8008e0e <__gethex+0xfe>
 8008e4c:	9b00      	ldr	r3, [sp, #0]
 8008e4e:	9902      	ldr	r1, [sp, #8]
 8008e50:	1ae3      	subs	r3, r4, r3
 8008e52:	3b01      	subs	r3, #1
 8008e54:	2b07      	cmp	r3, #7
 8008e56:	dc0a      	bgt.n	8008e6e <__gethex+0x15e>
 8008e58:	9803      	ldr	r0, [sp, #12]
 8008e5a:	f000 fa5d 	bl	8009318 <_Balloc>
 8008e5e:	1e05      	subs	r5, r0, #0
 8008e60:	d108      	bne.n	8008e74 <__gethex+0x164>
 8008e62:	002a      	movs	r2, r5
 8008e64:	21e4      	movs	r1, #228	; 0xe4
 8008e66:	4b5f      	ldr	r3, [pc, #380]	; (8008fe4 <__gethex+0x2d4>)
 8008e68:	485f      	ldr	r0, [pc, #380]	; (8008fe8 <__gethex+0x2d8>)
 8008e6a:	f003 fd19 	bl	800c8a0 <__assert_func>
 8008e6e:	3101      	adds	r1, #1
 8008e70:	105b      	asrs	r3, r3, #1
 8008e72:	e7ef      	b.n	8008e54 <__gethex+0x144>
 8008e74:	0003      	movs	r3, r0
 8008e76:	3314      	adds	r3, #20
 8008e78:	9302      	str	r3, [sp, #8]
 8008e7a:	9305      	str	r3, [sp, #20]
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	001e      	movs	r6, r3
 8008e80:	9304      	str	r3, [sp, #16]
 8008e82:	9b00      	ldr	r3, [sp, #0]
 8008e84:	42a3      	cmp	r3, r4
 8008e86:	d33f      	bcc.n	8008f08 <__gethex+0x1f8>
 8008e88:	9c05      	ldr	r4, [sp, #20]
 8008e8a:	9b02      	ldr	r3, [sp, #8]
 8008e8c:	c440      	stmia	r4!, {r6}
 8008e8e:	1ae4      	subs	r4, r4, r3
 8008e90:	10a4      	asrs	r4, r4, #2
 8008e92:	0030      	movs	r0, r6
 8008e94:	612c      	str	r4, [r5, #16]
 8008e96:	f000 fb01 	bl	800949c <__hi0bits>
 8008e9a:	9b01      	ldr	r3, [sp, #4]
 8008e9c:	0164      	lsls	r4, r4, #5
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	1a26      	subs	r6, r4, r0
 8008ea2:	9300      	str	r3, [sp, #0]
 8008ea4:	429e      	cmp	r6, r3
 8008ea6:	dd51      	ble.n	8008f4c <__gethex+0x23c>
 8008ea8:	1af6      	subs	r6, r6, r3
 8008eaa:	0031      	movs	r1, r6
 8008eac:	0028      	movs	r0, r5
 8008eae:	f000 fe7b 	bl	8009ba8 <__any_on>
 8008eb2:	1e04      	subs	r4, r0, #0
 8008eb4:	d016      	beq.n	8008ee4 <__gethex+0x1d4>
 8008eb6:	2401      	movs	r4, #1
 8008eb8:	231f      	movs	r3, #31
 8008eba:	0020      	movs	r0, r4
 8008ebc:	1e72      	subs	r2, r6, #1
 8008ebe:	4013      	ands	r3, r2
 8008ec0:	4098      	lsls	r0, r3
 8008ec2:	0003      	movs	r3, r0
 8008ec4:	1151      	asrs	r1, r2, #5
 8008ec6:	9802      	ldr	r0, [sp, #8]
 8008ec8:	0089      	lsls	r1, r1, #2
 8008eca:	5809      	ldr	r1, [r1, r0]
 8008ecc:	4219      	tst	r1, r3
 8008ece:	d009      	beq.n	8008ee4 <__gethex+0x1d4>
 8008ed0:	42a2      	cmp	r2, r4
 8008ed2:	dd06      	ble.n	8008ee2 <__gethex+0x1d2>
 8008ed4:	0028      	movs	r0, r5
 8008ed6:	1eb1      	subs	r1, r6, #2
 8008ed8:	f000 fe66 	bl	8009ba8 <__any_on>
 8008edc:	3402      	adds	r4, #2
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	d100      	bne.n	8008ee4 <__gethex+0x1d4>
 8008ee2:	2402      	movs	r4, #2
 8008ee4:	0031      	movs	r1, r6
 8008ee6:	0028      	movs	r0, r5
 8008ee8:	f7ff fea8 	bl	8008c3c <rshift>
 8008eec:	19bf      	adds	r7, r7, r6
 8008eee:	9b01      	ldr	r3, [sp, #4]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	42bb      	cmp	r3, r7
 8008ef4:	da3a      	bge.n	8008f6c <__gethex+0x25c>
 8008ef6:	0029      	movs	r1, r5
 8008ef8:	9803      	ldr	r0, [sp, #12]
 8008efa:	f000 fa35 	bl	8009368 <_Bfree>
 8008efe:	2300      	movs	r3, #0
 8008f00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f02:	26a3      	movs	r6, #163	; 0xa3
 8008f04:	6013      	str	r3, [r2, #0]
 8008f06:	e78c      	b.n	8008e22 <__gethex+0x112>
 8008f08:	3c01      	subs	r4, #1
 8008f0a:	7823      	ldrb	r3, [r4, #0]
 8008f0c:	2b2e      	cmp	r3, #46	; 0x2e
 8008f0e:	d012      	beq.n	8008f36 <__gethex+0x226>
 8008f10:	9b04      	ldr	r3, [sp, #16]
 8008f12:	2b20      	cmp	r3, #32
 8008f14:	d104      	bne.n	8008f20 <__gethex+0x210>
 8008f16:	9b05      	ldr	r3, [sp, #20]
 8008f18:	c340      	stmia	r3!, {r6}
 8008f1a:	2600      	movs	r6, #0
 8008f1c:	9305      	str	r3, [sp, #20]
 8008f1e:	9604      	str	r6, [sp, #16]
 8008f20:	7820      	ldrb	r0, [r4, #0]
 8008f22:	f7ff fee0 	bl	8008ce6 <__hexdig_fun>
 8008f26:	230f      	movs	r3, #15
 8008f28:	4018      	ands	r0, r3
 8008f2a:	9b04      	ldr	r3, [sp, #16]
 8008f2c:	4098      	lsls	r0, r3
 8008f2e:	3304      	adds	r3, #4
 8008f30:	4306      	orrs	r6, r0
 8008f32:	9304      	str	r3, [sp, #16]
 8008f34:	e7a5      	b.n	8008e82 <__gethex+0x172>
 8008f36:	9b00      	ldr	r3, [sp, #0]
 8008f38:	42a3      	cmp	r3, r4
 8008f3a:	d8e9      	bhi.n	8008f10 <__gethex+0x200>
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	0020      	movs	r0, r4
 8008f40:	4927      	ldr	r1, [pc, #156]	; (8008fe0 <__gethex+0x2d0>)
 8008f42:	f7ff fc71 	bl	8008828 <strncmp>
 8008f46:	2800      	cmp	r0, #0
 8008f48:	d1e2      	bne.n	8008f10 <__gethex+0x200>
 8008f4a:	e79a      	b.n	8008e82 <__gethex+0x172>
 8008f4c:	9b00      	ldr	r3, [sp, #0]
 8008f4e:	2400      	movs	r4, #0
 8008f50:	429e      	cmp	r6, r3
 8008f52:	dacc      	bge.n	8008eee <__gethex+0x1de>
 8008f54:	1b9e      	subs	r6, r3, r6
 8008f56:	0029      	movs	r1, r5
 8008f58:	0032      	movs	r2, r6
 8008f5a:	9803      	ldr	r0, [sp, #12]
 8008f5c:	f000 fbf0 	bl	8009740 <__lshift>
 8008f60:	0003      	movs	r3, r0
 8008f62:	3314      	adds	r3, #20
 8008f64:	0005      	movs	r5, r0
 8008f66:	1bbf      	subs	r7, r7, r6
 8008f68:	9302      	str	r3, [sp, #8]
 8008f6a:	e7c0      	b.n	8008eee <__gethex+0x1de>
 8008f6c:	9b01      	ldr	r3, [sp, #4]
 8008f6e:	685e      	ldr	r6, [r3, #4]
 8008f70:	42be      	cmp	r6, r7
 8008f72:	dd70      	ble.n	8009056 <__gethex+0x346>
 8008f74:	9b00      	ldr	r3, [sp, #0]
 8008f76:	1bf6      	subs	r6, r6, r7
 8008f78:	42b3      	cmp	r3, r6
 8008f7a:	dc37      	bgt.n	8008fec <__gethex+0x2dc>
 8008f7c:	9b01      	ldr	r3, [sp, #4]
 8008f7e:	68db      	ldr	r3, [r3, #12]
 8008f80:	2b02      	cmp	r3, #2
 8008f82:	d024      	beq.n	8008fce <__gethex+0x2be>
 8008f84:	2b03      	cmp	r3, #3
 8008f86:	d026      	beq.n	8008fd6 <__gethex+0x2c6>
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	d117      	bne.n	8008fbc <__gethex+0x2ac>
 8008f8c:	9b00      	ldr	r3, [sp, #0]
 8008f8e:	42b3      	cmp	r3, r6
 8008f90:	d114      	bne.n	8008fbc <__gethex+0x2ac>
 8008f92:	2b01      	cmp	r3, #1
 8008f94:	d10b      	bne.n	8008fae <__gethex+0x29e>
 8008f96:	9b01      	ldr	r3, [sp, #4]
 8008f98:	9a07      	ldr	r2, [sp, #28]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	2662      	movs	r6, #98	; 0x62
 8008f9e:	6013      	str	r3, [r2, #0]
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	9a02      	ldr	r2, [sp, #8]
 8008fa4:	612b      	str	r3, [r5, #16]
 8008fa6:	6013      	str	r3, [r2, #0]
 8008fa8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008faa:	601d      	str	r5, [r3, #0]
 8008fac:	e739      	b.n	8008e22 <__gethex+0x112>
 8008fae:	9900      	ldr	r1, [sp, #0]
 8008fb0:	0028      	movs	r0, r5
 8008fb2:	3901      	subs	r1, #1
 8008fb4:	f000 fdf8 	bl	8009ba8 <__any_on>
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	d1ec      	bne.n	8008f96 <__gethex+0x286>
 8008fbc:	0029      	movs	r1, r5
 8008fbe:	9803      	ldr	r0, [sp, #12]
 8008fc0:	f000 f9d2 	bl	8009368 <_Bfree>
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008fc8:	2650      	movs	r6, #80	; 0x50
 8008fca:	6013      	str	r3, [r2, #0]
 8008fcc:	e729      	b.n	8008e22 <__gethex+0x112>
 8008fce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d1f3      	bne.n	8008fbc <__gethex+0x2ac>
 8008fd4:	e7df      	b.n	8008f96 <__gethex+0x286>
 8008fd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d1dc      	bne.n	8008f96 <__gethex+0x286>
 8008fdc:	e7ee      	b.n	8008fbc <__gethex+0x2ac>
 8008fde:	46c0      	nop			; (mov r8, r8)
 8008fe0:	0800f4a4 	.word	0x0800f4a4
 8008fe4:	0800f601 	.word	0x0800f601
 8008fe8:	0800f612 	.word	0x0800f612
 8008fec:	1e77      	subs	r7, r6, #1
 8008fee:	2c00      	cmp	r4, #0
 8008ff0:	d12f      	bne.n	8009052 <__gethex+0x342>
 8008ff2:	2f00      	cmp	r7, #0
 8008ff4:	d004      	beq.n	8009000 <__gethex+0x2f0>
 8008ff6:	0039      	movs	r1, r7
 8008ff8:	0028      	movs	r0, r5
 8008ffa:	f000 fdd5 	bl	8009ba8 <__any_on>
 8008ffe:	0004      	movs	r4, r0
 8009000:	231f      	movs	r3, #31
 8009002:	117a      	asrs	r2, r7, #5
 8009004:	401f      	ands	r7, r3
 8009006:	3b1e      	subs	r3, #30
 8009008:	40bb      	lsls	r3, r7
 800900a:	9902      	ldr	r1, [sp, #8]
 800900c:	0092      	lsls	r2, r2, #2
 800900e:	5852      	ldr	r2, [r2, r1]
 8009010:	421a      	tst	r2, r3
 8009012:	d001      	beq.n	8009018 <__gethex+0x308>
 8009014:	2302      	movs	r3, #2
 8009016:	431c      	orrs	r4, r3
 8009018:	9b00      	ldr	r3, [sp, #0]
 800901a:	0031      	movs	r1, r6
 800901c:	1b9b      	subs	r3, r3, r6
 800901e:	2602      	movs	r6, #2
 8009020:	0028      	movs	r0, r5
 8009022:	9300      	str	r3, [sp, #0]
 8009024:	f7ff fe0a 	bl	8008c3c <rshift>
 8009028:	9b01      	ldr	r3, [sp, #4]
 800902a:	685f      	ldr	r7, [r3, #4]
 800902c:	2c00      	cmp	r4, #0
 800902e:	d041      	beq.n	80090b4 <__gethex+0x3a4>
 8009030:	9b01      	ldr	r3, [sp, #4]
 8009032:	68db      	ldr	r3, [r3, #12]
 8009034:	2b02      	cmp	r3, #2
 8009036:	d010      	beq.n	800905a <__gethex+0x34a>
 8009038:	2b03      	cmp	r3, #3
 800903a:	d012      	beq.n	8009062 <__gethex+0x352>
 800903c:	2b01      	cmp	r3, #1
 800903e:	d106      	bne.n	800904e <__gethex+0x33e>
 8009040:	07a2      	lsls	r2, r4, #30
 8009042:	d504      	bpl.n	800904e <__gethex+0x33e>
 8009044:	9a02      	ldr	r2, [sp, #8]
 8009046:	6812      	ldr	r2, [r2, #0]
 8009048:	4314      	orrs	r4, r2
 800904a:	421c      	tst	r4, r3
 800904c:	d10c      	bne.n	8009068 <__gethex+0x358>
 800904e:	2310      	movs	r3, #16
 8009050:	e02f      	b.n	80090b2 <__gethex+0x3a2>
 8009052:	2401      	movs	r4, #1
 8009054:	e7d4      	b.n	8009000 <__gethex+0x2f0>
 8009056:	2601      	movs	r6, #1
 8009058:	e7e8      	b.n	800902c <__gethex+0x31c>
 800905a:	2301      	movs	r3, #1
 800905c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800905e:	1a9b      	subs	r3, r3, r2
 8009060:	930f      	str	r3, [sp, #60]	; 0x3c
 8009062:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009064:	2b00      	cmp	r3, #0
 8009066:	d0f2      	beq.n	800904e <__gethex+0x33e>
 8009068:	692b      	ldr	r3, [r5, #16]
 800906a:	2000      	movs	r0, #0
 800906c:	9302      	str	r3, [sp, #8]
 800906e:	009b      	lsls	r3, r3, #2
 8009070:	9304      	str	r3, [sp, #16]
 8009072:	002b      	movs	r3, r5
 8009074:	9a04      	ldr	r2, [sp, #16]
 8009076:	3314      	adds	r3, #20
 8009078:	1899      	adds	r1, r3, r2
 800907a:	681a      	ldr	r2, [r3, #0]
 800907c:	1c54      	adds	r4, r2, #1
 800907e:	d01e      	beq.n	80090be <__gethex+0x3ae>
 8009080:	3201      	adds	r2, #1
 8009082:	601a      	str	r2, [r3, #0]
 8009084:	002b      	movs	r3, r5
 8009086:	3314      	adds	r3, #20
 8009088:	2e02      	cmp	r6, #2
 800908a:	d141      	bne.n	8009110 <__gethex+0x400>
 800908c:	9a01      	ldr	r2, [sp, #4]
 800908e:	9900      	ldr	r1, [sp, #0]
 8009090:	6812      	ldr	r2, [r2, #0]
 8009092:	3a01      	subs	r2, #1
 8009094:	428a      	cmp	r2, r1
 8009096:	d10b      	bne.n	80090b0 <__gethex+0x3a0>
 8009098:	221f      	movs	r2, #31
 800909a:	9800      	ldr	r0, [sp, #0]
 800909c:	1149      	asrs	r1, r1, #5
 800909e:	4002      	ands	r2, r0
 80090a0:	2001      	movs	r0, #1
 80090a2:	0004      	movs	r4, r0
 80090a4:	4094      	lsls	r4, r2
 80090a6:	0089      	lsls	r1, r1, #2
 80090a8:	58cb      	ldr	r3, [r1, r3]
 80090aa:	4223      	tst	r3, r4
 80090ac:	d000      	beq.n	80090b0 <__gethex+0x3a0>
 80090ae:	2601      	movs	r6, #1
 80090b0:	2320      	movs	r3, #32
 80090b2:	431e      	orrs	r6, r3
 80090b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090b6:	601d      	str	r5, [r3, #0]
 80090b8:	9b07      	ldr	r3, [sp, #28]
 80090ba:	601f      	str	r7, [r3, #0]
 80090bc:	e6b1      	b.n	8008e22 <__gethex+0x112>
 80090be:	c301      	stmia	r3!, {r0}
 80090c0:	4299      	cmp	r1, r3
 80090c2:	d8da      	bhi.n	800907a <__gethex+0x36a>
 80090c4:	68ab      	ldr	r3, [r5, #8]
 80090c6:	9a02      	ldr	r2, [sp, #8]
 80090c8:	429a      	cmp	r2, r3
 80090ca:	db18      	blt.n	80090fe <__gethex+0x3ee>
 80090cc:	6869      	ldr	r1, [r5, #4]
 80090ce:	9803      	ldr	r0, [sp, #12]
 80090d0:	3101      	adds	r1, #1
 80090d2:	f000 f921 	bl	8009318 <_Balloc>
 80090d6:	1e04      	subs	r4, r0, #0
 80090d8:	d104      	bne.n	80090e4 <__gethex+0x3d4>
 80090da:	0022      	movs	r2, r4
 80090dc:	2184      	movs	r1, #132	; 0x84
 80090de:	4b1c      	ldr	r3, [pc, #112]	; (8009150 <__gethex+0x440>)
 80090e0:	481c      	ldr	r0, [pc, #112]	; (8009154 <__gethex+0x444>)
 80090e2:	e6c2      	b.n	8008e6a <__gethex+0x15a>
 80090e4:	0029      	movs	r1, r5
 80090e6:	692a      	ldr	r2, [r5, #16]
 80090e8:	310c      	adds	r1, #12
 80090ea:	3202      	adds	r2, #2
 80090ec:	0092      	lsls	r2, r2, #2
 80090ee:	300c      	adds	r0, #12
 80090f0:	f7ff fc77 	bl	80089e2 <memcpy>
 80090f4:	0029      	movs	r1, r5
 80090f6:	9803      	ldr	r0, [sp, #12]
 80090f8:	f000 f936 	bl	8009368 <_Bfree>
 80090fc:	0025      	movs	r5, r4
 80090fe:	692b      	ldr	r3, [r5, #16]
 8009100:	1c5a      	adds	r2, r3, #1
 8009102:	612a      	str	r2, [r5, #16]
 8009104:	2201      	movs	r2, #1
 8009106:	3304      	adds	r3, #4
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	18eb      	adds	r3, r5, r3
 800910c:	605a      	str	r2, [r3, #4]
 800910e:	e7b9      	b.n	8009084 <__gethex+0x374>
 8009110:	692a      	ldr	r2, [r5, #16]
 8009112:	9902      	ldr	r1, [sp, #8]
 8009114:	428a      	cmp	r2, r1
 8009116:	dd09      	ble.n	800912c <__gethex+0x41c>
 8009118:	2101      	movs	r1, #1
 800911a:	0028      	movs	r0, r5
 800911c:	f7ff fd8e 	bl	8008c3c <rshift>
 8009120:	9b01      	ldr	r3, [sp, #4]
 8009122:	3701      	adds	r7, #1
 8009124:	689b      	ldr	r3, [r3, #8]
 8009126:	42bb      	cmp	r3, r7
 8009128:	dac1      	bge.n	80090ae <__gethex+0x39e>
 800912a:	e6e4      	b.n	8008ef6 <__gethex+0x1e6>
 800912c:	221f      	movs	r2, #31
 800912e:	9c00      	ldr	r4, [sp, #0]
 8009130:	9900      	ldr	r1, [sp, #0]
 8009132:	2601      	movs	r6, #1
 8009134:	4014      	ands	r4, r2
 8009136:	4211      	tst	r1, r2
 8009138:	d0ba      	beq.n	80090b0 <__gethex+0x3a0>
 800913a:	9a04      	ldr	r2, [sp, #16]
 800913c:	189b      	adds	r3, r3, r2
 800913e:	3b04      	subs	r3, #4
 8009140:	6818      	ldr	r0, [r3, #0]
 8009142:	f000 f9ab 	bl	800949c <__hi0bits>
 8009146:	2320      	movs	r3, #32
 8009148:	1b1b      	subs	r3, r3, r4
 800914a:	4298      	cmp	r0, r3
 800914c:	dbe4      	blt.n	8009118 <__gethex+0x408>
 800914e:	e7af      	b.n	80090b0 <__gethex+0x3a0>
 8009150:	0800f601 	.word	0x0800f601
 8009154:	0800f612 	.word	0x0800f612

08009158 <L_shift>:
 8009158:	2308      	movs	r3, #8
 800915a:	b570      	push	{r4, r5, r6, lr}
 800915c:	2520      	movs	r5, #32
 800915e:	1a9a      	subs	r2, r3, r2
 8009160:	0092      	lsls	r2, r2, #2
 8009162:	1aad      	subs	r5, r5, r2
 8009164:	6843      	ldr	r3, [r0, #4]
 8009166:	6804      	ldr	r4, [r0, #0]
 8009168:	001e      	movs	r6, r3
 800916a:	40ae      	lsls	r6, r5
 800916c:	40d3      	lsrs	r3, r2
 800916e:	4334      	orrs	r4, r6
 8009170:	6004      	str	r4, [r0, #0]
 8009172:	6043      	str	r3, [r0, #4]
 8009174:	3004      	adds	r0, #4
 8009176:	4288      	cmp	r0, r1
 8009178:	d3f4      	bcc.n	8009164 <L_shift+0xc>
 800917a:	bd70      	pop	{r4, r5, r6, pc}

0800917c <__match>:
 800917c:	b530      	push	{r4, r5, lr}
 800917e:	6803      	ldr	r3, [r0, #0]
 8009180:	780c      	ldrb	r4, [r1, #0]
 8009182:	3301      	adds	r3, #1
 8009184:	2c00      	cmp	r4, #0
 8009186:	d102      	bne.n	800918e <__match+0x12>
 8009188:	6003      	str	r3, [r0, #0]
 800918a:	2001      	movs	r0, #1
 800918c:	bd30      	pop	{r4, r5, pc}
 800918e:	781a      	ldrb	r2, [r3, #0]
 8009190:	0015      	movs	r5, r2
 8009192:	3d41      	subs	r5, #65	; 0x41
 8009194:	2d19      	cmp	r5, #25
 8009196:	d800      	bhi.n	800919a <__match+0x1e>
 8009198:	3220      	adds	r2, #32
 800919a:	3101      	adds	r1, #1
 800919c:	42a2      	cmp	r2, r4
 800919e:	d0ef      	beq.n	8009180 <__match+0x4>
 80091a0:	2000      	movs	r0, #0
 80091a2:	e7f3      	b.n	800918c <__match+0x10>

080091a4 <__hexnan>:
 80091a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091a6:	680b      	ldr	r3, [r1, #0]
 80091a8:	b08b      	sub	sp, #44	; 0x2c
 80091aa:	9201      	str	r2, [sp, #4]
 80091ac:	9901      	ldr	r1, [sp, #4]
 80091ae:	115a      	asrs	r2, r3, #5
 80091b0:	0092      	lsls	r2, r2, #2
 80091b2:	188a      	adds	r2, r1, r2
 80091b4:	9202      	str	r2, [sp, #8]
 80091b6:	0019      	movs	r1, r3
 80091b8:	221f      	movs	r2, #31
 80091ba:	4011      	ands	r1, r2
 80091bc:	9008      	str	r0, [sp, #32]
 80091be:	9106      	str	r1, [sp, #24]
 80091c0:	4213      	tst	r3, r2
 80091c2:	d002      	beq.n	80091ca <__hexnan+0x26>
 80091c4:	9b02      	ldr	r3, [sp, #8]
 80091c6:	3304      	adds	r3, #4
 80091c8:	9302      	str	r3, [sp, #8]
 80091ca:	9b02      	ldr	r3, [sp, #8]
 80091cc:	2500      	movs	r5, #0
 80091ce:	1f1f      	subs	r7, r3, #4
 80091d0:	003e      	movs	r6, r7
 80091d2:	003c      	movs	r4, r7
 80091d4:	9b08      	ldr	r3, [sp, #32]
 80091d6:	603d      	str	r5, [r7, #0]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	9507      	str	r5, [sp, #28]
 80091dc:	9305      	str	r3, [sp, #20]
 80091de:	9503      	str	r5, [sp, #12]
 80091e0:	9b05      	ldr	r3, [sp, #20]
 80091e2:	3301      	adds	r3, #1
 80091e4:	9309      	str	r3, [sp, #36]	; 0x24
 80091e6:	9b05      	ldr	r3, [sp, #20]
 80091e8:	785b      	ldrb	r3, [r3, #1]
 80091ea:	9304      	str	r3, [sp, #16]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d028      	beq.n	8009242 <__hexnan+0x9e>
 80091f0:	9804      	ldr	r0, [sp, #16]
 80091f2:	f7ff fd78 	bl	8008ce6 <__hexdig_fun>
 80091f6:	2800      	cmp	r0, #0
 80091f8:	d154      	bne.n	80092a4 <__hexnan+0x100>
 80091fa:	9b04      	ldr	r3, [sp, #16]
 80091fc:	2b20      	cmp	r3, #32
 80091fe:	d819      	bhi.n	8009234 <__hexnan+0x90>
 8009200:	9b03      	ldr	r3, [sp, #12]
 8009202:	9a07      	ldr	r2, [sp, #28]
 8009204:	4293      	cmp	r3, r2
 8009206:	dd12      	ble.n	800922e <__hexnan+0x8a>
 8009208:	42b4      	cmp	r4, r6
 800920a:	d206      	bcs.n	800921a <__hexnan+0x76>
 800920c:	2d07      	cmp	r5, #7
 800920e:	dc04      	bgt.n	800921a <__hexnan+0x76>
 8009210:	002a      	movs	r2, r5
 8009212:	0031      	movs	r1, r6
 8009214:	0020      	movs	r0, r4
 8009216:	f7ff ff9f 	bl	8009158 <L_shift>
 800921a:	9b01      	ldr	r3, [sp, #4]
 800921c:	2508      	movs	r5, #8
 800921e:	429c      	cmp	r4, r3
 8009220:	d905      	bls.n	800922e <__hexnan+0x8a>
 8009222:	1f26      	subs	r6, r4, #4
 8009224:	2500      	movs	r5, #0
 8009226:	0034      	movs	r4, r6
 8009228:	9b03      	ldr	r3, [sp, #12]
 800922a:	6035      	str	r5, [r6, #0]
 800922c:	9307      	str	r3, [sp, #28]
 800922e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009230:	9305      	str	r3, [sp, #20]
 8009232:	e7d5      	b.n	80091e0 <__hexnan+0x3c>
 8009234:	9b04      	ldr	r3, [sp, #16]
 8009236:	2b29      	cmp	r3, #41	; 0x29
 8009238:	d159      	bne.n	80092ee <__hexnan+0x14a>
 800923a:	9b05      	ldr	r3, [sp, #20]
 800923c:	9a08      	ldr	r2, [sp, #32]
 800923e:	3302      	adds	r3, #2
 8009240:	6013      	str	r3, [r2, #0]
 8009242:	9b03      	ldr	r3, [sp, #12]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d052      	beq.n	80092ee <__hexnan+0x14a>
 8009248:	42b4      	cmp	r4, r6
 800924a:	d206      	bcs.n	800925a <__hexnan+0xb6>
 800924c:	2d07      	cmp	r5, #7
 800924e:	dc04      	bgt.n	800925a <__hexnan+0xb6>
 8009250:	002a      	movs	r2, r5
 8009252:	0031      	movs	r1, r6
 8009254:	0020      	movs	r0, r4
 8009256:	f7ff ff7f 	bl	8009158 <L_shift>
 800925a:	9b01      	ldr	r3, [sp, #4]
 800925c:	429c      	cmp	r4, r3
 800925e:	d935      	bls.n	80092cc <__hexnan+0x128>
 8009260:	001a      	movs	r2, r3
 8009262:	0023      	movs	r3, r4
 8009264:	cb02      	ldmia	r3!, {r1}
 8009266:	c202      	stmia	r2!, {r1}
 8009268:	429f      	cmp	r7, r3
 800926a:	d2fb      	bcs.n	8009264 <__hexnan+0xc0>
 800926c:	9b02      	ldr	r3, [sp, #8]
 800926e:	1c62      	adds	r2, r4, #1
 8009270:	1ed9      	subs	r1, r3, #3
 8009272:	2304      	movs	r3, #4
 8009274:	4291      	cmp	r1, r2
 8009276:	d305      	bcc.n	8009284 <__hexnan+0xe0>
 8009278:	9b02      	ldr	r3, [sp, #8]
 800927a:	3b04      	subs	r3, #4
 800927c:	1b1b      	subs	r3, r3, r4
 800927e:	089b      	lsrs	r3, r3, #2
 8009280:	3301      	adds	r3, #1
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	9a01      	ldr	r2, [sp, #4]
 8009286:	18d3      	adds	r3, r2, r3
 8009288:	2200      	movs	r2, #0
 800928a:	c304      	stmia	r3!, {r2}
 800928c:	429f      	cmp	r7, r3
 800928e:	d2fc      	bcs.n	800928a <__hexnan+0xe6>
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d104      	bne.n	80092a0 <__hexnan+0xfc>
 8009296:	9b01      	ldr	r3, [sp, #4]
 8009298:	429f      	cmp	r7, r3
 800929a:	d126      	bne.n	80092ea <__hexnan+0x146>
 800929c:	2301      	movs	r3, #1
 800929e:	603b      	str	r3, [r7, #0]
 80092a0:	2005      	movs	r0, #5
 80092a2:	e025      	b.n	80092f0 <__hexnan+0x14c>
 80092a4:	9b03      	ldr	r3, [sp, #12]
 80092a6:	3501      	adds	r5, #1
 80092a8:	3301      	adds	r3, #1
 80092aa:	9303      	str	r3, [sp, #12]
 80092ac:	2d08      	cmp	r5, #8
 80092ae:	dd06      	ble.n	80092be <__hexnan+0x11a>
 80092b0:	9b01      	ldr	r3, [sp, #4]
 80092b2:	429c      	cmp	r4, r3
 80092b4:	d9bb      	bls.n	800922e <__hexnan+0x8a>
 80092b6:	2300      	movs	r3, #0
 80092b8:	2501      	movs	r5, #1
 80092ba:	3c04      	subs	r4, #4
 80092bc:	6023      	str	r3, [r4, #0]
 80092be:	220f      	movs	r2, #15
 80092c0:	6823      	ldr	r3, [r4, #0]
 80092c2:	4010      	ands	r0, r2
 80092c4:	011b      	lsls	r3, r3, #4
 80092c6:	4303      	orrs	r3, r0
 80092c8:	6023      	str	r3, [r4, #0]
 80092ca:	e7b0      	b.n	800922e <__hexnan+0x8a>
 80092cc:	9b06      	ldr	r3, [sp, #24]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d0de      	beq.n	8009290 <__hexnan+0xec>
 80092d2:	2320      	movs	r3, #32
 80092d4:	9a06      	ldr	r2, [sp, #24]
 80092d6:	9902      	ldr	r1, [sp, #8]
 80092d8:	1a9b      	subs	r3, r3, r2
 80092da:	2201      	movs	r2, #1
 80092dc:	4252      	negs	r2, r2
 80092de:	40da      	lsrs	r2, r3
 80092e0:	3904      	subs	r1, #4
 80092e2:	680b      	ldr	r3, [r1, #0]
 80092e4:	4013      	ands	r3, r2
 80092e6:	600b      	str	r3, [r1, #0]
 80092e8:	e7d2      	b.n	8009290 <__hexnan+0xec>
 80092ea:	3f04      	subs	r7, #4
 80092ec:	e7d0      	b.n	8009290 <__hexnan+0xec>
 80092ee:	2004      	movs	r0, #4
 80092f0:	b00b      	add	sp, #44	; 0x2c
 80092f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080092f4 <__ascii_mbtowc>:
 80092f4:	b082      	sub	sp, #8
 80092f6:	2900      	cmp	r1, #0
 80092f8:	d100      	bne.n	80092fc <__ascii_mbtowc+0x8>
 80092fa:	a901      	add	r1, sp, #4
 80092fc:	1e10      	subs	r0, r2, #0
 80092fe:	d006      	beq.n	800930e <__ascii_mbtowc+0x1a>
 8009300:	2b00      	cmp	r3, #0
 8009302:	d006      	beq.n	8009312 <__ascii_mbtowc+0x1e>
 8009304:	7813      	ldrb	r3, [r2, #0]
 8009306:	600b      	str	r3, [r1, #0]
 8009308:	7810      	ldrb	r0, [r2, #0]
 800930a:	1e43      	subs	r3, r0, #1
 800930c:	4198      	sbcs	r0, r3
 800930e:	b002      	add	sp, #8
 8009310:	4770      	bx	lr
 8009312:	2002      	movs	r0, #2
 8009314:	4240      	negs	r0, r0
 8009316:	e7fa      	b.n	800930e <__ascii_mbtowc+0x1a>

08009318 <_Balloc>:
 8009318:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800931a:	b570      	push	{r4, r5, r6, lr}
 800931c:	0006      	movs	r6, r0
 800931e:	000c      	movs	r4, r1
 8009320:	2b00      	cmp	r3, #0
 8009322:	d012      	beq.n	800934a <_Balloc+0x32>
 8009324:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8009326:	00a2      	lsls	r2, r4, #2
 8009328:	189b      	adds	r3, r3, r2
 800932a:	6818      	ldr	r0, [r3, #0]
 800932c:	2800      	cmp	r0, #0
 800932e:	d115      	bne.n	800935c <_Balloc+0x44>
 8009330:	2101      	movs	r1, #1
 8009332:	000d      	movs	r5, r1
 8009334:	40a5      	lsls	r5, r4
 8009336:	1d6a      	adds	r2, r5, #5
 8009338:	0030      	movs	r0, r6
 800933a:	0092      	lsls	r2, r2, #2
 800933c:	f003 face 	bl	800c8dc <_calloc_r>
 8009340:	2800      	cmp	r0, #0
 8009342:	d009      	beq.n	8009358 <_Balloc+0x40>
 8009344:	6044      	str	r4, [r0, #4]
 8009346:	6085      	str	r5, [r0, #8]
 8009348:	e00a      	b.n	8009360 <_Balloc+0x48>
 800934a:	2221      	movs	r2, #33	; 0x21
 800934c:	2104      	movs	r1, #4
 800934e:	f003 fac5 	bl	800c8dc <_calloc_r>
 8009352:	6470      	str	r0, [r6, #68]	; 0x44
 8009354:	2800      	cmp	r0, #0
 8009356:	d1e5      	bne.n	8009324 <_Balloc+0xc>
 8009358:	2000      	movs	r0, #0
 800935a:	bd70      	pop	{r4, r5, r6, pc}
 800935c:	6802      	ldr	r2, [r0, #0]
 800935e:	601a      	str	r2, [r3, #0]
 8009360:	2300      	movs	r3, #0
 8009362:	6103      	str	r3, [r0, #16]
 8009364:	60c3      	str	r3, [r0, #12]
 8009366:	e7f8      	b.n	800935a <_Balloc+0x42>

08009368 <_Bfree>:
 8009368:	2900      	cmp	r1, #0
 800936a:	d006      	beq.n	800937a <_Bfree+0x12>
 800936c:	684a      	ldr	r2, [r1, #4]
 800936e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009370:	0092      	lsls	r2, r2, #2
 8009372:	189b      	adds	r3, r3, r2
 8009374:	681a      	ldr	r2, [r3, #0]
 8009376:	600a      	str	r2, [r1, #0]
 8009378:	6019      	str	r1, [r3, #0]
 800937a:	4770      	bx	lr

0800937c <__multadd>:
 800937c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800937e:	000e      	movs	r6, r1
 8009380:	9001      	str	r0, [sp, #4]
 8009382:	000c      	movs	r4, r1
 8009384:	001d      	movs	r5, r3
 8009386:	2000      	movs	r0, #0
 8009388:	690f      	ldr	r7, [r1, #16]
 800938a:	3614      	adds	r6, #20
 800938c:	6833      	ldr	r3, [r6, #0]
 800938e:	3001      	adds	r0, #1
 8009390:	b299      	uxth	r1, r3
 8009392:	4351      	muls	r1, r2
 8009394:	0c1b      	lsrs	r3, r3, #16
 8009396:	4353      	muls	r3, r2
 8009398:	1949      	adds	r1, r1, r5
 800939a:	0c0d      	lsrs	r5, r1, #16
 800939c:	195b      	adds	r3, r3, r5
 800939e:	0c1d      	lsrs	r5, r3, #16
 80093a0:	b289      	uxth	r1, r1
 80093a2:	041b      	lsls	r3, r3, #16
 80093a4:	185b      	adds	r3, r3, r1
 80093a6:	c608      	stmia	r6!, {r3}
 80093a8:	4287      	cmp	r7, r0
 80093aa:	dcef      	bgt.n	800938c <__multadd+0x10>
 80093ac:	2d00      	cmp	r5, #0
 80093ae:	d022      	beq.n	80093f6 <__multadd+0x7a>
 80093b0:	68a3      	ldr	r3, [r4, #8]
 80093b2:	42bb      	cmp	r3, r7
 80093b4:	dc19      	bgt.n	80093ea <__multadd+0x6e>
 80093b6:	6861      	ldr	r1, [r4, #4]
 80093b8:	9801      	ldr	r0, [sp, #4]
 80093ba:	3101      	adds	r1, #1
 80093bc:	f7ff ffac 	bl	8009318 <_Balloc>
 80093c0:	1e06      	subs	r6, r0, #0
 80093c2:	d105      	bne.n	80093d0 <__multadd+0x54>
 80093c4:	0032      	movs	r2, r6
 80093c6:	21ba      	movs	r1, #186	; 0xba
 80093c8:	4b0c      	ldr	r3, [pc, #48]	; (80093fc <__multadd+0x80>)
 80093ca:	480d      	ldr	r0, [pc, #52]	; (8009400 <__multadd+0x84>)
 80093cc:	f003 fa68 	bl	800c8a0 <__assert_func>
 80093d0:	0021      	movs	r1, r4
 80093d2:	6922      	ldr	r2, [r4, #16]
 80093d4:	310c      	adds	r1, #12
 80093d6:	3202      	adds	r2, #2
 80093d8:	0092      	lsls	r2, r2, #2
 80093da:	300c      	adds	r0, #12
 80093dc:	f7ff fb01 	bl	80089e2 <memcpy>
 80093e0:	0021      	movs	r1, r4
 80093e2:	9801      	ldr	r0, [sp, #4]
 80093e4:	f7ff ffc0 	bl	8009368 <_Bfree>
 80093e8:	0034      	movs	r4, r6
 80093ea:	1d3b      	adds	r3, r7, #4
 80093ec:	009b      	lsls	r3, r3, #2
 80093ee:	18e3      	adds	r3, r4, r3
 80093f0:	605d      	str	r5, [r3, #4]
 80093f2:	1c7b      	adds	r3, r7, #1
 80093f4:	6123      	str	r3, [r4, #16]
 80093f6:	0020      	movs	r0, r4
 80093f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80093fa:	46c0      	nop			; (mov r8, r8)
 80093fc:	0800f601 	.word	0x0800f601
 8009400:	0800f672 	.word	0x0800f672

08009404 <__s2b>:
 8009404:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009406:	0006      	movs	r6, r0
 8009408:	0018      	movs	r0, r3
 800940a:	000c      	movs	r4, r1
 800940c:	3008      	adds	r0, #8
 800940e:	2109      	movs	r1, #9
 8009410:	9301      	str	r3, [sp, #4]
 8009412:	0015      	movs	r5, r2
 8009414:	f7f6 ff1c 	bl	8000250 <__divsi3>
 8009418:	2301      	movs	r3, #1
 800941a:	2100      	movs	r1, #0
 800941c:	4283      	cmp	r3, r0
 800941e:	db0a      	blt.n	8009436 <__s2b+0x32>
 8009420:	0030      	movs	r0, r6
 8009422:	f7ff ff79 	bl	8009318 <_Balloc>
 8009426:	1e01      	subs	r1, r0, #0
 8009428:	d108      	bne.n	800943c <__s2b+0x38>
 800942a:	000a      	movs	r2, r1
 800942c:	4b19      	ldr	r3, [pc, #100]	; (8009494 <__s2b+0x90>)
 800942e:	481a      	ldr	r0, [pc, #104]	; (8009498 <__s2b+0x94>)
 8009430:	31d3      	adds	r1, #211	; 0xd3
 8009432:	f003 fa35 	bl	800c8a0 <__assert_func>
 8009436:	005b      	lsls	r3, r3, #1
 8009438:	3101      	adds	r1, #1
 800943a:	e7ef      	b.n	800941c <__s2b+0x18>
 800943c:	9b08      	ldr	r3, [sp, #32]
 800943e:	6143      	str	r3, [r0, #20]
 8009440:	2301      	movs	r3, #1
 8009442:	6103      	str	r3, [r0, #16]
 8009444:	2d09      	cmp	r5, #9
 8009446:	dd18      	ble.n	800947a <__s2b+0x76>
 8009448:	0023      	movs	r3, r4
 800944a:	3309      	adds	r3, #9
 800944c:	001f      	movs	r7, r3
 800944e:	9300      	str	r3, [sp, #0]
 8009450:	1964      	adds	r4, r4, r5
 8009452:	783b      	ldrb	r3, [r7, #0]
 8009454:	220a      	movs	r2, #10
 8009456:	0030      	movs	r0, r6
 8009458:	3b30      	subs	r3, #48	; 0x30
 800945a:	f7ff ff8f 	bl	800937c <__multadd>
 800945e:	3701      	adds	r7, #1
 8009460:	0001      	movs	r1, r0
 8009462:	42a7      	cmp	r7, r4
 8009464:	d1f5      	bne.n	8009452 <__s2b+0x4e>
 8009466:	002c      	movs	r4, r5
 8009468:	9b00      	ldr	r3, [sp, #0]
 800946a:	3c08      	subs	r4, #8
 800946c:	191c      	adds	r4, r3, r4
 800946e:	002f      	movs	r7, r5
 8009470:	9b01      	ldr	r3, [sp, #4]
 8009472:	429f      	cmp	r7, r3
 8009474:	db04      	blt.n	8009480 <__s2b+0x7c>
 8009476:	0008      	movs	r0, r1
 8009478:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800947a:	2509      	movs	r5, #9
 800947c:	340a      	adds	r4, #10
 800947e:	e7f6      	b.n	800946e <__s2b+0x6a>
 8009480:	1b63      	subs	r3, r4, r5
 8009482:	5ddb      	ldrb	r3, [r3, r7]
 8009484:	220a      	movs	r2, #10
 8009486:	0030      	movs	r0, r6
 8009488:	3b30      	subs	r3, #48	; 0x30
 800948a:	f7ff ff77 	bl	800937c <__multadd>
 800948e:	3701      	adds	r7, #1
 8009490:	0001      	movs	r1, r0
 8009492:	e7ed      	b.n	8009470 <__s2b+0x6c>
 8009494:	0800f601 	.word	0x0800f601
 8009498:	0800f672 	.word	0x0800f672

0800949c <__hi0bits>:
 800949c:	0003      	movs	r3, r0
 800949e:	0c02      	lsrs	r2, r0, #16
 80094a0:	2000      	movs	r0, #0
 80094a2:	4282      	cmp	r2, r0
 80094a4:	d101      	bne.n	80094aa <__hi0bits+0xe>
 80094a6:	041b      	lsls	r3, r3, #16
 80094a8:	3010      	adds	r0, #16
 80094aa:	0e1a      	lsrs	r2, r3, #24
 80094ac:	d101      	bne.n	80094b2 <__hi0bits+0x16>
 80094ae:	3008      	adds	r0, #8
 80094b0:	021b      	lsls	r3, r3, #8
 80094b2:	0f1a      	lsrs	r2, r3, #28
 80094b4:	d101      	bne.n	80094ba <__hi0bits+0x1e>
 80094b6:	3004      	adds	r0, #4
 80094b8:	011b      	lsls	r3, r3, #4
 80094ba:	0f9a      	lsrs	r2, r3, #30
 80094bc:	d101      	bne.n	80094c2 <__hi0bits+0x26>
 80094be:	3002      	adds	r0, #2
 80094c0:	009b      	lsls	r3, r3, #2
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	db03      	blt.n	80094ce <__hi0bits+0x32>
 80094c6:	3001      	adds	r0, #1
 80094c8:	005b      	lsls	r3, r3, #1
 80094ca:	d400      	bmi.n	80094ce <__hi0bits+0x32>
 80094cc:	2020      	movs	r0, #32
 80094ce:	4770      	bx	lr

080094d0 <__lo0bits>:
 80094d0:	6803      	ldr	r3, [r0, #0]
 80094d2:	0001      	movs	r1, r0
 80094d4:	2207      	movs	r2, #7
 80094d6:	0018      	movs	r0, r3
 80094d8:	4010      	ands	r0, r2
 80094da:	4213      	tst	r3, r2
 80094dc:	d00d      	beq.n	80094fa <__lo0bits+0x2a>
 80094de:	3a06      	subs	r2, #6
 80094e0:	2000      	movs	r0, #0
 80094e2:	4213      	tst	r3, r2
 80094e4:	d105      	bne.n	80094f2 <__lo0bits+0x22>
 80094e6:	3002      	adds	r0, #2
 80094e8:	4203      	tst	r3, r0
 80094ea:	d003      	beq.n	80094f4 <__lo0bits+0x24>
 80094ec:	40d3      	lsrs	r3, r2
 80094ee:	0010      	movs	r0, r2
 80094f0:	600b      	str	r3, [r1, #0]
 80094f2:	4770      	bx	lr
 80094f4:	089b      	lsrs	r3, r3, #2
 80094f6:	600b      	str	r3, [r1, #0]
 80094f8:	e7fb      	b.n	80094f2 <__lo0bits+0x22>
 80094fa:	b29a      	uxth	r2, r3
 80094fc:	2a00      	cmp	r2, #0
 80094fe:	d101      	bne.n	8009504 <__lo0bits+0x34>
 8009500:	2010      	movs	r0, #16
 8009502:	0c1b      	lsrs	r3, r3, #16
 8009504:	b2da      	uxtb	r2, r3
 8009506:	2a00      	cmp	r2, #0
 8009508:	d101      	bne.n	800950e <__lo0bits+0x3e>
 800950a:	3008      	adds	r0, #8
 800950c:	0a1b      	lsrs	r3, r3, #8
 800950e:	071a      	lsls	r2, r3, #28
 8009510:	d101      	bne.n	8009516 <__lo0bits+0x46>
 8009512:	3004      	adds	r0, #4
 8009514:	091b      	lsrs	r3, r3, #4
 8009516:	079a      	lsls	r2, r3, #30
 8009518:	d101      	bne.n	800951e <__lo0bits+0x4e>
 800951a:	3002      	adds	r0, #2
 800951c:	089b      	lsrs	r3, r3, #2
 800951e:	07da      	lsls	r2, r3, #31
 8009520:	d4e9      	bmi.n	80094f6 <__lo0bits+0x26>
 8009522:	3001      	adds	r0, #1
 8009524:	085b      	lsrs	r3, r3, #1
 8009526:	d1e6      	bne.n	80094f6 <__lo0bits+0x26>
 8009528:	2020      	movs	r0, #32
 800952a:	e7e2      	b.n	80094f2 <__lo0bits+0x22>

0800952c <__i2b>:
 800952c:	b510      	push	{r4, lr}
 800952e:	000c      	movs	r4, r1
 8009530:	2101      	movs	r1, #1
 8009532:	f7ff fef1 	bl	8009318 <_Balloc>
 8009536:	2800      	cmp	r0, #0
 8009538:	d107      	bne.n	800954a <__i2b+0x1e>
 800953a:	2146      	movs	r1, #70	; 0x46
 800953c:	4c05      	ldr	r4, [pc, #20]	; (8009554 <__i2b+0x28>)
 800953e:	0002      	movs	r2, r0
 8009540:	4b05      	ldr	r3, [pc, #20]	; (8009558 <__i2b+0x2c>)
 8009542:	0020      	movs	r0, r4
 8009544:	31ff      	adds	r1, #255	; 0xff
 8009546:	f003 f9ab 	bl	800c8a0 <__assert_func>
 800954a:	2301      	movs	r3, #1
 800954c:	6144      	str	r4, [r0, #20]
 800954e:	6103      	str	r3, [r0, #16]
 8009550:	bd10      	pop	{r4, pc}
 8009552:	46c0      	nop			; (mov r8, r8)
 8009554:	0800f672 	.word	0x0800f672
 8009558:	0800f601 	.word	0x0800f601

0800955c <__multiply>:
 800955c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800955e:	0015      	movs	r5, r2
 8009560:	690a      	ldr	r2, [r1, #16]
 8009562:	692b      	ldr	r3, [r5, #16]
 8009564:	000c      	movs	r4, r1
 8009566:	b08b      	sub	sp, #44	; 0x2c
 8009568:	429a      	cmp	r2, r3
 800956a:	da01      	bge.n	8009570 <__multiply+0x14>
 800956c:	002c      	movs	r4, r5
 800956e:	000d      	movs	r5, r1
 8009570:	6927      	ldr	r7, [r4, #16]
 8009572:	692e      	ldr	r6, [r5, #16]
 8009574:	6861      	ldr	r1, [r4, #4]
 8009576:	19bb      	adds	r3, r7, r6
 8009578:	9303      	str	r3, [sp, #12]
 800957a:	68a3      	ldr	r3, [r4, #8]
 800957c:	19ba      	adds	r2, r7, r6
 800957e:	4293      	cmp	r3, r2
 8009580:	da00      	bge.n	8009584 <__multiply+0x28>
 8009582:	3101      	adds	r1, #1
 8009584:	f7ff fec8 	bl	8009318 <_Balloc>
 8009588:	9002      	str	r0, [sp, #8]
 800958a:	2800      	cmp	r0, #0
 800958c:	d106      	bne.n	800959c <__multiply+0x40>
 800958e:	21b1      	movs	r1, #177	; 0xb1
 8009590:	4b48      	ldr	r3, [pc, #288]	; (80096b4 <__multiply+0x158>)
 8009592:	4849      	ldr	r0, [pc, #292]	; (80096b8 <__multiply+0x15c>)
 8009594:	9a02      	ldr	r2, [sp, #8]
 8009596:	0049      	lsls	r1, r1, #1
 8009598:	f003 f982 	bl	800c8a0 <__assert_func>
 800959c:	9b02      	ldr	r3, [sp, #8]
 800959e:	2200      	movs	r2, #0
 80095a0:	3314      	adds	r3, #20
 80095a2:	469c      	mov	ip, r3
 80095a4:	19bb      	adds	r3, r7, r6
 80095a6:	009b      	lsls	r3, r3, #2
 80095a8:	4463      	add	r3, ip
 80095aa:	9304      	str	r3, [sp, #16]
 80095ac:	4663      	mov	r3, ip
 80095ae:	9904      	ldr	r1, [sp, #16]
 80095b0:	428b      	cmp	r3, r1
 80095b2:	d32a      	bcc.n	800960a <__multiply+0xae>
 80095b4:	0023      	movs	r3, r4
 80095b6:	00bf      	lsls	r7, r7, #2
 80095b8:	3314      	adds	r3, #20
 80095ba:	3514      	adds	r5, #20
 80095bc:	9308      	str	r3, [sp, #32]
 80095be:	00b6      	lsls	r6, r6, #2
 80095c0:	19db      	adds	r3, r3, r7
 80095c2:	9305      	str	r3, [sp, #20]
 80095c4:	19ab      	adds	r3, r5, r6
 80095c6:	9309      	str	r3, [sp, #36]	; 0x24
 80095c8:	2304      	movs	r3, #4
 80095ca:	9306      	str	r3, [sp, #24]
 80095cc:	0023      	movs	r3, r4
 80095ce:	9a05      	ldr	r2, [sp, #20]
 80095d0:	3315      	adds	r3, #21
 80095d2:	9501      	str	r5, [sp, #4]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d305      	bcc.n	80095e4 <__multiply+0x88>
 80095d8:	1b13      	subs	r3, r2, r4
 80095da:	3b15      	subs	r3, #21
 80095dc:	089b      	lsrs	r3, r3, #2
 80095de:	3301      	adds	r3, #1
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	9306      	str	r3, [sp, #24]
 80095e4:	9b01      	ldr	r3, [sp, #4]
 80095e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d310      	bcc.n	800960e <__multiply+0xb2>
 80095ec:	9b03      	ldr	r3, [sp, #12]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	dd05      	ble.n	80095fe <__multiply+0xa2>
 80095f2:	9b04      	ldr	r3, [sp, #16]
 80095f4:	3b04      	subs	r3, #4
 80095f6:	9304      	str	r3, [sp, #16]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d056      	beq.n	80096ac <__multiply+0x150>
 80095fe:	9b02      	ldr	r3, [sp, #8]
 8009600:	9a03      	ldr	r2, [sp, #12]
 8009602:	0018      	movs	r0, r3
 8009604:	611a      	str	r2, [r3, #16]
 8009606:	b00b      	add	sp, #44	; 0x2c
 8009608:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800960a:	c304      	stmia	r3!, {r2}
 800960c:	e7cf      	b.n	80095ae <__multiply+0x52>
 800960e:	9b01      	ldr	r3, [sp, #4]
 8009610:	6818      	ldr	r0, [r3, #0]
 8009612:	b280      	uxth	r0, r0
 8009614:	2800      	cmp	r0, #0
 8009616:	d01e      	beq.n	8009656 <__multiply+0xfa>
 8009618:	4667      	mov	r7, ip
 800961a:	2500      	movs	r5, #0
 800961c:	9e08      	ldr	r6, [sp, #32]
 800961e:	ce02      	ldmia	r6!, {r1}
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	9307      	str	r3, [sp, #28]
 8009624:	b28b      	uxth	r3, r1
 8009626:	4343      	muls	r3, r0
 8009628:	001a      	movs	r2, r3
 800962a:	466b      	mov	r3, sp
 800962c:	8b9b      	ldrh	r3, [r3, #28]
 800962e:	18d3      	adds	r3, r2, r3
 8009630:	195b      	adds	r3, r3, r5
 8009632:	0c0d      	lsrs	r5, r1, #16
 8009634:	4345      	muls	r5, r0
 8009636:	9a07      	ldr	r2, [sp, #28]
 8009638:	0c11      	lsrs	r1, r2, #16
 800963a:	1869      	adds	r1, r5, r1
 800963c:	0c1a      	lsrs	r2, r3, #16
 800963e:	188a      	adds	r2, r1, r2
 8009640:	b29b      	uxth	r3, r3
 8009642:	0c15      	lsrs	r5, r2, #16
 8009644:	0412      	lsls	r2, r2, #16
 8009646:	431a      	orrs	r2, r3
 8009648:	9b05      	ldr	r3, [sp, #20]
 800964a:	c704      	stmia	r7!, {r2}
 800964c:	42b3      	cmp	r3, r6
 800964e:	d8e6      	bhi.n	800961e <__multiply+0xc2>
 8009650:	4663      	mov	r3, ip
 8009652:	9a06      	ldr	r2, [sp, #24]
 8009654:	509d      	str	r5, [r3, r2]
 8009656:	9b01      	ldr	r3, [sp, #4]
 8009658:	6818      	ldr	r0, [r3, #0]
 800965a:	0c00      	lsrs	r0, r0, #16
 800965c:	d020      	beq.n	80096a0 <__multiply+0x144>
 800965e:	4663      	mov	r3, ip
 8009660:	0025      	movs	r5, r4
 8009662:	4661      	mov	r1, ip
 8009664:	2700      	movs	r7, #0
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	3514      	adds	r5, #20
 800966a:	682a      	ldr	r2, [r5, #0]
 800966c:	680e      	ldr	r6, [r1, #0]
 800966e:	b292      	uxth	r2, r2
 8009670:	4342      	muls	r2, r0
 8009672:	0c36      	lsrs	r6, r6, #16
 8009674:	1992      	adds	r2, r2, r6
 8009676:	19d2      	adds	r2, r2, r7
 8009678:	0416      	lsls	r6, r2, #16
 800967a:	b29b      	uxth	r3, r3
 800967c:	431e      	orrs	r6, r3
 800967e:	600e      	str	r6, [r1, #0]
 8009680:	cd40      	ldmia	r5!, {r6}
 8009682:	684b      	ldr	r3, [r1, #4]
 8009684:	0c36      	lsrs	r6, r6, #16
 8009686:	4346      	muls	r6, r0
 8009688:	b29b      	uxth	r3, r3
 800968a:	0c12      	lsrs	r2, r2, #16
 800968c:	18f3      	adds	r3, r6, r3
 800968e:	189b      	adds	r3, r3, r2
 8009690:	9a05      	ldr	r2, [sp, #20]
 8009692:	0c1f      	lsrs	r7, r3, #16
 8009694:	3104      	adds	r1, #4
 8009696:	42aa      	cmp	r2, r5
 8009698:	d8e7      	bhi.n	800966a <__multiply+0x10e>
 800969a:	4662      	mov	r2, ip
 800969c:	9906      	ldr	r1, [sp, #24]
 800969e:	5053      	str	r3, [r2, r1]
 80096a0:	9b01      	ldr	r3, [sp, #4]
 80096a2:	3304      	adds	r3, #4
 80096a4:	9301      	str	r3, [sp, #4]
 80096a6:	2304      	movs	r3, #4
 80096a8:	449c      	add	ip, r3
 80096aa:	e79b      	b.n	80095e4 <__multiply+0x88>
 80096ac:	9b03      	ldr	r3, [sp, #12]
 80096ae:	3b01      	subs	r3, #1
 80096b0:	9303      	str	r3, [sp, #12]
 80096b2:	e79b      	b.n	80095ec <__multiply+0x90>
 80096b4:	0800f601 	.word	0x0800f601
 80096b8:	0800f672 	.word	0x0800f672

080096bc <__pow5mult>:
 80096bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096be:	2303      	movs	r3, #3
 80096c0:	0015      	movs	r5, r2
 80096c2:	0007      	movs	r7, r0
 80096c4:	000e      	movs	r6, r1
 80096c6:	401a      	ands	r2, r3
 80096c8:	421d      	tst	r5, r3
 80096ca:	d008      	beq.n	80096de <__pow5mult+0x22>
 80096cc:	491a      	ldr	r1, [pc, #104]	; (8009738 <__pow5mult+0x7c>)
 80096ce:	3a01      	subs	r2, #1
 80096d0:	0092      	lsls	r2, r2, #2
 80096d2:	5852      	ldr	r2, [r2, r1]
 80096d4:	2300      	movs	r3, #0
 80096d6:	0031      	movs	r1, r6
 80096d8:	f7ff fe50 	bl	800937c <__multadd>
 80096dc:	0006      	movs	r6, r0
 80096de:	10ad      	asrs	r5, r5, #2
 80096e0:	d027      	beq.n	8009732 <__pow5mult+0x76>
 80096e2:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 80096e4:	2c00      	cmp	r4, #0
 80096e6:	d107      	bne.n	80096f8 <__pow5mult+0x3c>
 80096e8:	0038      	movs	r0, r7
 80096ea:	4914      	ldr	r1, [pc, #80]	; (800973c <__pow5mult+0x80>)
 80096ec:	f7ff ff1e 	bl	800952c <__i2b>
 80096f0:	2300      	movs	r3, #0
 80096f2:	0004      	movs	r4, r0
 80096f4:	6438      	str	r0, [r7, #64]	; 0x40
 80096f6:	6003      	str	r3, [r0, #0]
 80096f8:	2301      	movs	r3, #1
 80096fa:	421d      	tst	r5, r3
 80096fc:	d00a      	beq.n	8009714 <__pow5mult+0x58>
 80096fe:	0031      	movs	r1, r6
 8009700:	0022      	movs	r2, r4
 8009702:	0038      	movs	r0, r7
 8009704:	f7ff ff2a 	bl	800955c <__multiply>
 8009708:	0031      	movs	r1, r6
 800970a:	9001      	str	r0, [sp, #4]
 800970c:	0038      	movs	r0, r7
 800970e:	f7ff fe2b 	bl	8009368 <_Bfree>
 8009712:	9e01      	ldr	r6, [sp, #4]
 8009714:	106d      	asrs	r5, r5, #1
 8009716:	d00c      	beq.n	8009732 <__pow5mult+0x76>
 8009718:	6820      	ldr	r0, [r4, #0]
 800971a:	2800      	cmp	r0, #0
 800971c:	d107      	bne.n	800972e <__pow5mult+0x72>
 800971e:	0022      	movs	r2, r4
 8009720:	0021      	movs	r1, r4
 8009722:	0038      	movs	r0, r7
 8009724:	f7ff ff1a 	bl	800955c <__multiply>
 8009728:	2300      	movs	r3, #0
 800972a:	6020      	str	r0, [r4, #0]
 800972c:	6003      	str	r3, [r0, #0]
 800972e:	0004      	movs	r4, r0
 8009730:	e7e2      	b.n	80096f8 <__pow5mult+0x3c>
 8009732:	0030      	movs	r0, r6
 8009734:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009736:	46c0      	nop			; (mov r8, r8)
 8009738:	0800f7c0 	.word	0x0800f7c0
 800973c:	00000271 	.word	0x00000271

08009740 <__lshift>:
 8009740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009742:	000c      	movs	r4, r1
 8009744:	0017      	movs	r7, r2
 8009746:	6923      	ldr	r3, [r4, #16]
 8009748:	1155      	asrs	r5, r2, #5
 800974a:	b087      	sub	sp, #28
 800974c:	18eb      	adds	r3, r5, r3
 800974e:	9302      	str	r3, [sp, #8]
 8009750:	3301      	adds	r3, #1
 8009752:	9301      	str	r3, [sp, #4]
 8009754:	6849      	ldr	r1, [r1, #4]
 8009756:	68a3      	ldr	r3, [r4, #8]
 8009758:	9004      	str	r0, [sp, #16]
 800975a:	9a01      	ldr	r2, [sp, #4]
 800975c:	4293      	cmp	r3, r2
 800975e:	db10      	blt.n	8009782 <__lshift+0x42>
 8009760:	9804      	ldr	r0, [sp, #16]
 8009762:	f7ff fdd9 	bl	8009318 <_Balloc>
 8009766:	2300      	movs	r3, #0
 8009768:	0002      	movs	r2, r0
 800976a:	0006      	movs	r6, r0
 800976c:	0019      	movs	r1, r3
 800976e:	3214      	adds	r2, #20
 8009770:	4298      	cmp	r0, r3
 8009772:	d10c      	bne.n	800978e <__lshift+0x4e>
 8009774:	31df      	adds	r1, #223	; 0xdf
 8009776:	0032      	movs	r2, r6
 8009778:	4b26      	ldr	r3, [pc, #152]	; (8009814 <__lshift+0xd4>)
 800977a:	4827      	ldr	r0, [pc, #156]	; (8009818 <__lshift+0xd8>)
 800977c:	31ff      	adds	r1, #255	; 0xff
 800977e:	f003 f88f 	bl	800c8a0 <__assert_func>
 8009782:	3101      	adds	r1, #1
 8009784:	005b      	lsls	r3, r3, #1
 8009786:	e7e8      	b.n	800975a <__lshift+0x1a>
 8009788:	0098      	lsls	r0, r3, #2
 800978a:	5011      	str	r1, [r2, r0]
 800978c:	3301      	adds	r3, #1
 800978e:	42ab      	cmp	r3, r5
 8009790:	dbfa      	blt.n	8009788 <__lshift+0x48>
 8009792:	43eb      	mvns	r3, r5
 8009794:	17db      	asrs	r3, r3, #31
 8009796:	401d      	ands	r5, r3
 8009798:	211f      	movs	r1, #31
 800979a:	0023      	movs	r3, r4
 800979c:	0038      	movs	r0, r7
 800979e:	00ad      	lsls	r5, r5, #2
 80097a0:	1955      	adds	r5, r2, r5
 80097a2:	6922      	ldr	r2, [r4, #16]
 80097a4:	3314      	adds	r3, #20
 80097a6:	0092      	lsls	r2, r2, #2
 80097a8:	4008      	ands	r0, r1
 80097aa:	4684      	mov	ip, r0
 80097ac:	189a      	adds	r2, r3, r2
 80097ae:	420f      	tst	r7, r1
 80097b0:	d02a      	beq.n	8009808 <__lshift+0xc8>
 80097b2:	3101      	adds	r1, #1
 80097b4:	1a09      	subs	r1, r1, r0
 80097b6:	9105      	str	r1, [sp, #20]
 80097b8:	2100      	movs	r1, #0
 80097ba:	9503      	str	r5, [sp, #12]
 80097bc:	4667      	mov	r7, ip
 80097be:	6818      	ldr	r0, [r3, #0]
 80097c0:	40b8      	lsls	r0, r7
 80097c2:	4308      	orrs	r0, r1
 80097c4:	9903      	ldr	r1, [sp, #12]
 80097c6:	c101      	stmia	r1!, {r0}
 80097c8:	9103      	str	r1, [sp, #12]
 80097ca:	9805      	ldr	r0, [sp, #20]
 80097cc:	cb02      	ldmia	r3!, {r1}
 80097ce:	40c1      	lsrs	r1, r0
 80097d0:	429a      	cmp	r2, r3
 80097d2:	d8f3      	bhi.n	80097bc <__lshift+0x7c>
 80097d4:	0020      	movs	r0, r4
 80097d6:	3015      	adds	r0, #21
 80097d8:	2304      	movs	r3, #4
 80097da:	4282      	cmp	r2, r0
 80097dc:	d304      	bcc.n	80097e8 <__lshift+0xa8>
 80097de:	1b13      	subs	r3, r2, r4
 80097e0:	3b15      	subs	r3, #21
 80097e2:	089b      	lsrs	r3, r3, #2
 80097e4:	3301      	adds	r3, #1
 80097e6:	009b      	lsls	r3, r3, #2
 80097e8:	50e9      	str	r1, [r5, r3]
 80097ea:	2900      	cmp	r1, #0
 80097ec:	d002      	beq.n	80097f4 <__lshift+0xb4>
 80097ee:	9b02      	ldr	r3, [sp, #8]
 80097f0:	3302      	adds	r3, #2
 80097f2:	9301      	str	r3, [sp, #4]
 80097f4:	9b01      	ldr	r3, [sp, #4]
 80097f6:	9804      	ldr	r0, [sp, #16]
 80097f8:	3b01      	subs	r3, #1
 80097fa:	0021      	movs	r1, r4
 80097fc:	6133      	str	r3, [r6, #16]
 80097fe:	f7ff fdb3 	bl	8009368 <_Bfree>
 8009802:	0030      	movs	r0, r6
 8009804:	b007      	add	sp, #28
 8009806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009808:	cb02      	ldmia	r3!, {r1}
 800980a:	c502      	stmia	r5!, {r1}
 800980c:	429a      	cmp	r2, r3
 800980e:	d8fb      	bhi.n	8009808 <__lshift+0xc8>
 8009810:	e7f0      	b.n	80097f4 <__lshift+0xb4>
 8009812:	46c0      	nop			; (mov r8, r8)
 8009814:	0800f601 	.word	0x0800f601
 8009818:	0800f672 	.word	0x0800f672

0800981c <__mcmp>:
 800981c:	b530      	push	{r4, r5, lr}
 800981e:	690b      	ldr	r3, [r1, #16]
 8009820:	6904      	ldr	r4, [r0, #16]
 8009822:	0002      	movs	r2, r0
 8009824:	1ae0      	subs	r0, r4, r3
 8009826:	429c      	cmp	r4, r3
 8009828:	d10e      	bne.n	8009848 <__mcmp+0x2c>
 800982a:	3214      	adds	r2, #20
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	3114      	adds	r1, #20
 8009830:	0014      	movs	r4, r2
 8009832:	18c9      	adds	r1, r1, r3
 8009834:	18d2      	adds	r2, r2, r3
 8009836:	3a04      	subs	r2, #4
 8009838:	3904      	subs	r1, #4
 800983a:	6815      	ldr	r5, [r2, #0]
 800983c:	680b      	ldr	r3, [r1, #0]
 800983e:	429d      	cmp	r5, r3
 8009840:	d003      	beq.n	800984a <__mcmp+0x2e>
 8009842:	2001      	movs	r0, #1
 8009844:	429d      	cmp	r5, r3
 8009846:	d303      	bcc.n	8009850 <__mcmp+0x34>
 8009848:	bd30      	pop	{r4, r5, pc}
 800984a:	4294      	cmp	r4, r2
 800984c:	d3f3      	bcc.n	8009836 <__mcmp+0x1a>
 800984e:	e7fb      	b.n	8009848 <__mcmp+0x2c>
 8009850:	4240      	negs	r0, r0
 8009852:	e7f9      	b.n	8009848 <__mcmp+0x2c>

08009854 <__mdiff>:
 8009854:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009856:	000e      	movs	r6, r1
 8009858:	0007      	movs	r7, r0
 800985a:	0011      	movs	r1, r2
 800985c:	0030      	movs	r0, r6
 800985e:	b087      	sub	sp, #28
 8009860:	0014      	movs	r4, r2
 8009862:	f7ff ffdb 	bl	800981c <__mcmp>
 8009866:	1e05      	subs	r5, r0, #0
 8009868:	d110      	bne.n	800988c <__mdiff+0x38>
 800986a:	0001      	movs	r1, r0
 800986c:	0038      	movs	r0, r7
 800986e:	f7ff fd53 	bl	8009318 <_Balloc>
 8009872:	1e02      	subs	r2, r0, #0
 8009874:	d104      	bne.n	8009880 <__mdiff+0x2c>
 8009876:	4b3f      	ldr	r3, [pc, #252]	; (8009974 <__mdiff+0x120>)
 8009878:	483f      	ldr	r0, [pc, #252]	; (8009978 <__mdiff+0x124>)
 800987a:	4940      	ldr	r1, [pc, #256]	; (800997c <__mdiff+0x128>)
 800987c:	f003 f810 	bl	800c8a0 <__assert_func>
 8009880:	2301      	movs	r3, #1
 8009882:	6145      	str	r5, [r0, #20]
 8009884:	6103      	str	r3, [r0, #16]
 8009886:	0010      	movs	r0, r2
 8009888:	b007      	add	sp, #28
 800988a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800988c:	2301      	movs	r3, #1
 800988e:	9301      	str	r3, [sp, #4]
 8009890:	2800      	cmp	r0, #0
 8009892:	db04      	blt.n	800989e <__mdiff+0x4a>
 8009894:	0023      	movs	r3, r4
 8009896:	0034      	movs	r4, r6
 8009898:	001e      	movs	r6, r3
 800989a:	2300      	movs	r3, #0
 800989c:	9301      	str	r3, [sp, #4]
 800989e:	0038      	movs	r0, r7
 80098a0:	6861      	ldr	r1, [r4, #4]
 80098a2:	f7ff fd39 	bl	8009318 <_Balloc>
 80098a6:	1e02      	subs	r2, r0, #0
 80098a8:	d103      	bne.n	80098b2 <__mdiff+0x5e>
 80098aa:	4b32      	ldr	r3, [pc, #200]	; (8009974 <__mdiff+0x120>)
 80098ac:	4832      	ldr	r0, [pc, #200]	; (8009978 <__mdiff+0x124>)
 80098ae:	4934      	ldr	r1, [pc, #208]	; (8009980 <__mdiff+0x12c>)
 80098b0:	e7e4      	b.n	800987c <__mdiff+0x28>
 80098b2:	9b01      	ldr	r3, [sp, #4]
 80098b4:	2700      	movs	r7, #0
 80098b6:	60c3      	str	r3, [r0, #12]
 80098b8:	6920      	ldr	r0, [r4, #16]
 80098ba:	3414      	adds	r4, #20
 80098bc:	0083      	lsls	r3, r0, #2
 80098be:	18e3      	adds	r3, r4, r3
 80098c0:	0021      	movs	r1, r4
 80098c2:	9401      	str	r4, [sp, #4]
 80098c4:	0034      	movs	r4, r6
 80098c6:	9302      	str	r3, [sp, #8]
 80098c8:	6933      	ldr	r3, [r6, #16]
 80098ca:	3414      	adds	r4, #20
 80098cc:	009b      	lsls	r3, r3, #2
 80098ce:	18e3      	adds	r3, r4, r3
 80098d0:	9303      	str	r3, [sp, #12]
 80098d2:	0013      	movs	r3, r2
 80098d4:	3314      	adds	r3, #20
 80098d6:	469c      	mov	ip, r3
 80098d8:	9305      	str	r3, [sp, #20]
 80098da:	9104      	str	r1, [sp, #16]
 80098dc:	9b04      	ldr	r3, [sp, #16]
 80098de:	cc02      	ldmia	r4!, {r1}
 80098e0:	cb20      	ldmia	r3!, {r5}
 80098e2:	9304      	str	r3, [sp, #16]
 80098e4:	b2ab      	uxth	r3, r5
 80098e6:	19df      	adds	r7, r3, r7
 80098e8:	b28b      	uxth	r3, r1
 80098ea:	1afb      	subs	r3, r7, r3
 80098ec:	0c09      	lsrs	r1, r1, #16
 80098ee:	0c2d      	lsrs	r5, r5, #16
 80098f0:	1a6d      	subs	r5, r5, r1
 80098f2:	1419      	asrs	r1, r3, #16
 80098f4:	1869      	adds	r1, r5, r1
 80098f6:	b29b      	uxth	r3, r3
 80098f8:	140f      	asrs	r7, r1, #16
 80098fa:	0409      	lsls	r1, r1, #16
 80098fc:	4319      	orrs	r1, r3
 80098fe:	4663      	mov	r3, ip
 8009900:	c302      	stmia	r3!, {r1}
 8009902:	469c      	mov	ip, r3
 8009904:	9b03      	ldr	r3, [sp, #12]
 8009906:	42a3      	cmp	r3, r4
 8009908:	d8e8      	bhi.n	80098dc <__mdiff+0x88>
 800990a:	0031      	movs	r1, r6
 800990c:	9c03      	ldr	r4, [sp, #12]
 800990e:	3115      	adds	r1, #21
 8009910:	2304      	movs	r3, #4
 8009912:	428c      	cmp	r4, r1
 8009914:	d304      	bcc.n	8009920 <__mdiff+0xcc>
 8009916:	1ba3      	subs	r3, r4, r6
 8009918:	3b15      	subs	r3, #21
 800991a:	089b      	lsrs	r3, r3, #2
 800991c:	3301      	adds	r3, #1
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	9901      	ldr	r1, [sp, #4]
 8009922:	18cd      	adds	r5, r1, r3
 8009924:	9905      	ldr	r1, [sp, #20]
 8009926:	002e      	movs	r6, r5
 8009928:	18cb      	adds	r3, r1, r3
 800992a:	469c      	mov	ip, r3
 800992c:	9902      	ldr	r1, [sp, #8]
 800992e:	428e      	cmp	r6, r1
 8009930:	d310      	bcc.n	8009954 <__mdiff+0x100>
 8009932:	9e02      	ldr	r6, [sp, #8]
 8009934:	1ee9      	subs	r1, r5, #3
 8009936:	2400      	movs	r4, #0
 8009938:	428e      	cmp	r6, r1
 800993a:	d304      	bcc.n	8009946 <__mdiff+0xf2>
 800993c:	0031      	movs	r1, r6
 800993e:	3103      	adds	r1, #3
 8009940:	1b49      	subs	r1, r1, r5
 8009942:	0889      	lsrs	r1, r1, #2
 8009944:	008c      	lsls	r4, r1, #2
 8009946:	191b      	adds	r3, r3, r4
 8009948:	3b04      	subs	r3, #4
 800994a:	6819      	ldr	r1, [r3, #0]
 800994c:	2900      	cmp	r1, #0
 800994e:	d00f      	beq.n	8009970 <__mdiff+0x11c>
 8009950:	6110      	str	r0, [r2, #16]
 8009952:	e798      	b.n	8009886 <__mdiff+0x32>
 8009954:	ce02      	ldmia	r6!, {r1}
 8009956:	b28c      	uxth	r4, r1
 8009958:	19e4      	adds	r4, r4, r7
 800995a:	0c0f      	lsrs	r7, r1, #16
 800995c:	1421      	asrs	r1, r4, #16
 800995e:	1879      	adds	r1, r7, r1
 8009960:	b2a4      	uxth	r4, r4
 8009962:	140f      	asrs	r7, r1, #16
 8009964:	0409      	lsls	r1, r1, #16
 8009966:	4321      	orrs	r1, r4
 8009968:	4664      	mov	r4, ip
 800996a:	c402      	stmia	r4!, {r1}
 800996c:	46a4      	mov	ip, r4
 800996e:	e7dd      	b.n	800992c <__mdiff+0xd8>
 8009970:	3801      	subs	r0, #1
 8009972:	e7e9      	b.n	8009948 <__mdiff+0xf4>
 8009974:	0800f601 	.word	0x0800f601
 8009978:	0800f672 	.word	0x0800f672
 800997c:	00000237 	.word	0x00000237
 8009980:	00000245 	.word	0x00000245

08009984 <__ulp>:
 8009984:	2000      	movs	r0, #0
 8009986:	4b0b      	ldr	r3, [pc, #44]	; (80099b4 <__ulp+0x30>)
 8009988:	4019      	ands	r1, r3
 800998a:	4b0b      	ldr	r3, [pc, #44]	; (80099b8 <__ulp+0x34>)
 800998c:	18c9      	adds	r1, r1, r3
 800998e:	4281      	cmp	r1, r0
 8009990:	dc06      	bgt.n	80099a0 <__ulp+0x1c>
 8009992:	4249      	negs	r1, r1
 8009994:	150b      	asrs	r3, r1, #20
 8009996:	2b13      	cmp	r3, #19
 8009998:	dc03      	bgt.n	80099a2 <__ulp+0x1e>
 800999a:	2180      	movs	r1, #128	; 0x80
 800999c:	0309      	lsls	r1, r1, #12
 800999e:	4119      	asrs	r1, r3
 80099a0:	4770      	bx	lr
 80099a2:	3b14      	subs	r3, #20
 80099a4:	2001      	movs	r0, #1
 80099a6:	2b1e      	cmp	r3, #30
 80099a8:	dc02      	bgt.n	80099b0 <__ulp+0x2c>
 80099aa:	2080      	movs	r0, #128	; 0x80
 80099ac:	0600      	lsls	r0, r0, #24
 80099ae:	40d8      	lsrs	r0, r3
 80099b0:	2100      	movs	r1, #0
 80099b2:	e7f5      	b.n	80099a0 <__ulp+0x1c>
 80099b4:	7ff00000 	.word	0x7ff00000
 80099b8:	fcc00000 	.word	0xfcc00000

080099bc <__b2d>:
 80099bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099be:	0006      	movs	r6, r0
 80099c0:	6903      	ldr	r3, [r0, #16]
 80099c2:	3614      	adds	r6, #20
 80099c4:	009b      	lsls	r3, r3, #2
 80099c6:	18f3      	adds	r3, r6, r3
 80099c8:	1f1d      	subs	r5, r3, #4
 80099ca:	682c      	ldr	r4, [r5, #0]
 80099cc:	000f      	movs	r7, r1
 80099ce:	0020      	movs	r0, r4
 80099d0:	9301      	str	r3, [sp, #4]
 80099d2:	f7ff fd63 	bl	800949c <__hi0bits>
 80099d6:	2220      	movs	r2, #32
 80099d8:	1a12      	subs	r2, r2, r0
 80099da:	603a      	str	r2, [r7, #0]
 80099dc:	0003      	movs	r3, r0
 80099de:	4a1c      	ldr	r2, [pc, #112]	; (8009a50 <__b2d+0x94>)
 80099e0:	280a      	cmp	r0, #10
 80099e2:	dc15      	bgt.n	8009a10 <__b2d+0x54>
 80099e4:	210b      	movs	r1, #11
 80099e6:	0027      	movs	r7, r4
 80099e8:	1a09      	subs	r1, r1, r0
 80099ea:	40cf      	lsrs	r7, r1
 80099ec:	433a      	orrs	r2, r7
 80099ee:	468c      	mov	ip, r1
 80099f0:	0011      	movs	r1, r2
 80099f2:	2200      	movs	r2, #0
 80099f4:	42ae      	cmp	r6, r5
 80099f6:	d202      	bcs.n	80099fe <__b2d+0x42>
 80099f8:	9a01      	ldr	r2, [sp, #4]
 80099fa:	3a08      	subs	r2, #8
 80099fc:	6812      	ldr	r2, [r2, #0]
 80099fe:	3315      	adds	r3, #21
 8009a00:	409c      	lsls	r4, r3
 8009a02:	4663      	mov	r3, ip
 8009a04:	0027      	movs	r7, r4
 8009a06:	40da      	lsrs	r2, r3
 8009a08:	4317      	orrs	r7, r2
 8009a0a:	0038      	movs	r0, r7
 8009a0c:	b003      	add	sp, #12
 8009a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a10:	2700      	movs	r7, #0
 8009a12:	42ae      	cmp	r6, r5
 8009a14:	d202      	bcs.n	8009a1c <__b2d+0x60>
 8009a16:	9d01      	ldr	r5, [sp, #4]
 8009a18:	3d08      	subs	r5, #8
 8009a1a:	682f      	ldr	r7, [r5, #0]
 8009a1c:	210b      	movs	r1, #11
 8009a1e:	4249      	negs	r1, r1
 8009a20:	468c      	mov	ip, r1
 8009a22:	449c      	add	ip, r3
 8009a24:	2b0b      	cmp	r3, #11
 8009a26:	d010      	beq.n	8009a4a <__b2d+0x8e>
 8009a28:	4661      	mov	r1, ip
 8009a2a:	2320      	movs	r3, #32
 8009a2c:	408c      	lsls	r4, r1
 8009a2e:	1a5b      	subs	r3, r3, r1
 8009a30:	0039      	movs	r1, r7
 8009a32:	40d9      	lsrs	r1, r3
 8009a34:	430c      	orrs	r4, r1
 8009a36:	4322      	orrs	r2, r4
 8009a38:	0011      	movs	r1, r2
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	42b5      	cmp	r5, r6
 8009a3e:	d901      	bls.n	8009a44 <__b2d+0x88>
 8009a40:	3d04      	subs	r5, #4
 8009a42:	682a      	ldr	r2, [r5, #0]
 8009a44:	4664      	mov	r4, ip
 8009a46:	40a7      	lsls	r7, r4
 8009a48:	e7dd      	b.n	8009a06 <__b2d+0x4a>
 8009a4a:	4322      	orrs	r2, r4
 8009a4c:	0011      	movs	r1, r2
 8009a4e:	e7dc      	b.n	8009a0a <__b2d+0x4e>
 8009a50:	3ff00000 	.word	0x3ff00000

08009a54 <__d2b>:
 8009a54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a56:	2101      	movs	r1, #1
 8009a58:	0014      	movs	r4, r2
 8009a5a:	001d      	movs	r5, r3
 8009a5c:	9f08      	ldr	r7, [sp, #32]
 8009a5e:	f7ff fc5b 	bl	8009318 <_Balloc>
 8009a62:	1e06      	subs	r6, r0, #0
 8009a64:	d105      	bne.n	8009a72 <__d2b+0x1e>
 8009a66:	0032      	movs	r2, r6
 8009a68:	4b24      	ldr	r3, [pc, #144]	; (8009afc <__d2b+0xa8>)
 8009a6a:	4825      	ldr	r0, [pc, #148]	; (8009b00 <__d2b+0xac>)
 8009a6c:	4925      	ldr	r1, [pc, #148]	; (8009b04 <__d2b+0xb0>)
 8009a6e:	f002 ff17 	bl	800c8a0 <__assert_func>
 8009a72:	032b      	lsls	r3, r5, #12
 8009a74:	006d      	lsls	r5, r5, #1
 8009a76:	0b1b      	lsrs	r3, r3, #12
 8009a78:	0d6d      	lsrs	r5, r5, #21
 8009a7a:	d125      	bne.n	8009ac8 <__d2b+0x74>
 8009a7c:	9301      	str	r3, [sp, #4]
 8009a7e:	2c00      	cmp	r4, #0
 8009a80:	d028      	beq.n	8009ad4 <__d2b+0x80>
 8009a82:	4668      	mov	r0, sp
 8009a84:	9400      	str	r4, [sp, #0]
 8009a86:	f7ff fd23 	bl	80094d0 <__lo0bits>
 8009a8a:	9b01      	ldr	r3, [sp, #4]
 8009a8c:	9900      	ldr	r1, [sp, #0]
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	d01e      	beq.n	8009ad0 <__d2b+0x7c>
 8009a92:	2220      	movs	r2, #32
 8009a94:	001c      	movs	r4, r3
 8009a96:	1a12      	subs	r2, r2, r0
 8009a98:	4094      	lsls	r4, r2
 8009a9a:	0022      	movs	r2, r4
 8009a9c:	40c3      	lsrs	r3, r0
 8009a9e:	430a      	orrs	r2, r1
 8009aa0:	6172      	str	r2, [r6, #20]
 8009aa2:	9301      	str	r3, [sp, #4]
 8009aa4:	9c01      	ldr	r4, [sp, #4]
 8009aa6:	61b4      	str	r4, [r6, #24]
 8009aa8:	1e63      	subs	r3, r4, #1
 8009aaa:	419c      	sbcs	r4, r3
 8009aac:	3401      	adds	r4, #1
 8009aae:	6134      	str	r4, [r6, #16]
 8009ab0:	2d00      	cmp	r5, #0
 8009ab2:	d017      	beq.n	8009ae4 <__d2b+0x90>
 8009ab4:	2435      	movs	r4, #53	; 0x35
 8009ab6:	4b14      	ldr	r3, [pc, #80]	; (8009b08 <__d2b+0xb4>)
 8009ab8:	18ed      	adds	r5, r5, r3
 8009aba:	182d      	adds	r5, r5, r0
 8009abc:	603d      	str	r5, [r7, #0]
 8009abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ac0:	1a24      	subs	r4, r4, r0
 8009ac2:	601c      	str	r4, [r3, #0]
 8009ac4:	0030      	movs	r0, r6
 8009ac6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009ac8:	2280      	movs	r2, #128	; 0x80
 8009aca:	0352      	lsls	r2, r2, #13
 8009acc:	4313      	orrs	r3, r2
 8009ace:	e7d5      	b.n	8009a7c <__d2b+0x28>
 8009ad0:	6171      	str	r1, [r6, #20]
 8009ad2:	e7e7      	b.n	8009aa4 <__d2b+0x50>
 8009ad4:	a801      	add	r0, sp, #4
 8009ad6:	f7ff fcfb 	bl	80094d0 <__lo0bits>
 8009ada:	9b01      	ldr	r3, [sp, #4]
 8009adc:	2401      	movs	r4, #1
 8009ade:	6173      	str	r3, [r6, #20]
 8009ae0:	3020      	adds	r0, #32
 8009ae2:	e7e4      	b.n	8009aae <__d2b+0x5a>
 8009ae4:	4b09      	ldr	r3, [pc, #36]	; (8009b0c <__d2b+0xb8>)
 8009ae6:	18c0      	adds	r0, r0, r3
 8009ae8:	4b09      	ldr	r3, [pc, #36]	; (8009b10 <__d2b+0xbc>)
 8009aea:	6038      	str	r0, [r7, #0]
 8009aec:	18e3      	adds	r3, r4, r3
 8009aee:	009b      	lsls	r3, r3, #2
 8009af0:	18f3      	adds	r3, r6, r3
 8009af2:	6958      	ldr	r0, [r3, #20]
 8009af4:	f7ff fcd2 	bl	800949c <__hi0bits>
 8009af8:	0164      	lsls	r4, r4, #5
 8009afa:	e7e0      	b.n	8009abe <__d2b+0x6a>
 8009afc:	0800f601 	.word	0x0800f601
 8009b00:	0800f672 	.word	0x0800f672
 8009b04:	0000030f 	.word	0x0000030f
 8009b08:	fffffbcd 	.word	0xfffffbcd
 8009b0c:	fffffbce 	.word	0xfffffbce
 8009b10:	3fffffff 	.word	0x3fffffff

08009b14 <__ratio>:
 8009b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b16:	b087      	sub	sp, #28
 8009b18:	000f      	movs	r7, r1
 8009b1a:	a904      	add	r1, sp, #16
 8009b1c:	0006      	movs	r6, r0
 8009b1e:	f7ff ff4d 	bl	80099bc <__b2d>
 8009b22:	9000      	str	r0, [sp, #0]
 8009b24:	9101      	str	r1, [sp, #4]
 8009b26:	9c00      	ldr	r4, [sp, #0]
 8009b28:	9d01      	ldr	r5, [sp, #4]
 8009b2a:	0038      	movs	r0, r7
 8009b2c:	a905      	add	r1, sp, #20
 8009b2e:	f7ff ff45 	bl	80099bc <__b2d>
 8009b32:	9002      	str	r0, [sp, #8]
 8009b34:	9103      	str	r1, [sp, #12]
 8009b36:	9a02      	ldr	r2, [sp, #8]
 8009b38:	9b03      	ldr	r3, [sp, #12]
 8009b3a:	6930      	ldr	r0, [r6, #16]
 8009b3c:	6939      	ldr	r1, [r7, #16]
 8009b3e:	9e04      	ldr	r6, [sp, #16]
 8009b40:	1a40      	subs	r0, r0, r1
 8009b42:	9905      	ldr	r1, [sp, #20]
 8009b44:	0140      	lsls	r0, r0, #5
 8009b46:	1a71      	subs	r1, r6, r1
 8009b48:	1841      	adds	r1, r0, r1
 8009b4a:	0508      	lsls	r0, r1, #20
 8009b4c:	2900      	cmp	r1, #0
 8009b4e:	dd07      	ble.n	8009b60 <__ratio+0x4c>
 8009b50:	9901      	ldr	r1, [sp, #4]
 8009b52:	1845      	adds	r5, r0, r1
 8009b54:	0020      	movs	r0, r4
 8009b56:	0029      	movs	r1, r5
 8009b58:	f7f7 f98e 	bl	8000e78 <__aeabi_ddiv>
 8009b5c:	b007      	add	sp, #28
 8009b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b60:	9903      	ldr	r1, [sp, #12]
 8009b62:	1a0b      	subs	r3, r1, r0
 8009b64:	e7f6      	b.n	8009b54 <__ratio+0x40>

08009b66 <__copybits>:
 8009b66:	b570      	push	{r4, r5, r6, lr}
 8009b68:	0014      	movs	r4, r2
 8009b6a:	0005      	movs	r5, r0
 8009b6c:	3901      	subs	r1, #1
 8009b6e:	6913      	ldr	r3, [r2, #16]
 8009b70:	1149      	asrs	r1, r1, #5
 8009b72:	3101      	adds	r1, #1
 8009b74:	0089      	lsls	r1, r1, #2
 8009b76:	3414      	adds	r4, #20
 8009b78:	009b      	lsls	r3, r3, #2
 8009b7a:	1841      	adds	r1, r0, r1
 8009b7c:	18e3      	adds	r3, r4, r3
 8009b7e:	42a3      	cmp	r3, r4
 8009b80:	d80d      	bhi.n	8009b9e <__copybits+0x38>
 8009b82:	0014      	movs	r4, r2
 8009b84:	3411      	adds	r4, #17
 8009b86:	2500      	movs	r5, #0
 8009b88:	429c      	cmp	r4, r3
 8009b8a:	d803      	bhi.n	8009b94 <__copybits+0x2e>
 8009b8c:	1a9b      	subs	r3, r3, r2
 8009b8e:	3b11      	subs	r3, #17
 8009b90:	089b      	lsrs	r3, r3, #2
 8009b92:	009d      	lsls	r5, r3, #2
 8009b94:	2300      	movs	r3, #0
 8009b96:	1940      	adds	r0, r0, r5
 8009b98:	4281      	cmp	r1, r0
 8009b9a:	d803      	bhi.n	8009ba4 <__copybits+0x3e>
 8009b9c:	bd70      	pop	{r4, r5, r6, pc}
 8009b9e:	cc40      	ldmia	r4!, {r6}
 8009ba0:	c540      	stmia	r5!, {r6}
 8009ba2:	e7ec      	b.n	8009b7e <__copybits+0x18>
 8009ba4:	c008      	stmia	r0!, {r3}
 8009ba6:	e7f7      	b.n	8009b98 <__copybits+0x32>

08009ba8 <__any_on>:
 8009ba8:	0002      	movs	r2, r0
 8009baa:	6900      	ldr	r0, [r0, #16]
 8009bac:	b510      	push	{r4, lr}
 8009bae:	3214      	adds	r2, #20
 8009bb0:	114b      	asrs	r3, r1, #5
 8009bb2:	4298      	cmp	r0, r3
 8009bb4:	db13      	blt.n	8009bde <__any_on+0x36>
 8009bb6:	dd0c      	ble.n	8009bd2 <__any_on+0x2a>
 8009bb8:	241f      	movs	r4, #31
 8009bba:	0008      	movs	r0, r1
 8009bbc:	4020      	ands	r0, r4
 8009bbe:	4221      	tst	r1, r4
 8009bc0:	d007      	beq.n	8009bd2 <__any_on+0x2a>
 8009bc2:	0099      	lsls	r1, r3, #2
 8009bc4:	588c      	ldr	r4, [r1, r2]
 8009bc6:	0021      	movs	r1, r4
 8009bc8:	40c1      	lsrs	r1, r0
 8009bca:	4081      	lsls	r1, r0
 8009bcc:	2001      	movs	r0, #1
 8009bce:	428c      	cmp	r4, r1
 8009bd0:	d104      	bne.n	8009bdc <__any_on+0x34>
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	18d3      	adds	r3, r2, r3
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d803      	bhi.n	8009be2 <__any_on+0x3a>
 8009bda:	2000      	movs	r0, #0
 8009bdc:	bd10      	pop	{r4, pc}
 8009bde:	0003      	movs	r3, r0
 8009be0:	e7f7      	b.n	8009bd2 <__any_on+0x2a>
 8009be2:	3b04      	subs	r3, #4
 8009be4:	6819      	ldr	r1, [r3, #0]
 8009be6:	2900      	cmp	r1, #0
 8009be8:	d0f5      	beq.n	8009bd6 <__any_on+0x2e>
 8009bea:	2001      	movs	r0, #1
 8009bec:	e7f6      	b.n	8009bdc <__any_on+0x34>

08009bee <__ascii_wctomb>:
 8009bee:	0003      	movs	r3, r0
 8009bf0:	1e08      	subs	r0, r1, #0
 8009bf2:	d005      	beq.n	8009c00 <__ascii_wctomb+0x12>
 8009bf4:	2aff      	cmp	r2, #255	; 0xff
 8009bf6:	d904      	bls.n	8009c02 <__ascii_wctomb+0x14>
 8009bf8:	228a      	movs	r2, #138	; 0x8a
 8009bfa:	2001      	movs	r0, #1
 8009bfc:	601a      	str	r2, [r3, #0]
 8009bfe:	4240      	negs	r0, r0
 8009c00:	4770      	bx	lr
 8009c02:	2001      	movs	r0, #1
 8009c04:	700a      	strb	r2, [r1, #0]
 8009c06:	e7fb      	b.n	8009c00 <__ascii_wctomb+0x12>

08009c08 <_svfprintf_r>:
 8009c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c0a:	b0d9      	sub	sp, #356	; 0x164
 8009c0c:	001c      	movs	r4, r3
 8009c0e:	910b      	str	r1, [sp, #44]	; 0x2c
 8009c10:	9208      	str	r2, [sp, #32]
 8009c12:	900a      	str	r0, [sp, #40]	; 0x28
 8009c14:	f002 fdae 	bl	800c774 <_localeconv_r>
 8009c18:	6803      	ldr	r3, [r0, #0]
 8009c1a:	0018      	movs	r0, r3
 8009c1c:	931c      	str	r3, [sp, #112]	; 0x70
 8009c1e:	f7f6 fa71 	bl	8000104 <strlen>
 8009c22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c24:	9016      	str	r0, [sp, #88]	; 0x58
 8009c26:	899b      	ldrh	r3, [r3, #12]
 8009c28:	061b      	lsls	r3, r3, #24
 8009c2a:	d517      	bpl.n	8009c5c <_svfprintf_r+0x54>
 8009c2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c2e:	691b      	ldr	r3, [r3, #16]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d113      	bne.n	8009c5c <_svfprintf_r+0x54>
 8009c34:	2140      	movs	r1, #64	; 0x40
 8009c36:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009c38:	f7fd fb6e 	bl	8007318 <_malloc_r>
 8009c3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c3e:	6018      	str	r0, [r3, #0]
 8009c40:	6118      	str	r0, [r3, #16]
 8009c42:	2800      	cmp	r0, #0
 8009c44:	d107      	bne.n	8009c56 <_svfprintf_r+0x4e>
 8009c46:	230c      	movs	r3, #12
 8009c48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c4a:	6013      	str	r3, [r2, #0]
 8009c4c:	3b0d      	subs	r3, #13
 8009c4e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009c50:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009c52:	b059      	add	sp, #356	; 0x164
 8009c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c56:	2340      	movs	r3, #64	; 0x40
 8009c58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c5a:	6153      	str	r3, [r2, #20]
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	2200      	movs	r2, #0
 8009c60:	932e      	str	r3, [sp, #184]	; 0xb8
 8009c62:	932d      	str	r3, [sp, #180]	; 0xb4
 8009c64:	930e      	str	r3, [sp, #56]	; 0x38
 8009c66:	2300      	movs	r3, #0
 8009c68:	9214      	str	r2, [sp, #80]	; 0x50
 8009c6a:	9315      	str	r3, [sp, #84]	; 0x54
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	af2f      	add	r7, sp, #188	; 0xbc
 8009c70:	972c      	str	r7, [sp, #176]	; 0xb0
 8009c72:	931f      	str	r3, [sp, #124]	; 0x7c
 8009c74:	931e      	str	r3, [sp, #120]	; 0x78
 8009c76:	9312      	str	r3, [sp, #72]	; 0x48
 8009c78:	931b      	str	r3, [sp, #108]	; 0x6c
 8009c7a:	931d      	str	r3, [sp, #116]	; 0x74
 8009c7c:	9317      	str	r3, [sp, #92]	; 0x5c
 8009c7e:	9d08      	ldr	r5, [sp, #32]
 8009c80:	782b      	ldrb	r3, [r5, #0]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d002      	beq.n	8009c8c <_svfprintf_r+0x84>
 8009c86:	2b25      	cmp	r3, #37	; 0x25
 8009c88:	d000      	beq.n	8009c8c <_svfprintf_r+0x84>
 8009c8a:	e091      	b.n	8009db0 <_svfprintf_r+0x1a8>
 8009c8c:	9b08      	ldr	r3, [sp, #32]
 8009c8e:	1aee      	subs	r6, r5, r3
 8009c90:	429d      	cmp	r5, r3
 8009c92:	d016      	beq.n	8009cc2 <_svfprintf_r+0xba>
 8009c94:	603b      	str	r3, [r7, #0]
 8009c96:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8009c98:	607e      	str	r6, [r7, #4]
 8009c9a:	199b      	adds	r3, r3, r6
 8009c9c:	932e      	str	r3, [sp, #184]	; 0xb8
 8009c9e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009ca0:	3708      	adds	r7, #8
 8009ca2:	3301      	adds	r3, #1
 8009ca4:	932d      	str	r3, [sp, #180]	; 0xb4
 8009ca6:	2b07      	cmp	r3, #7
 8009ca8:	dd08      	ble.n	8009cbc <_svfprintf_r+0xb4>
 8009caa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009cac:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009cae:	aa2c      	add	r2, sp, #176	; 0xb0
 8009cb0:	f004 f8c0 	bl	800de34 <__ssprint_r>
 8009cb4:	2800      	cmp	r0, #0
 8009cb6:	d000      	beq.n	8009cba <_svfprintf_r+0xb2>
 8009cb8:	e1cf      	b.n	800a05a <_svfprintf_r+0x452>
 8009cba:	af2f      	add	r7, sp, #188	; 0xbc
 8009cbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cbe:	199b      	adds	r3, r3, r6
 8009cc0:	9317      	str	r3, [sp, #92]	; 0x5c
 8009cc2:	782b      	ldrb	r3, [r5, #0]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d101      	bne.n	8009ccc <_svfprintf_r+0xc4>
 8009cc8:	f001 f99e 	bl	800b008 <_svfprintf_r+0x1400>
 8009ccc:	221b      	movs	r2, #27
 8009cce:	2300      	movs	r3, #0
 8009cd0:	a91e      	add	r1, sp, #120	; 0x78
 8009cd2:	1852      	adds	r2, r2, r1
 8009cd4:	7013      	strb	r3, [r2, #0]
 8009cd6:	2201      	movs	r2, #1
 8009cd8:	001e      	movs	r6, r3
 8009cda:	4252      	negs	r2, r2
 8009cdc:	3501      	adds	r5, #1
 8009cde:	9209      	str	r2, [sp, #36]	; 0x24
 8009ce0:	9318      	str	r3, [sp, #96]	; 0x60
 8009ce2:	1c6b      	adds	r3, r5, #1
 8009ce4:	9313      	str	r3, [sp, #76]	; 0x4c
 8009ce6:	782b      	ldrb	r3, [r5, #0]
 8009ce8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cea:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009cec:	3820      	subs	r0, #32
 8009cee:	285a      	cmp	r0, #90	; 0x5a
 8009cf0:	d901      	bls.n	8009cf6 <_svfprintf_r+0xee>
 8009cf2:	f000 fe20 	bl	800a936 <_svfprintf_r+0xd2e>
 8009cf6:	f7f6 fa17 	bl	8000128 <__gnu_thumb1_case_uhi>
 8009cfa:	0078      	.short	0x0078
 8009cfc:	061e061e 	.word	0x061e061e
 8009d00:	061e0082 	.word	0x061e0082
 8009d04:	061e061e 	.word	0x061e061e
 8009d08:	061e005d 	.word	0x061e005d
 8009d0c:	0084061e 	.word	0x0084061e
 8009d10:	061e008c 	.word	0x061e008c
 8009d14:	0091008a 	.word	0x0091008a
 8009d18:	00b2061e 	.word	0x00b2061e
 8009d1c:	00b400b4 	.word	0x00b400b4
 8009d20:	00b400b4 	.word	0x00b400b4
 8009d24:	00b400b4 	.word	0x00b400b4
 8009d28:	00b400b4 	.word	0x00b400b4
 8009d2c:	061e00b4 	.word	0x061e00b4
 8009d30:	061e061e 	.word	0x061e061e
 8009d34:	061e061e 	.word	0x061e061e
 8009d38:	061e061e 	.word	0x061e061e
 8009d3c:	061e013b 	.word	0x061e013b
 8009d40:	00f400e0 	.word	0x00f400e0
 8009d44:	013b013b 	.word	0x013b013b
 8009d48:	061e013b 	.word	0x061e013b
 8009d4c:	061e061e 	.word	0x061e061e
 8009d50:	00c7061e 	.word	0x00c7061e
 8009d54:	061e061e 	.word	0x061e061e
 8009d58:	061e04c7 	.word	0x061e04c7
 8009d5c:	061e061e 	.word	0x061e061e
 8009d60:	061e050a 	.word	0x061e050a
 8009d64:	061e052a 	.word	0x061e052a
 8009d68:	055c061e 	.word	0x055c061e
 8009d6c:	061e061e 	.word	0x061e061e
 8009d70:	061e061e 	.word	0x061e061e
 8009d74:	061e061e 	.word	0x061e061e
 8009d78:	061e061e 	.word	0x061e061e
 8009d7c:	061e013b 	.word	0x061e013b
 8009d80:	00f600e0 	.word	0x00f600e0
 8009d84:	013b013b 	.word	0x013b013b
 8009d88:	00c9013b 	.word	0x00c9013b
 8009d8c:	00dc00f6 	.word	0x00dc00f6
 8009d90:	00d5061e 	.word	0x00d5061e
 8009d94:	04a7061e 	.word	0x04a7061e
 8009d98:	04fa04c9 	.word	0x04fa04c9
 8009d9c:	061e00dc 	.word	0x061e00dc
 8009da0:	0080050a 	.word	0x0080050a
 8009da4:	061e052c 	.word	0x061e052c
 8009da8:	057c061e 	.word	0x057c061e
 8009dac:	0080061e 	.word	0x0080061e
 8009db0:	3501      	adds	r5, #1
 8009db2:	e765      	b.n	8009c80 <_svfprintf_r+0x78>
 8009db4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009db6:	f002 fcdd 	bl	800c774 <_localeconv_r>
 8009dba:	6843      	ldr	r3, [r0, #4]
 8009dbc:	0018      	movs	r0, r3
 8009dbe:	931d      	str	r3, [sp, #116]	; 0x74
 8009dc0:	f7f6 f9a0 	bl	8000104 <strlen>
 8009dc4:	901b      	str	r0, [sp, #108]	; 0x6c
 8009dc6:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009dc8:	f002 fcd4 	bl	800c774 <_localeconv_r>
 8009dcc:	6883      	ldr	r3, [r0, #8]
 8009dce:	9312      	str	r3, [sp, #72]	; 0x48
 8009dd0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d011      	beq.n	8009dfa <_svfprintf_r+0x1f2>
 8009dd6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d00e      	beq.n	8009dfa <_svfprintf_r+0x1f2>
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d00b      	beq.n	8009dfa <_svfprintf_r+0x1f2>
 8009de2:	2380      	movs	r3, #128	; 0x80
 8009de4:	00db      	lsls	r3, r3, #3
 8009de6:	431e      	orrs	r6, r3
 8009de8:	e007      	b.n	8009dfa <_svfprintf_r+0x1f2>
 8009dea:	231b      	movs	r3, #27
 8009dec:	aa1e      	add	r2, sp, #120	; 0x78
 8009dee:	189b      	adds	r3, r3, r2
 8009df0:	781a      	ldrb	r2, [r3, #0]
 8009df2:	2a00      	cmp	r2, #0
 8009df4:	d101      	bne.n	8009dfa <_svfprintf_r+0x1f2>
 8009df6:	3220      	adds	r2, #32
 8009df8:	701a      	strb	r2, [r3, #0]
 8009dfa:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8009dfc:	e771      	b.n	8009ce2 <_svfprintf_r+0xda>
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e7f1      	b.n	8009de6 <_svfprintf_r+0x1de>
 8009e02:	cc08      	ldmia	r4!, {r3}
 8009e04:	9318      	str	r3, [sp, #96]	; 0x60
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	daf7      	bge.n	8009dfa <_svfprintf_r+0x1f2>
 8009e0a:	425b      	negs	r3, r3
 8009e0c:	9318      	str	r3, [sp, #96]	; 0x60
 8009e0e:	2304      	movs	r3, #4
 8009e10:	e7e9      	b.n	8009de6 <_svfprintf_r+0x1de>
 8009e12:	231b      	movs	r3, #27
 8009e14:	aa1e      	add	r2, sp, #120	; 0x78
 8009e16:	189b      	adds	r3, r3, r2
 8009e18:	222b      	movs	r2, #43	; 0x2b
 8009e1a:	e7ed      	b.n	8009df8 <_svfprintf_r+0x1f0>
 8009e1c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009e1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e20:	7812      	ldrb	r2, [r2, #0]
 8009e22:	3301      	adds	r3, #1
 8009e24:	920f      	str	r2, [sp, #60]	; 0x3c
 8009e26:	2a2a      	cmp	r2, #42	; 0x2a
 8009e28:	d010      	beq.n	8009e4c <_svfprintf_r+0x244>
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	9209      	str	r2, [sp, #36]	; 0x24
 8009e2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e30:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e32:	3a30      	subs	r2, #48	; 0x30
 8009e34:	2a09      	cmp	r2, #9
 8009e36:	d900      	bls.n	8009e3a <_svfprintf_r+0x232>
 8009e38:	e757      	b.n	8009cea <_svfprintf_r+0xe2>
 8009e3a:	200a      	movs	r0, #10
 8009e3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e3e:	4341      	muls	r1, r0
 8009e40:	188a      	adds	r2, r1, r2
 8009e42:	9209      	str	r2, [sp, #36]	; 0x24
 8009e44:	781a      	ldrb	r2, [r3, #0]
 8009e46:	3301      	adds	r3, #1
 8009e48:	920f      	str	r2, [sp, #60]	; 0x3c
 8009e4a:	e7f0      	b.n	8009e2e <_svfprintf_r+0x226>
 8009e4c:	cc04      	ldmia	r4!, {r2}
 8009e4e:	9209      	str	r2, [sp, #36]	; 0x24
 8009e50:	2a00      	cmp	r2, #0
 8009e52:	da02      	bge.n	8009e5a <_svfprintf_r+0x252>
 8009e54:	2201      	movs	r2, #1
 8009e56:	4252      	negs	r2, r2
 8009e58:	9209      	str	r2, [sp, #36]	; 0x24
 8009e5a:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e5c:	e7cd      	b.n	8009dfa <_svfprintf_r+0x1f2>
 8009e5e:	2380      	movs	r3, #128	; 0x80
 8009e60:	e7c1      	b.n	8009de6 <_svfprintf_r+0x1de>
 8009e62:	2200      	movs	r2, #0
 8009e64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e66:	9218      	str	r2, [sp, #96]	; 0x60
 8009e68:	210a      	movs	r1, #10
 8009e6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009e6c:	434a      	muls	r2, r1
 8009e6e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009e70:	3930      	subs	r1, #48	; 0x30
 8009e72:	188a      	adds	r2, r1, r2
 8009e74:	9218      	str	r2, [sp, #96]	; 0x60
 8009e76:	001a      	movs	r2, r3
 8009e78:	7812      	ldrb	r2, [r2, #0]
 8009e7a:	3301      	adds	r3, #1
 8009e7c:	920f      	str	r2, [sp, #60]	; 0x3c
 8009e7e:	3a30      	subs	r2, #48	; 0x30
 8009e80:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e82:	2a09      	cmp	r2, #9
 8009e84:	d9f0      	bls.n	8009e68 <_svfprintf_r+0x260>
 8009e86:	e730      	b.n	8009cea <_svfprintf_r+0xe2>
 8009e88:	2308      	movs	r3, #8
 8009e8a:	e7ac      	b.n	8009de6 <_svfprintf_r+0x1de>
 8009e8c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e8e:	781b      	ldrb	r3, [r3, #0]
 8009e90:	2b68      	cmp	r3, #104	; 0x68
 8009e92:	d105      	bne.n	8009ea0 <_svfprintf_r+0x298>
 8009e94:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e96:	3301      	adds	r3, #1
 8009e98:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e9a:	2380      	movs	r3, #128	; 0x80
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	e7a2      	b.n	8009de6 <_svfprintf_r+0x1de>
 8009ea0:	2340      	movs	r3, #64	; 0x40
 8009ea2:	e7a0      	b.n	8009de6 <_svfprintf_r+0x1de>
 8009ea4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	2b6c      	cmp	r3, #108	; 0x6c
 8009eaa:	d104      	bne.n	8009eb6 <_svfprintf_r+0x2ae>
 8009eac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009eae:	3301      	adds	r3, #1
 8009eb0:	9313      	str	r3, [sp, #76]	; 0x4c
 8009eb2:	2320      	movs	r3, #32
 8009eb4:	e797      	b.n	8009de6 <_svfprintf_r+0x1de>
 8009eb6:	2310      	movs	r3, #16
 8009eb8:	e795      	b.n	8009de6 <_svfprintf_r+0x1de>
 8009eba:	0021      	movs	r1, r4
 8009ebc:	c904      	ldmia	r1!, {r2}
 8009ebe:	ab3f      	add	r3, sp, #252	; 0xfc
 8009ec0:	910d      	str	r1, [sp, #52]	; 0x34
 8009ec2:	211b      	movs	r1, #27
 8009ec4:	701a      	strb	r2, [r3, #0]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	a81e      	add	r0, sp, #120	; 0x78
 8009eca:	1809      	adds	r1, r1, r0
 8009ecc:	700a      	strb	r2, [r1, #0]
 8009ece:	920c      	str	r2, [sp, #48]	; 0x30
 8009ed0:	3201      	adds	r2, #1
 8009ed2:	9209      	str	r2, [sp, #36]	; 0x24
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	9308      	str	r3, [sp, #32]
 8009ed8:	0015      	movs	r5, r2
 8009eda:	9219      	str	r2, [sp, #100]	; 0x64
 8009edc:	9210      	str	r2, [sp, #64]	; 0x40
 8009ede:	9211      	str	r2, [sp, #68]	; 0x44
 8009ee0:	e1f1      	b.n	800a2c6 <_svfprintf_r+0x6be>
 8009ee2:	2310      	movs	r3, #16
 8009ee4:	431e      	orrs	r6, r3
 8009ee6:	06b3      	lsls	r3, r6, #26
 8009ee8:	d531      	bpl.n	8009f4e <_svfprintf_r+0x346>
 8009eea:	2307      	movs	r3, #7
 8009eec:	3407      	adds	r4, #7
 8009eee:	439c      	bics	r4, r3
 8009ef0:	0022      	movs	r2, r4
 8009ef2:	ca18      	ldmia	r2!, {r3, r4}
 8009ef4:	9306      	str	r3, [sp, #24]
 8009ef6:	9407      	str	r4, [sp, #28]
 8009ef8:	920d      	str	r2, [sp, #52]	; 0x34
 8009efa:	9a07      	ldr	r2, [sp, #28]
 8009efc:	2301      	movs	r3, #1
 8009efe:	2a00      	cmp	r2, #0
 8009f00:	da0b      	bge.n	8009f1a <_svfprintf_r+0x312>
 8009f02:	9c06      	ldr	r4, [sp, #24]
 8009f04:	9d07      	ldr	r5, [sp, #28]
 8009f06:	2200      	movs	r2, #0
 8009f08:	4261      	negs	r1, r4
 8009f0a:	41aa      	sbcs	r2, r5
 8009f0c:	9106      	str	r1, [sp, #24]
 8009f0e:	9207      	str	r2, [sp, #28]
 8009f10:	221b      	movs	r2, #27
 8009f12:	a91e      	add	r1, sp, #120	; 0x78
 8009f14:	1852      	adds	r2, r2, r1
 8009f16:	212d      	movs	r1, #45	; 0x2d
 8009f18:	7011      	strb	r1, [r2, #0]
 8009f1a:	9907      	ldr	r1, [sp, #28]
 8009f1c:	9a06      	ldr	r2, [sp, #24]
 8009f1e:	430a      	orrs	r2, r1
 8009f20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f22:	3101      	adds	r1, #1
 8009f24:	d101      	bne.n	8009f2a <_svfprintf_r+0x322>
 8009f26:	f001 f87b 	bl	800b020 <_svfprintf_r+0x1418>
 8009f2a:	2180      	movs	r1, #128	; 0x80
 8009f2c:	0034      	movs	r4, r6
 8009f2e:	438c      	bics	r4, r1
 8009f30:	2a00      	cmp	r2, #0
 8009f32:	d001      	beq.n	8009f38 <_svfprintf_r+0x330>
 8009f34:	f001 f879 	bl	800b02a <_svfprintf_r+0x1422>
 8009f38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f3a:	2a00      	cmp	r2, #0
 8009f3c:	d101      	bne.n	8009f42 <_svfprintf_r+0x33a>
 8009f3e:	f000 fcef 	bl	800a920 <_svfprintf_r+0xd18>
 8009f42:	2b01      	cmp	r3, #1
 8009f44:	d001      	beq.n	8009f4a <_svfprintf_r+0x342>
 8009f46:	f001 f874 	bl	800b032 <_svfprintf_r+0x142a>
 8009f4a:	f000 fc79 	bl	800a840 <_svfprintf_r+0xc38>
 8009f4e:	0022      	movs	r2, r4
 8009f50:	ca08      	ldmia	r2!, {r3}
 8009f52:	920d      	str	r2, [sp, #52]	; 0x34
 8009f54:	06f2      	lsls	r2, r6, #27
 8009f56:	d503      	bpl.n	8009f60 <_svfprintf_r+0x358>
 8009f58:	9306      	str	r3, [sp, #24]
 8009f5a:	17db      	asrs	r3, r3, #31
 8009f5c:	9307      	str	r3, [sp, #28]
 8009f5e:	e7cc      	b.n	8009efa <_svfprintf_r+0x2f2>
 8009f60:	0672      	lsls	r2, r6, #25
 8009f62:	d501      	bpl.n	8009f68 <_svfprintf_r+0x360>
 8009f64:	b21b      	sxth	r3, r3
 8009f66:	e7f7      	b.n	8009f58 <_svfprintf_r+0x350>
 8009f68:	05b2      	lsls	r2, r6, #22
 8009f6a:	d5f5      	bpl.n	8009f58 <_svfprintf_r+0x350>
 8009f6c:	b25b      	sxtb	r3, r3
 8009f6e:	e7f3      	b.n	8009f58 <_svfprintf_r+0x350>
 8009f70:	2307      	movs	r3, #7
 8009f72:	3407      	adds	r4, #7
 8009f74:	439c      	bics	r4, r3
 8009f76:	0022      	movs	r2, r4
 8009f78:	ca18      	ldmia	r2!, {r3, r4}
 8009f7a:	920d      	str	r2, [sp, #52]	; 0x34
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	9314      	str	r3, [sp, #80]	; 0x50
 8009f80:	9415      	str	r4, [sp, #84]	; 0x54
 8009f82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f84:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009f86:	005c      	lsls	r4, r3, #1
 8009f88:	0864      	lsrs	r4, r4, #1
 8009f8a:	0028      	movs	r0, r5
 8009f8c:	0021      	movs	r1, r4
 8009f8e:	4b3e      	ldr	r3, [pc, #248]	; (800a088 <_svfprintf_r+0x480>)
 8009f90:	4252      	negs	r2, r2
 8009f92:	f7f8 f9af 	bl	80022f4 <__aeabi_dcmpun>
 8009f96:	2800      	cmp	r0, #0
 8009f98:	d126      	bne.n	8009fe8 <_svfprintf_r+0x3e0>
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	0028      	movs	r0, r5
 8009f9e:	0021      	movs	r1, r4
 8009fa0:	4b39      	ldr	r3, [pc, #228]	; (800a088 <_svfprintf_r+0x480>)
 8009fa2:	4252      	negs	r2, r2
 8009fa4:	f7f6 fa60 	bl	8000468 <__aeabi_dcmple>
 8009fa8:	2800      	cmp	r0, #0
 8009faa:	d11d      	bne.n	8009fe8 <_svfprintf_r+0x3e0>
 8009fac:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009fae:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	f7f6 fa4e 	bl	8000454 <__aeabi_dcmplt>
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	d004      	beq.n	8009fc6 <_svfprintf_r+0x3be>
 8009fbc:	231b      	movs	r3, #27
 8009fbe:	aa1e      	add	r2, sp, #120	; 0x78
 8009fc0:	189b      	adds	r3, r3, r2
 8009fc2:	222d      	movs	r2, #45	; 0x2d
 8009fc4:	701a      	strb	r2, [r3, #0]
 8009fc6:	4b31      	ldr	r3, [pc, #196]	; (800a08c <_svfprintf_r+0x484>)
 8009fc8:	9308      	str	r3, [sp, #32]
 8009fca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009fcc:	2b47      	cmp	r3, #71	; 0x47
 8009fce:	dd01      	ble.n	8009fd4 <_svfprintf_r+0x3cc>
 8009fd0:	4b2f      	ldr	r3, [pc, #188]	; (800a090 <_svfprintf_r+0x488>)
 8009fd2:	9308      	str	r3, [sp, #32]
 8009fd4:	2380      	movs	r3, #128	; 0x80
 8009fd6:	439e      	bics	r6, r3
 8009fd8:	2300      	movs	r3, #0
 8009fda:	930c      	str	r3, [sp, #48]	; 0x30
 8009fdc:	3303      	adds	r3, #3
 8009fde:	9309      	str	r3, [sp, #36]	; 0x24
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	9319      	str	r3, [sp, #100]	; 0x64
 8009fe4:	f000 fc78 	bl	800a8d8 <_svfprintf_r+0xcd0>
 8009fe8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009fea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009fec:	0010      	movs	r0, r2
 8009fee:	0019      	movs	r1, r3
 8009ff0:	f7f8 f980 	bl	80022f4 <__aeabi_dcmpun>
 8009ff4:	2800      	cmp	r0, #0
 8009ff6:	d00e      	beq.n	800a016 <_svfprintf_r+0x40e>
 8009ff8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	da04      	bge.n	800a008 <_svfprintf_r+0x400>
 8009ffe:	231b      	movs	r3, #27
 800a000:	aa1e      	add	r2, sp, #120	; 0x78
 800a002:	189b      	adds	r3, r3, r2
 800a004:	222d      	movs	r2, #45	; 0x2d
 800a006:	701a      	strb	r2, [r3, #0]
 800a008:	4b22      	ldr	r3, [pc, #136]	; (800a094 <_svfprintf_r+0x48c>)
 800a00a:	9308      	str	r3, [sp, #32]
 800a00c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a00e:	2b47      	cmp	r3, #71	; 0x47
 800a010:	dde0      	ble.n	8009fd4 <_svfprintf_r+0x3cc>
 800a012:	4b21      	ldr	r3, [pc, #132]	; (800a098 <_svfprintf_r+0x490>)
 800a014:	e7dd      	b.n	8009fd2 <_svfprintf_r+0x3ca>
 800a016:	2320      	movs	r3, #32
 800a018:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a01a:	439a      	bics	r2, r3
 800a01c:	9210      	str	r2, [sp, #64]	; 0x40
 800a01e:	2a41      	cmp	r2, #65	; 0x41
 800a020:	d123      	bne.n	800a06a <_svfprintf_r+0x462>
 800a022:	2230      	movs	r2, #48	; 0x30
 800a024:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a026:	ab25      	add	r3, sp, #148	; 0x94
 800a028:	701a      	strb	r2, [r3, #0]
 800a02a:	3248      	adds	r2, #72	; 0x48
 800a02c:	2961      	cmp	r1, #97	; 0x61
 800a02e:	d000      	beq.n	800a032 <_svfprintf_r+0x42a>
 800a030:	3a20      	subs	r2, #32
 800a032:	705a      	strb	r2, [r3, #1]
 800a034:	2302      	movs	r3, #2
 800a036:	431e      	orrs	r6, r3
 800a038:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a03a:	2b63      	cmp	r3, #99	; 0x63
 800a03c:	dd2e      	ble.n	800a09c <_svfprintf_r+0x494>
 800a03e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a040:	1c59      	adds	r1, r3, #1
 800a042:	f7fd f969 	bl	8007318 <_malloc_r>
 800a046:	9008      	str	r0, [sp, #32]
 800a048:	2800      	cmp	r0, #0
 800a04a:	d000      	beq.n	800a04e <_svfprintf_r+0x446>
 800a04c:	e216      	b.n	800a47c <_svfprintf_r+0x874>
 800a04e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a050:	899a      	ldrh	r2, [r3, #12]
 800a052:	2340      	movs	r3, #64	; 0x40
 800a054:	4313      	orrs	r3, r2
 800a056:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a058:	8193      	strh	r3, [r2, #12]
 800a05a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a05c:	899b      	ldrh	r3, [r3, #12]
 800a05e:	065b      	lsls	r3, r3, #25
 800a060:	d400      	bmi.n	800a064 <_svfprintf_r+0x45c>
 800a062:	e5f5      	b.n	8009c50 <_svfprintf_r+0x48>
 800a064:	2301      	movs	r3, #1
 800a066:	425b      	negs	r3, r3
 800a068:	e5f1      	b.n	8009c4e <_svfprintf_r+0x46>
 800a06a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a06c:	900c      	str	r0, [sp, #48]	; 0x30
 800a06e:	3301      	adds	r3, #1
 800a070:	d100      	bne.n	800a074 <_svfprintf_r+0x46c>
 800a072:	e206      	b.n	800a482 <_svfprintf_r+0x87a>
 800a074:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a076:	2b47      	cmp	r3, #71	; 0x47
 800a078:	d114      	bne.n	800a0a4 <_svfprintf_r+0x49c>
 800a07a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d111      	bne.n	800a0a4 <_svfprintf_r+0x49c>
 800a080:	3301      	adds	r3, #1
 800a082:	9309      	str	r3, [sp, #36]	; 0x24
 800a084:	e00e      	b.n	800a0a4 <_svfprintf_r+0x49c>
 800a086:	46c0      	nop			; (mov r8, r8)
 800a088:	7fefffff 	.word	0x7fefffff
 800a08c:	0800f7cc 	.word	0x0800f7cc
 800a090:	0800f7d0 	.word	0x0800f7d0
 800a094:	0800f7d4 	.word	0x0800f7d4
 800a098:	0800f7d8 	.word	0x0800f7d8
 800a09c:	2300      	movs	r3, #0
 800a09e:	930c      	str	r3, [sp, #48]	; 0x30
 800a0a0:	ab3f      	add	r3, sp, #252	; 0xfc
 800a0a2:	9308      	str	r3, [sp, #32]
 800a0a4:	2380      	movs	r3, #128	; 0x80
 800a0a6:	005b      	lsls	r3, r3, #1
 800a0a8:	4333      	orrs	r3, r6
 800a0aa:	931a      	str	r3, [sp, #104]	; 0x68
 800a0ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a0ae:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	db00      	blt.n	800a0b6 <_svfprintf_r+0x4ae>
 800a0b4:	e1e7      	b.n	800a486 <_svfprintf_r+0x87e>
 800a0b6:	2280      	movs	r2, #128	; 0x80
 800a0b8:	0612      	lsls	r2, r2, #24
 800a0ba:	4694      	mov	ip, r2
 800a0bc:	4463      	add	r3, ip
 800a0be:	930e      	str	r3, [sp, #56]	; 0x38
 800a0c0:	232d      	movs	r3, #45	; 0x2d
 800a0c2:	9322      	str	r3, [sp, #136]	; 0x88
 800a0c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0c6:	2b41      	cmp	r3, #65	; 0x41
 800a0c8:	d000      	beq.n	800a0cc <_svfprintf_r+0x4c4>
 800a0ca:	e1f5      	b.n	800a4b8 <_svfprintf_r+0x8b0>
 800a0cc:	0028      	movs	r0, r5
 800a0ce:	aa26      	add	r2, sp, #152	; 0x98
 800a0d0:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a0d2:	f002 fb73 	bl	800c7bc <frexp>
 800a0d6:	23ff      	movs	r3, #255	; 0xff
 800a0d8:	2200      	movs	r2, #0
 800a0da:	059b      	lsls	r3, r3, #22
 800a0dc:	f7f7 fac6 	bl	800166c <__aeabi_dmul>
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	0004      	movs	r4, r0
 800a0e6:	000d      	movs	r5, r1
 800a0e8:	f7f6 f9ae 	bl	8000448 <__aeabi_dcmpeq>
 800a0ec:	2800      	cmp	r0, #0
 800a0ee:	d001      	beq.n	800a0f4 <_svfprintf_r+0x4ec>
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	9326      	str	r3, [sp, #152]	; 0x98
 800a0f4:	4bda      	ldr	r3, [pc, #872]	; (800a460 <_svfprintf_r+0x858>)
 800a0f6:	9319      	str	r3, [sp, #100]	; 0x64
 800a0f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a0fa:	2b61      	cmp	r3, #97	; 0x61
 800a0fc:	d001      	beq.n	800a102 <_svfprintf_r+0x4fa>
 800a0fe:	4bd9      	ldr	r3, [pc, #868]	; (800a464 <_svfprintf_r+0x85c>)
 800a100:	9319      	str	r3, [sp, #100]	; 0x64
 800a102:	9b08      	ldr	r3, [sp, #32]
 800a104:	930e      	str	r3, [sp, #56]	; 0x38
 800a106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a108:	3b01      	subs	r3, #1
 800a10a:	9311      	str	r3, [sp, #68]	; 0x44
 800a10c:	2200      	movs	r2, #0
 800a10e:	4bd6      	ldr	r3, [pc, #856]	; (800a468 <_svfprintf_r+0x860>)
 800a110:	0020      	movs	r0, r4
 800a112:	0029      	movs	r1, r5
 800a114:	f7f7 faaa 	bl	800166c <__aeabi_dmul>
 800a118:	000d      	movs	r5, r1
 800a11a:	0004      	movs	r4, r0
 800a11c:	f7f8 f908 	bl	8002330 <__aeabi_d2iz>
 800a120:	9021      	str	r0, [sp, #132]	; 0x84
 800a122:	f7f8 f93b 	bl	800239c <__aeabi_i2d>
 800a126:	0002      	movs	r2, r0
 800a128:	000b      	movs	r3, r1
 800a12a:	0020      	movs	r0, r4
 800a12c:	0029      	movs	r1, r5
 800a12e:	f7f7 fd5f 	bl	8001bf0 <__aeabi_dsub>
 800a132:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a134:	000d      	movs	r5, r1
 800a136:	001a      	movs	r2, r3
 800a138:	3201      	adds	r2, #1
 800a13a:	9921      	ldr	r1, [sp, #132]	; 0x84
 800a13c:	920e      	str	r2, [sp, #56]	; 0x38
 800a13e:	9223      	str	r2, [sp, #140]	; 0x8c
 800a140:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a142:	0004      	movs	r4, r0
 800a144:	5c52      	ldrb	r2, [r2, r1]
 800a146:	701a      	strb	r2, [r3, #0]
 800a148:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a14a:	9320      	str	r3, [sp, #128]	; 0x80
 800a14c:	3301      	adds	r3, #1
 800a14e:	d00a      	beq.n	800a166 <_svfprintf_r+0x55e>
 800a150:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a152:	2200      	movs	r2, #0
 800a154:	3b01      	subs	r3, #1
 800a156:	9311      	str	r3, [sp, #68]	; 0x44
 800a158:	0020      	movs	r0, r4
 800a15a:	2300      	movs	r3, #0
 800a15c:	0029      	movs	r1, r5
 800a15e:	f7f6 f973 	bl	8000448 <__aeabi_dcmpeq>
 800a162:	2800      	cmp	r0, #0
 800a164:	d0d2      	beq.n	800a10c <_svfprintf_r+0x504>
 800a166:	2200      	movs	r2, #0
 800a168:	0020      	movs	r0, r4
 800a16a:	0029      	movs	r1, r5
 800a16c:	4bbf      	ldr	r3, [pc, #764]	; (800a46c <_svfprintf_r+0x864>)
 800a16e:	f7f6 f985 	bl	800047c <__aeabi_dcmpgt>
 800a172:	2800      	cmp	r0, #0
 800a174:	d10c      	bne.n	800a190 <_svfprintf_r+0x588>
 800a176:	2200      	movs	r2, #0
 800a178:	0020      	movs	r0, r4
 800a17a:	0029      	movs	r1, r5
 800a17c:	4bbb      	ldr	r3, [pc, #748]	; (800a46c <_svfprintf_r+0x864>)
 800a17e:	f7f6 f963 	bl	8000448 <__aeabi_dcmpeq>
 800a182:	2800      	cmp	r0, #0
 800a184:	d100      	bne.n	800a188 <_svfprintf_r+0x580>
 800a186:	e191      	b.n	800a4ac <_svfprintf_r+0x8a4>
 800a188:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a18a:	07db      	lsls	r3, r3, #31
 800a18c:	d400      	bmi.n	800a190 <_svfprintf_r+0x588>
 800a18e:	e18d      	b.n	800a4ac <_svfprintf_r+0x8a4>
 800a190:	2030      	movs	r0, #48	; 0x30
 800a192:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a194:	932a      	str	r3, [sp, #168]	; 0xa8
 800a196:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a198:	7bdb      	ldrb	r3, [r3, #15]
 800a19a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a19c:	3a01      	subs	r2, #1
 800a19e:	922a      	str	r2, [sp, #168]	; 0xa8
 800a1a0:	7811      	ldrb	r1, [r2, #0]
 800a1a2:	4299      	cmp	r1, r3
 800a1a4:	d100      	bne.n	800a1a8 <_svfprintf_r+0x5a0>
 800a1a6:	e171      	b.n	800a48c <_svfprintf_r+0x884>
 800a1a8:	1c4b      	adds	r3, r1, #1
 800a1aa:	b2db      	uxtb	r3, r3
 800a1ac:	2939      	cmp	r1, #57	; 0x39
 800a1ae:	d101      	bne.n	800a1b4 <_svfprintf_r+0x5ac>
 800a1b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a1b2:	7a9b      	ldrb	r3, [r3, #10]
 800a1b4:	7013      	strb	r3, [r2, #0]
 800a1b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a1b8:	9a08      	ldr	r2, [sp, #32]
 800a1ba:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a1bc:	1a9b      	subs	r3, r3, r2
 800a1be:	930e      	str	r3, [sp, #56]	; 0x38
 800a1c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a1c2:	2b47      	cmp	r3, #71	; 0x47
 800a1c4:	d000      	beq.n	800a1c8 <_svfprintf_r+0x5c0>
 800a1c6:	e1c4      	b.n	800a552 <_svfprintf_r+0x94a>
 800a1c8:	1ceb      	adds	r3, r5, #3
 800a1ca:	db03      	blt.n	800a1d4 <_svfprintf_r+0x5cc>
 800a1cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1ce:	42ab      	cmp	r3, r5
 800a1d0:	db00      	blt.n	800a1d4 <_svfprintf_r+0x5cc>
 800a1d2:	e1e6      	b.n	800a5a2 <_svfprintf_r+0x99a>
 800a1d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1d6:	3b02      	subs	r3, #2
 800a1d8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1da:	223c      	movs	r2, #60	; 0x3c
 800a1dc:	466b      	mov	r3, sp
 800a1de:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a1e0:	189b      	adds	r3, r3, r2
 800a1e2:	1e6c      	subs	r4, r5, #1
 800a1e4:	3a1c      	subs	r2, #28
 800a1e6:	2000      	movs	r0, #0
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	9426      	str	r4, [sp, #152]	; 0x98
 800a1ec:	4391      	bics	r1, r2
 800a1ee:	2941      	cmp	r1, #65	; 0x41
 800a1f0:	d102      	bne.n	800a1f8 <_svfprintf_r+0x5f0>
 800a1f2:	330f      	adds	r3, #15
 800a1f4:	b2db      	uxtb	r3, r3
 800a1f6:	3001      	adds	r0, #1
 800a1f8:	a928      	add	r1, sp, #160	; 0xa0
 800a1fa:	700b      	strb	r3, [r1, #0]
 800a1fc:	232b      	movs	r3, #43	; 0x2b
 800a1fe:	2c00      	cmp	r4, #0
 800a200:	da02      	bge.n	800a208 <_svfprintf_r+0x600>
 800a202:	2401      	movs	r4, #1
 800a204:	3302      	adds	r3, #2
 800a206:	1b64      	subs	r4, r4, r5
 800a208:	704b      	strb	r3, [r1, #1]
 800a20a:	2c09      	cmp	r4, #9
 800a20c:	dc00      	bgt.n	800a210 <_svfprintf_r+0x608>
 800a20e:	e1ba      	b.n	800a586 <_svfprintf_r+0x97e>
 800a210:	2337      	movs	r3, #55	; 0x37
 800a212:	250a      	movs	r5, #10
 800a214:	aa1e      	add	r2, sp, #120	; 0x78
 800a216:	189b      	adds	r3, r3, r2
 800a218:	9310      	str	r3, [sp, #64]	; 0x40
 800a21a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a21c:	0020      	movs	r0, r4
 800a21e:	9309      	str	r3, [sp, #36]	; 0x24
 800a220:	0029      	movs	r1, r5
 800a222:	3b01      	subs	r3, #1
 800a224:	9310      	str	r3, [sp, #64]	; 0x40
 800a226:	f7f6 f8f9 	bl	800041c <__aeabi_idivmod>
 800a22a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a22c:	3130      	adds	r1, #48	; 0x30
 800a22e:	7019      	strb	r1, [r3, #0]
 800a230:	0020      	movs	r0, r4
 800a232:	0029      	movs	r1, r5
 800a234:	9411      	str	r4, [sp, #68]	; 0x44
 800a236:	f7f6 f80b 	bl	8000250 <__divsi3>
 800a23a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a23c:	0004      	movs	r4, r0
 800a23e:	2b63      	cmp	r3, #99	; 0x63
 800a240:	dceb      	bgt.n	800a21a <_svfprintf_r+0x612>
 800a242:	222a      	movs	r2, #42	; 0x2a
 800a244:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a246:	a81e      	add	r0, sp, #120	; 0x78
 800a248:	1e99      	subs	r1, r3, #2
 800a24a:	1812      	adds	r2, r2, r0
 800a24c:	2037      	movs	r0, #55	; 0x37
 800a24e:	000b      	movs	r3, r1
 800a250:	3430      	adds	r4, #48	; 0x30
 800a252:	700c      	strb	r4, [r1, #0]
 800a254:	ac1e      	add	r4, sp, #120	; 0x78
 800a256:	1900      	adds	r0, r0, r4
 800a258:	4283      	cmp	r3, r0
 800a25a:	d200      	bcs.n	800a25e <_svfprintf_r+0x656>
 800a25c:	e18e      	b.n	800a57c <_svfprintf_r+0x974>
 800a25e:	2300      	movs	r3, #0
 800a260:	4281      	cmp	r1, r0
 800a262:	d804      	bhi.n	800a26e <_svfprintf_r+0x666>
 800a264:	aa1e      	add	r2, sp, #120	; 0x78
 800a266:	3339      	adds	r3, #57	; 0x39
 800a268:	189b      	adds	r3, r3, r2
 800a26a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a26c:	1a9b      	subs	r3, r3, r2
 800a26e:	222a      	movs	r2, #42	; 0x2a
 800a270:	a91e      	add	r1, sp, #120	; 0x78
 800a272:	1852      	adds	r2, r2, r1
 800a274:	18d3      	adds	r3, r2, r3
 800a276:	aa28      	add	r2, sp, #160	; 0xa0
 800a278:	1a9b      	subs	r3, r3, r2
 800a27a:	931e      	str	r3, [sp, #120]	; 0x78
 800a27c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a27e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a280:	4694      	mov	ip, r2
 800a282:	4463      	add	r3, ip
 800a284:	9309      	str	r3, [sp, #36]	; 0x24
 800a286:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a288:	2b01      	cmp	r3, #1
 800a28a:	dc01      	bgt.n	800a290 <_svfprintf_r+0x688>
 800a28c:	07f3      	lsls	r3, r6, #31
 800a28e:	d504      	bpl.n	800a29a <_svfprintf_r+0x692>
 800a290:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a294:	4694      	mov	ip, r2
 800a296:	4463      	add	r3, ip
 800a298:	9309      	str	r3, [sp, #36]	; 0x24
 800a29a:	2280      	movs	r2, #128	; 0x80
 800a29c:	4b74      	ldr	r3, [pc, #464]	; (800a470 <_svfprintf_r+0x868>)
 800a29e:	0052      	lsls	r2, r2, #1
 800a2a0:	4033      	ands	r3, r6
 800a2a2:	431a      	orrs	r2, r3
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	001d      	movs	r5, r3
 800a2a8:	921a      	str	r2, [sp, #104]	; 0x68
 800a2aa:	9310      	str	r3, [sp, #64]	; 0x40
 800a2ac:	9311      	str	r3, [sp, #68]	; 0x44
 800a2ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a2b0:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800a2b2:	9319      	str	r3, [sp, #100]	; 0x64
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d006      	beq.n	800a2c6 <_svfprintf_r+0x6be>
 800a2b8:	231b      	movs	r3, #27
 800a2ba:	aa1e      	add	r2, sp, #120	; 0x78
 800a2bc:	189b      	adds	r3, r3, r2
 800a2be:	222d      	movs	r2, #45	; 0x2d
 800a2c0:	701a      	strb	r2, [r3, #0]
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	9319      	str	r3, [sp, #100]	; 0x64
 800a2c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a2c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2ca:	931a      	str	r3, [sp, #104]	; 0x68
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	da00      	bge.n	800a2d2 <_svfprintf_r+0x6ca>
 800a2d0:	921a      	str	r2, [sp, #104]	; 0x68
 800a2d2:	231b      	movs	r3, #27
 800a2d4:	aa1e      	add	r2, sp, #120	; 0x78
 800a2d6:	189b      	adds	r3, r3, r2
 800a2d8:	781b      	ldrb	r3, [r3, #0]
 800a2da:	1e5a      	subs	r2, r3, #1
 800a2dc:	4193      	sbcs	r3, r2
 800a2de:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a2e0:	18d3      	adds	r3, r2, r3
 800a2e2:	931a      	str	r3, [sp, #104]	; 0x68
 800a2e4:	0032      	movs	r2, r6
 800a2e6:	2302      	movs	r3, #2
 800a2e8:	401a      	ands	r2, r3
 800a2ea:	9220      	str	r2, [sp, #128]	; 0x80
 800a2ec:	421e      	tst	r6, r3
 800a2ee:	d002      	beq.n	800a2f6 <_svfprintf_r+0x6ee>
 800a2f0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a2f2:	3302      	adds	r3, #2
 800a2f4:	931a      	str	r3, [sp, #104]	; 0x68
 800a2f6:	2384      	movs	r3, #132	; 0x84
 800a2f8:	0032      	movs	r2, r6
 800a2fa:	401a      	ands	r2, r3
 800a2fc:	9221      	str	r2, [sp, #132]	; 0x84
 800a2fe:	421e      	tst	r6, r3
 800a300:	d11f      	bne.n	800a342 <_svfprintf_r+0x73a>
 800a302:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a304:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a306:	1a9c      	subs	r4, r3, r2
 800a308:	2c00      	cmp	r4, #0
 800a30a:	dd1a      	ble.n	800a342 <_svfprintf_r+0x73a>
 800a30c:	0039      	movs	r1, r7
 800a30e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a310:	4858      	ldr	r0, [pc, #352]	; (800a474 <_svfprintf_r+0x86c>)
 800a312:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800a314:	3301      	adds	r3, #1
 800a316:	3108      	adds	r1, #8
 800a318:	6038      	str	r0, [r7, #0]
 800a31a:	2c10      	cmp	r4, #16
 800a31c:	dd00      	ble.n	800a320 <_svfprintf_r+0x718>
 800a31e:	e31c      	b.n	800a95a <_svfprintf_r+0xd52>
 800a320:	607c      	str	r4, [r7, #4]
 800a322:	18a4      	adds	r4, r4, r2
 800a324:	000f      	movs	r7, r1
 800a326:	942e      	str	r4, [sp, #184]	; 0xb8
 800a328:	932d      	str	r3, [sp, #180]	; 0xb4
 800a32a:	2b07      	cmp	r3, #7
 800a32c:	dd09      	ble.n	800a342 <_svfprintf_r+0x73a>
 800a32e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a330:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a332:	aa2c      	add	r2, sp, #176	; 0xb0
 800a334:	f003 fd7e 	bl	800de34 <__ssprint_r>
 800a338:	2800      	cmp	r0, #0
 800a33a:	d001      	beq.n	800a340 <_svfprintf_r+0x738>
 800a33c:	f000 fe43 	bl	800afc6 <_svfprintf_r+0x13be>
 800a340:	af2f      	add	r7, sp, #188	; 0xbc
 800a342:	221b      	movs	r2, #27
 800a344:	a91e      	add	r1, sp, #120	; 0x78
 800a346:	1852      	adds	r2, r2, r1
 800a348:	7811      	ldrb	r1, [r2, #0]
 800a34a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a34c:	2900      	cmp	r1, #0
 800a34e:	d014      	beq.n	800a37a <_svfprintf_r+0x772>
 800a350:	603a      	str	r2, [r7, #0]
 800a352:	2201      	movs	r2, #1
 800a354:	189b      	adds	r3, r3, r2
 800a356:	932e      	str	r3, [sp, #184]	; 0xb8
 800a358:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a35a:	607a      	str	r2, [r7, #4]
 800a35c:	189b      	adds	r3, r3, r2
 800a35e:	932d      	str	r3, [sp, #180]	; 0xb4
 800a360:	3708      	adds	r7, #8
 800a362:	2b07      	cmp	r3, #7
 800a364:	dd09      	ble.n	800a37a <_svfprintf_r+0x772>
 800a366:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a368:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a36a:	aa2c      	add	r2, sp, #176	; 0xb0
 800a36c:	f003 fd62 	bl	800de34 <__ssprint_r>
 800a370:	2800      	cmp	r0, #0
 800a372:	d001      	beq.n	800a378 <_svfprintf_r+0x770>
 800a374:	f000 fe27 	bl	800afc6 <_svfprintf_r+0x13be>
 800a378:	af2f      	add	r7, sp, #188	; 0xbc
 800a37a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a37c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a37e:	2a00      	cmp	r2, #0
 800a380:	d015      	beq.n	800a3ae <_svfprintf_r+0x7a6>
 800a382:	aa25      	add	r2, sp, #148	; 0x94
 800a384:	603a      	str	r2, [r7, #0]
 800a386:	2202      	movs	r2, #2
 800a388:	189b      	adds	r3, r3, r2
 800a38a:	932e      	str	r3, [sp, #184]	; 0xb8
 800a38c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a38e:	607a      	str	r2, [r7, #4]
 800a390:	3301      	adds	r3, #1
 800a392:	932d      	str	r3, [sp, #180]	; 0xb4
 800a394:	3708      	adds	r7, #8
 800a396:	2b07      	cmp	r3, #7
 800a398:	dd09      	ble.n	800a3ae <_svfprintf_r+0x7a6>
 800a39a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a39c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a39e:	aa2c      	add	r2, sp, #176	; 0xb0
 800a3a0:	f003 fd48 	bl	800de34 <__ssprint_r>
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	d001      	beq.n	800a3ac <_svfprintf_r+0x7a4>
 800a3a8:	f000 fe0d 	bl	800afc6 <_svfprintf_r+0x13be>
 800a3ac:	af2f      	add	r7, sp, #188	; 0xbc
 800a3ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3b0:	2b80      	cmp	r3, #128	; 0x80
 800a3b2:	d11f      	bne.n	800a3f4 <_svfprintf_r+0x7ec>
 800a3b4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a3b6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a3b8:	1a9c      	subs	r4, r3, r2
 800a3ba:	2c00      	cmp	r4, #0
 800a3bc:	dd1a      	ble.n	800a3f4 <_svfprintf_r+0x7ec>
 800a3be:	0039      	movs	r1, r7
 800a3c0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a3c2:	482d      	ldr	r0, [pc, #180]	; (800a478 <_svfprintf_r+0x870>)
 800a3c4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800a3c6:	3301      	adds	r3, #1
 800a3c8:	3108      	adds	r1, #8
 800a3ca:	6038      	str	r0, [r7, #0]
 800a3cc:	2c10      	cmp	r4, #16
 800a3ce:	dd00      	ble.n	800a3d2 <_svfprintf_r+0x7ca>
 800a3d0:	e2d6      	b.n	800a980 <_svfprintf_r+0xd78>
 800a3d2:	607c      	str	r4, [r7, #4]
 800a3d4:	18a4      	adds	r4, r4, r2
 800a3d6:	000f      	movs	r7, r1
 800a3d8:	942e      	str	r4, [sp, #184]	; 0xb8
 800a3da:	932d      	str	r3, [sp, #180]	; 0xb4
 800a3dc:	2b07      	cmp	r3, #7
 800a3de:	dd09      	ble.n	800a3f4 <_svfprintf_r+0x7ec>
 800a3e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a3e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a3e4:	aa2c      	add	r2, sp, #176	; 0xb0
 800a3e6:	f003 fd25 	bl	800de34 <__ssprint_r>
 800a3ea:	2800      	cmp	r0, #0
 800a3ec:	d001      	beq.n	800a3f2 <_svfprintf_r+0x7ea>
 800a3ee:	f000 fdea 	bl	800afc6 <_svfprintf_r+0x13be>
 800a3f2:	af2f      	add	r7, sp, #188	; 0xbc
 800a3f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a3f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a3f8:	1a9c      	subs	r4, r3, r2
 800a3fa:	2c00      	cmp	r4, #0
 800a3fc:	dd1a      	ble.n	800a434 <_svfprintf_r+0x82c>
 800a3fe:	0039      	movs	r1, r7
 800a400:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a402:	481d      	ldr	r0, [pc, #116]	; (800a478 <_svfprintf_r+0x870>)
 800a404:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800a406:	3301      	adds	r3, #1
 800a408:	3108      	adds	r1, #8
 800a40a:	6038      	str	r0, [r7, #0]
 800a40c:	2c10      	cmp	r4, #16
 800a40e:	dd00      	ble.n	800a412 <_svfprintf_r+0x80a>
 800a410:	e2c9      	b.n	800a9a6 <_svfprintf_r+0xd9e>
 800a412:	18a2      	adds	r2, r4, r2
 800a414:	607c      	str	r4, [r7, #4]
 800a416:	922e      	str	r2, [sp, #184]	; 0xb8
 800a418:	000f      	movs	r7, r1
 800a41a:	932d      	str	r3, [sp, #180]	; 0xb4
 800a41c:	2b07      	cmp	r3, #7
 800a41e:	dd09      	ble.n	800a434 <_svfprintf_r+0x82c>
 800a420:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a422:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a424:	aa2c      	add	r2, sp, #176	; 0xb0
 800a426:	f003 fd05 	bl	800de34 <__ssprint_r>
 800a42a:	2800      	cmp	r0, #0
 800a42c:	d001      	beq.n	800a432 <_svfprintf_r+0x82a>
 800a42e:	f000 fdca 	bl	800afc6 <_svfprintf_r+0x13be>
 800a432:	af2f      	add	r7, sp, #188	; 0xbc
 800a434:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a436:	9319      	str	r3, [sp, #100]	; 0x64
 800a438:	05f3      	lsls	r3, r6, #23
 800a43a:	d500      	bpl.n	800a43e <_svfprintf_r+0x836>
 800a43c:	e2ce      	b.n	800a9dc <_svfprintf_r+0xdd4>
 800a43e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a440:	9b08      	ldr	r3, [sp, #32]
 800a442:	4694      	mov	ip, r2
 800a444:	603b      	str	r3, [r7, #0]
 800a446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a448:	607b      	str	r3, [r7, #4]
 800a44a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a44c:	4463      	add	r3, ip
 800a44e:	932e      	str	r3, [sp, #184]	; 0xb8
 800a450:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a452:	3301      	adds	r3, #1
 800a454:	932d      	str	r3, [sp, #180]	; 0xb4
 800a456:	2b07      	cmp	r3, #7
 800a458:	dd00      	ble.n	800a45c <_svfprintf_r+0x854>
 800a45a:	e3a3      	b.n	800aba4 <_svfprintf_r+0xf9c>
 800a45c:	3708      	adds	r7, #8
 800a45e:	e301      	b.n	800aa64 <_svfprintf_r+0xe5c>
 800a460:	0800f7dc 	.word	0x0800f7dc
 800a464:	0800f7ed 	.word	0x0800f7ed
 800a468:	40300000 	.word	0x40300000
 800a46c:	3fe00000 	.word	0x3fe00000
 800a470:	fffffbff 	.word	0xfffffbff
 800a474:	0800f800 	.word	0x0800f800
 800a478:	0800f810 	.word	0x0800f810
 800a47c:	9b08      	ldr	r3, [sp, #32]
 800a47e:	930c      	str	r3, [sp, #48]	; 0x30
 800a480:	e610      	b.n	800a0a4 <_svfprintf_r+0x49c>
 800a482:	2306      	movs	r3, #6
 800a484:	e5fd      	b.n	800a082 <_svfprintf_r+0x47a>
 800a486:	930e      	str	r3, [sp, #56]	; 0x38
 800a488:	2300      	movs	r3, #0
 800a48a:	e61a      	b.n	800a0c2 <_svfprintf_r+0x4ba>
 800a48c:	7010      	strb	r0, [r2, #0]
 800a48e:	e684      	b.n	800a19a <_svfprintf_r+0x592>
 800a490:	7018      	strb	r0, [r3, #0]
 800a492:	3301      	adds	r3, #1
 800a494:	1aca      	subs	r2, r1, r3
 800a496:	d5fb      	bpl.n	800a490 <_svfprintf_r+0x888>
 800a498:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a49a:	2300      	movs	r3, #0
 800a49c:	3201      	adds	r2, #1
 800a49e:	db01      	blt.n	800a4a4 <_svfprintf_r+0x89c>
 800a4a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a4a2:	3301      	adds	r3, #1
 800a4a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a4a6:	18d3      	adds	r3, r2, r3
 800a4a8:	9323      	str	r3, [sp, #140]	; 0x8c
 800a4aa:	e684      	b.n	800a1b6 <_svfprintf_r+0x5ae>
 800a4ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a4ae:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a4b0:	2030      	movs	r0, #48	; 0x30
 800a4b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4b4:	1851      	adds	r1, r2, r1
 800a4b6:	e7ed      	b.n	800a494 <_svfprintf_r+0x88c>
 800a4b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a4ba:	2303      	movs	r3, #3
 800a4bc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a4be:	2a46      	cmp	r2, #70	; 0x46
 800a4c0:	d006      	beq.n	800a4d0 <_svfprintf_r+0x8c8>
 800a4c2:	0014      	movs	r4, r2
 800a4c4:	3c45      	subs	r4, #69	; 0x45
 800a4c6:	4262      	negs	r2, r4
 800a4c8:	4154      	adcs	r4, r2
 800a4ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4cc:	3b01      	subs	r3, #1
 800a4ce:	1914      	adds	r4, r2, r4
 800a4d0:	aa2a      	add	r2, sp, #168	; 0xa8
 800a4d2:	9204      	str	r2, [sp, #16]
 800a4d4:	aa27      	add	r2, sp, #156	; 0x9c
 800a4d6:	9203      	str	r2, [sp, #12]
 800a4d8:	aa26      	add	r2, sp, #152	; 0x98
 800a4da:	9202      	str	r2, [sp, #8]
 800a4dc:	9300      	str	r3, [sp, #0]
 800a4de:	002a      	movs	r2, r5
 800a4e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a4e4:	9401      	str	r4, [sp, #4]
 800a4e6:	f002 fad7 	bl	800ca98 <_dtoa_r>
 800a4ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4ec:	9008      	str	r0, [sp, #32]
 800a4ee:	2b47      	cmp	r3, #71	; 0x47
 800a4f0:	d103      	bne.n	800a4fa <_svfprintf_r+0x8f2>
 800a4f2:	07f3      	lsls	r3, r6, #31
 800a4f4:	d401      	bmi.n	800a4fa <_svfprintf_r+0x8f2>
 800a4f6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800a4f8:	e65e      	b.n	800a1b8 <_svfprintf_r+0x5b0>
 800a4fa:	9b08      	ldr	r3, [sp, #32]
 800a4fc:	191b      	adds	r3, r3, r4
 800a4fe:	9311      	str	r3, [sp, #68]	; 0x44
 800a500:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a502:	2b46      	cmp	r3, #70	; 0x46
 800a504:	d112      	bne.n	800a52c <_svfprintf_r+0x924>
 800a506:	9b08      	ldr	r3, [sp, #32]
 800a508:	781b      	ldrb	r3, [r3, #0]
 800a50a:	2b30      	cmp	r3, #48	; 0x30
 800a50c:	d10a      	bne.n	800a524 <_svfprintf_r+0x91c>
 800a50e:	2200      	movs	r2, #0
 800a510:	2300      	movs	r3, #0
 800a512:	0028      	movs	r0, r5
 800a514:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a516:	f7f5 ff97 	bl	8000448 <__aeabi_dcmpeq>
 800a51a:	2800      	cmp	r0, #0
 800a51c:	d102      	bne.n	800a524 <_svfprintf_r+0x91c>
 800a51e:	2301      	movs	r3, #1
 800a520:	1b1b      	subs	r3, r3, r4
 800a522:	9326      	str	r3, [sp, #152]	; 0x98
 800a524:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a526:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a528:	18d3      	adds	r3, r2, r3
 800a52a:	9311      	str	r3, [sp, #68]	; 0x44
 800a52c:	2200      	movs	r2, #0
 800a52e:	2300      	movs	r3, #0
 800a530:	0028      	movs	r0, r5
 800a532:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a534:	f7f5 ff88 	bl	8000448 <__aeabi_dcmpeq>
 800a538:	2800      	cmp	r0, #0
 800a53a:	d001      	beq.n	800a540 <_svfprintf_r+0x938>
 800a53c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a53e:	932a      	str	r3, [sp, #168]	; 0xa8
 800a540:	2230      	movs	r2, #48	; 0x30
 800a542:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800a544:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a546:	4299      	cmp	r1, r3
 800a548:	d9d5      	bls.n	800a4f6 <_svfprintf_r+0x8ee>
 800a54a:	1c59      	adds	r1, r3, #1
 800a54c:	912a      	str	r1, [sp, #168]	; 0xa8
 800a54e:	701a      	strb	r2, [r3, #0]
 800a550:	e7f7      	b.n	800a542 <_svfprintf_r+0x93a>
 800a552:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a554:	2b46      	cmp	r3, #70	; 0x46
 800a556:	d000      	beq.n	800a55a <_svfprintf_r+0x952>
 800a558:	e63f      	b.n	800a1da <_svfprintf_r+0x5d2>
 800a55a:	2201      	movs	r2, #1
 800a55c:	0033      	movs	r3, r6
 800a55e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a560:	4013      	ands	r3, r2
 800a562:	430b      	orrs	r3, r1
 800a564:	2d00      	cmp	r5, #0
 800a566:	dd2c      	ble.n	800a5c2 <_svfprintf_r+0x9ba>
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d046      	beq.n	800a5fa <_svfprintf_r+0x9f2>
 800a56c:	000a      	movs	r2, r1
 800a56e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a570:	18eb      	adds	r3, r5, r3
 800a572:	18d3      	adds	r3, r2, r3
 800a574:	9309      	str	r3, [sp, #36]	; 0x24
 800a576:	2366      	movs	r3, #102	; 0x66
 800a578:	930f      	str	r3, [sp, #60]	; 0x3c
 800a57a:	e030      	b.n	800a5de <_svfprintf_r+0x9d6>
 800a57c:	781c      	ldrb	r4, [r3, #0]
 800a57e:	3301      	adds	r3, #1
 800a580:	7014      	strb	r4, [r2, #0]
 800a582:	3201      	adds	r2, #1
 800a584:	e668      	b.n	800a258 <_svfprintf_r+0x650>
 800a586:	222a      	movs	r2, #42	; 0x2a
 800a588:	ab1e      	add	r3, sp, #120	; 0x78
 800a58a:	18d2      	adds	r2, r2, r3
 800a58c:	2800      	cmp	r0, #0
 800a58e:	d104      	bne.n	800a59a <_svfprintf_r+0x992>
 800a590:	2330      	movs	r3, #48	; 0x30
 800a592:	222b      	movs	r2, #43	; 0x2b
 800a594:	708b      	strb	r3, [r1, #2]
 800a596:	ab1e      	add	r3, sp, #120	; 0x78
 800a598:	18d2      	adds	r2, r2, r3
 800a59a:	3430      	adds	r4, #48	; 0x30
 800a59c:	1c53      	adds	r3, r2, #1
 800a59e:	7014      	strb	r4, [r2, #0]
 800a5a0:	e669      	b.n	800a276 <_svfprintf_r+0x66e>
 800a5a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5a4:	42ab      	cmp	r3, r5
 800a5a6:	dd12      	ble.n	800a5ce <_svfprintf_r+0x9c6>
 800a5a8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a5aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5ac:	4694      	mov	ip, r2
 800a5ae:	4463      	add	r3, ip
 800a5b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a5b2:	2367      	movs	r3, #103	; 0x67
 800a5b4:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5b6:	2d00      	cmp	r5, #0
 800a5b8:	dc11      	bgt.n	800a5de <_svfprintf_r+0x9d6>
 800a5ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5bc:	1b5b      	subs	r3, r3, r5
 800a5be:	3301      	adds	r3, #1
 800a5c0:	e00c      	b.n	800a5dc <_svfprintf_r+0x9d4>
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d01b      	beq.n	800a5fe <_svfprintf_r+0x9f6>
 800a5c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a5c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5ca:	3301      	adds	r3, #1
 800a5cc:	e7d1      	b.n	800a572 <_svfprintf_r+0x96a>
 800a5ce:	2367      	movs	r3, #103	; 0x67
 800a5d0:	9509      	str	r5, [sp, #36]	; 0x24
 800a5d2:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5d4:	07f3      	lsls	r3, r6, #31
 800a5d6:	d502      	bpl.n	800a5de <_svfprintf_r+0x9d6>
 800a5d8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a5da:	18eb      	adds	r3, r5, r3
 800a5dc:	9309      	str	r3, [sp, #36]	; 0x24
 800a5de:	2380      	movs	r3, #128	; 0x80
 800a5e0:	0032      	movs	r2, r6
 800a5e2:	00db      	lsls	r3, r3, #3
 800a5e4:	401a      	ands	r2, r3
 800a5e6:	9211      	str	r2, [sp, #68]	; 0x44
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	9210      	str	r2, [sp, #64]	; 0x40
 800a5ec:	421e      	tst	r6, r3
 800a5ee:	d100      	bne.n	800a5f2 <_svfprintf_r+0x9ea>
 800a5f0:	e65d      	b.n	800a2ae <_svfprintf_r+0x6a6>
 800a5f2:	4295      	cmp	r5, r2
 800a5f4:	dc25      	bgt.n	800a642 <_svfprintf_r+0xa3a>
 800a5f6:	9211      	str	r2, [sp, #68]	; 0x44
 800a5f8:	e659      	b.n	800a2ae <_svfprintf_r+0x6a6>
 800a5fa:	9509      	str	r5, [sp, #36]	; 0x24
 800a5fc:	e7bb      	b.n	800a576 <_svfprintf_r+0x96e>
 800a5fe:	2366      	movs	r3, #102	; 0x66
 800a600:	9209      	str	r2, [sp, #36]	; 0x24
 800a602:	930f      	str	r3, [sp, #60]	; 0x3c
 800a604:	e7eb      	b.n	800a5de <_svfprintf_r+0x9d6>
 800a606:	42ab      	cmp	r3, r5
 800a608:	da0e      	bge.n	800a628 <_svfprintf_r+0xa20>
 800a60a:	1aed      	subs	r5, r5, r3
 800a60c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a60e:	785b      	ldrb	r3, [r3, #1]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d012      	beq.n	800a63a <_svfprintf_r+0xa32>
 800a614:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a616:	3301      	adds	r3, #1
 800a618:	9311      	str	r3, [sp, #68]	; 0x44
 800a61a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a61c:	3301      	adds	r3, #1
 800a61e:	9312      	str	r3, [sp, #72]	; 0x48
 800a620:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a622:	781b      	ldrb	r3, [r3, #0]
 800a624:	2bff      	cmp	r3, #255	; 0xff
 800a626:	d1ee      	bne.n	800a606 <_svfprintf_r+0x9fe>
 800a628:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a62a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a62c:	189b      	adds	r3, r3, r2
 800a62e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a630:	4353      	muls	r3, r2
 800a632:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a634:	189b      	adds	r3, r3, r2
 800a636:	9309      	str	r3, [sp, #36]	; 0x24
 800a638:	e639      	b.n	800a2ae <_svfprintf_r+0x6a6>
 800a63a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a63c:	3301      	adds	r3, #1
 800a63e:	9310      	str	r3, [sp, #64]	; 0x40
 800a640:	e7ee      	b.n	800a620 <_svfprintf_r+0xa18>
 800a642:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a644:	9311      	str	r3, [sp, #68]	; 0x44
 800a646:	e7eb      	b.n	800a620 <_svfprintf_r+0xa18>
 800a648:	1d23      	adds	r3, r4, #4
 800a64a:	930d      	str	r3, [sp, #52]	; 0x34
 800a64c:	06b3      	lsls	r3, r6, #26
 800a64e:	d509      	bpl.n	800a664 <_svfprintf_r+0xa5c>
 800a650:	6823      	ldr	r3, [r4, #0]
 800a652:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a654:	601a      	str	r2, [r3, #0]
 800a656:	17d2      	asrs	r2, r2, #31
 800a658:	605a      	str	r2, [r3, #4]
 800a65a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a65c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800a65e:	9308      	str	r3, [sp, #32]
 800a660:	f7ff fb0d 	bl	8009c7e <_svfprintf_r+0x76>
 800a664:	06f3      	lsls	r3, r6, #27
 800a666:	d503      	bpl.n	800a670 <_svfprintf_r+0xa68>
 800a668:	6823      	ldr	r3, [r4, #0]
 800a66a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a66c:	601a      	str	r2, [r3, #0]
 800a66e:	e7f4      	b.n	800a65a <_svfprintf_r+0xa52>
 800a670:	0673      	lsls	r3, r6, #25
 800a672:	d503      	bpl.n	800a67c <_svfprintf_r+0xa74>
 800a674:	6823      	ldr	r3, [r4, #0]
 800a676:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a678:	801a      	strh	r2, [r3, #0]
 800a67a:	e7ee      	b.n	800a65a <_svfprintf_r+0xa52>
 800a67c:	05b6      	lsls	r6, r6, #22
 800a67e:	d5f3      	bpl.n	800a668 <_svfprintf_r+0xa60>
 800a680:	6823      	ldr	r3, [r4, #0]
 800a682:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a684:	701a      	strb	r2, [r3, #0]
 800a686:	e7e8      	b.n	800a65a <_svfprintf_r+0xa52>
 800a688:	2310      	movs	r3, #16
 800a68a:	431e      	orrs	r6, r3
 800a68c:	2320      	movs	r3, #32
 800a68e:	0030      	movs	r0, r6
 800a690:	4018      	ands	r0, r3
 800a692:	421e      	tst	r6, r3
 800a694:	d00f      	beq.n	800a6b6 <_svfprintf_r+0xaae>
 800a696:	3b19      	subs	r3, #25
 800a698:	3407      	adds	r4, #7
 800a69a:	439c      	bics	r4, r3
 800a69c:	0022      	movs	r2, r4
 800a69e:	ca18      	ldmia	r2!, {r3, r4}
 800a6a0:	9306      	str	r3, [sp, #24]
 800a6a2:	9407      	str	r4, [sp, #28]
 800a6a4:	920d      	str	r2, [sp, #52]	; 0x34
 800a6a6:	4bc9      	ldr	r3, [pc, #804]	; (800a9cc <_svfprintf_r+0xdc4>)
 800a6a8:	401e      	ands	r6, r3
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	221b      	movs	r2, #27
 800a6ae:	a91e      	add	r1, sp, #120	; 0x78
 800a6b0:	1852      	adds	r2, r2, r1
 800a6b2:	2100      	movs	r1, #0
 800a6b4:	e430      	b.n	8009f18 <_svfprintf_r+0x310>
 800a6b6:	0022      	movs	r2, r4
 800a6b8:	ca08      	ldmia	r2!, {r3}
 800a6ba:	0031      	movs	r1, r6
 800a6bc:	920d      	str	r2, [sp, #52]	; 0x34
 800a6be:	2210      	movs	r2, #16
 800a6c0:	4011      	ands	r1, r2
 800a6c2:	4216      	tst	r6, r2
 800a6c4:	d002      	beq.n	800a6cc <_svfprintf_r+0xac4>
 800a6c6:	9306      	str	r3, [sp, #24]
 800a6c8:	9007      	str	r0, [sp, #28]
 800a6ca:	e7ec      	b.n	800a6a6 <_svfprintf_r+0xa9e>
 800a6cc:	2240      	movs	r2, #64	; 0x40
 800a6ce:	0030      	movs	r0, r6
 800a6d0:	4010      	ands	r0, r2
 800a6d2:	4216      	tst	r6, r2
 800a6d4:	d003      	beq.n	800a6de <_svfprintf_r+0xad6>
 800a6d6:	b29b      	uxth	r3, r3
 800a6d8:	9306      	str	r3, [sp, #24]
 800a6da:	9107      	str	r1, [sp, #28]
 800a6dc:	e7e3      	b.n	800a6a6 <_svfprintf_r+0xa9e>
 800a6de:	2280      	movs	r2, #128	; 0x80
 800a6e0:	0031      	movs	r1, r6
 800a6e2:	0092      	lsls	r2, r2, #2
 800a6e4:	4011      	ands	r1, r2
 800a6e6:	4216      	tst	r6, r2
 800a6e8:	d0f6      	beq.n	800a6d8 <_svfprintf_r+0xad0>
 800a6ea:	b2db      	uxtb	r3, r3
 800a6ec:	e7eb      	b.n	800a6c6 <_svfprintf_r+0xabe>
 800a6ee:	0023      	movs	r3, r4
 800a6f0:	cb04      	ldmia	r3!, {r2}
 800a6f2:	49b7      	ldr	r1, [pc, #732]	; (800a9d0 <_svfprintf_r+0xdc8>)
 800a6f4:	9206      	str	r2, [sp, #24]
 800a6f6:	aa25      	add	r2, sp, #148	; 0x94
 800a6f8:	8011      	strh	r1, [r2, #0]
 800a6fa:	4ab6      	ldr	r2, [pc, #728]	; (800a9d4 <_svfprintf_r+0xdcc>)
 800a6fc:	930d      	str	r3, [sp, #52]	; 0x34
 800a6fe:	2300      	movs	r3, #0
 800a700:	921f      	str	r2, [sp, #124]	; 0x7c
 800a702:	2278      	movs	r2, #120	; 0x78
 800a704:	9307      	str	r3, [sp, #28]
 800a706:	3302      	adds	r3, #2
 800a708:	431e      	orrs	r6, r3
 800a70a:	920f      	str	r2, [sp, #60]	; 0x3c
 800a70c:	e7ce      	b.n	800a6ac <_svfprintf_r+0xaa4>
 800a70e:	0023      	movs	r3, r4
 800a710:	cb04      	ldmia	r3!, {r2}
 800a712:	2400      	movs	r4, #0
 800a714:	930d      	str	r3, [sp, #52]	; 0x34
 800a716:	231b      	movs	r3, #27
 800a718:	9208      	str	r2, [sp, #32]
 800a71a:	aa1e      	add	r2, sp, #120	; 0x78
 800a71c:	189b      	adds	r3, r3, r2
 800a71e:	701c      	strb	r4, [r3, #0]
 800a720:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a722:	3301      	adds	r3, #1
 800a724:	d00e      	beq.n	800a744 <_svfprintf_r+0xb3c>
 800a726:	0021      	movs	r1, r4
 800a728:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a72a:	9808      	ldr	r0, [sp, #32]
 800a72c:	f002 f83a 	bl	800c7a4 <memchr>
 800a730:	900c      	str	r0, [sp, #48]	; 0x30
 800a732:	42a0      	cmp	r0, r4
 800a734:	d100      	bne.n	800a738 <_svfprintf_r+0xb30>
 800a736:	e10d      	b.n	800a954 <_svfprintf_r+0xd4c>
 800a738:	9a08      	ldr	r2, [sp, #32]
 800a73a:	1a83      	subs	r3, r0, r2
 800a73c:	9309      	str	r3, [sp, #36]	; 0x24
 800a73e:	0023      	movs	r3, r4
 800a740:	940c      	str	r4, [sp, #48]	; 0x30
 800a742:	e44e      	b.n	8009fe2 <_svfprintf_r+0x3da>
 800a744:	9808      	ldr	r0, [sp, #32]
 800a746:	f7f5 fcdd 	bl	8000104 <strlen>
 800a74a:	9009      	str	r0, [sp, #36]	; 0x24
 800a74c:	e7f7      	b.n	800a73e <_svfprintf_r+0xb36>
 800a74e:	2310      	movs	r3, #16
 800a750:	431e      	orrs	r6, r3
 800a752:	2320      	movs	r3, #32
 800a754:	0030      	movs	r0, r6
 800a756:	4018      	ands	r0, r3
 800a758:	421e      	tst	r6, r3
 800a75a:	d009      	beq.n	800a770 <_svfprintf_r+0xb68>
 800a75c:	3b19      	subs	r3, #25
 800a75e:	3407      	adds	r4, #7
 800a760:	439c      	bics	r4, r3
 800a762:	0022      	movs	r2, r4
 800a764:	ca18      	ldmia	r2!, {r3, r4}
 800a766:	9306      	str	r3, [sp, #24]
 800a768:	9407      	str	r4, [sp, #28]
 800a76a:	920d      	str	r2, [sp, #52]	; 0x34
 800a76c:	2301      	movs	r3, #1
 800a76e:	e79d      	b.n	800a6ac <_svfprintf_r+0xaa4>
 800a770:	0023      	movs	r3, r4
 800a772:	cb04      	ldmia	r3!, {r2}
 800a774:	0031      	movs	r1, r6
 800a776:	930d      	str	r3, [sp, #52]	; 0x34
 800a778:	2310      	movs	r3, #16
 800a77a:	4019      	ands	r1, r3
 800a77c:	421e      	tst	r6, r3
 800a77e:	d003      	beq.n	800a788 <_svfprintf_r+0xb80>
 800a780:	9206      	str	r2, [sp, #24]
 800a782:	9007      	str	r0, [sp, #28]
 800a784:	3b0f      	subs	r3, #15
 800a786:	e791      	b.n	800a6ac <_svfprintf_r+0xaa4>
 800a788:	2340      	movs	r3, #64	; 0x40
 800a78a:	0030      	movs	r0, r6
 800a78c:	4018      	ands	r0, r3
 800a78e:	421e      	tst	r6, r3
 800a790:	d003      	beq.n	800a79a <_svfprintf_r+0xb92>
 800a792:	b293      	uxth	r3, r2
 800a794:	9306      	str	r3, [sp, #24]
 800a796:	9107      	str	r1, [sp, #28]
 800a798:	e7e8      	b.n	800a76c <_svfprintf_r+0xb64>
 800a79a:	2380      	movs	r3, #128	; 0x80
 800a79c:	0031      	movs	r1, r6
 800a79e:	009b      	lsls	r3, r3, #2
 800a7a0:	4019      	ands	r1, r3
 800a7a2:	421e      	tst	r6, r3
 800a7a4:	d003      	beq.n	800a7ae <_svfprintf_r+0xba6>
 800a7a6:	b2d3      	uxtb	r3, r2
 800a7a8:	9306      	str	r3, [sp, #24]
 800a7aa:	9007      	str	r0, [sp, #28]
 800a7ac:	e7de      	b.n	800a76c <_svfprintf_r+0xb64>
 800a7ae:	9206      	str	r2, [sp, #24]
 800a7b0:	e7f1      	b.n	800a796 <_svfprintf_r+0xb8e>
 800a7b2:	4b89      	ldr	r3, [pc, #548]	; (800a9d8 <_svfprintf_r+0xdd0>)
 800a7b4:	0030      	movs	r0, r6
 800a7b6:	931f      	str	r3, [sp, #124]	; 0x7c
 800a7b8:	2320      	movs	r3, #32
 800a7ba:	4018      	ands	r0, r3
 800a7bc:	421e      	tst	r6, r3
 800a7be:	d01a      	beq.n	800a7f6 <_svfprintf_r+0xbee>
 800a7c0:	3b19      	subs	r3, #25
 800a7c2:	3407      	adds	r4, #7
 800a7c4:	439c      	bics	r4, r3
 800a7c6:	0022      	movs	r2, r4
 800a7c8:	ca18      	ldmia	r2!, {r3, r4}
 800a7ca:	9306      	str	r3, [sp, #24]
 800a7cc:	9407      	str	r4, [sp, #28]
 800a7ce:	920d      	str	r2, [sp, #52]	; 0x34
 800a7d0:	07f3      	lsls	r3, r6, #31
 800a7d2:	d50a      	bpl.n	800a7ea <_svfprintf_r+0xbe2>
 800a7d4:	9b06      	ldr	r3, [sp, #24]
 800a7d6:	9a07      	ldr	r2, [sp, #28]
 800a7d8:	4313      	orrs	r3, r2
 800a7da:	d006      	beq.n	800a7ea <_svfprintf_r+0xbe2>
 800a7dc:	2230      	movs	r2, #48	; 0x30
 800a7de:	ab25      	add	r3, sp, #148	; 0x94
 800a7e0:	701a      	strb	r2, [r3, #0]
 800a7e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a7e4:	705a      	strb	r2, [r3, #1]
 800a7e6:	2302      	movs	r3, #2
 800a7e8:	431e      	orrs	r6, r3
 800a7ea:	4b78      	ldr	r3, [pc, #480]	; (800a9cc <_svfprintf_r+0xdc4>)
 800a7ec:	401e      	ands	r6, r3
 800a7ee:	2302      	movs	r3, #2
 800a7f0:	e75c      	b.n	800a6ac <_svfprintf_r+0xaa4>
 800a7f2:	4b78      	ldr	r3, [pc, #480]	; (800a9d4 <_svfprintf_r+0xdcc>)
 800a7f4:	e7de      	b.n	800a7b4 <_svfprintf_r+0xbac>
 800a7f6:	0023      	movs	r3, r4
 800a7f8:	cb04      	ldmia	r3!, {r2}
 800a7fa:	0031      	movs	r1, r6
 800a7fc:	930d      	str	r3, [sp, #52]	; 0x34
 800a7fe:	2310      	movs	r3, #16
 800a800:	4019      	ands	r1, r3
 800a802:	421e      	tst	r6, r3
 800a804:	d002      	beq.n	800a80c <_svfprintf_r+0xc04>
 800a806:	9206      	str	r2, [sp, #24]
 800a808:	9007      	str	r0, [sp, #28]
 800a80a:	e7e1      	b.n	800a7d0 <_svfprintf_r+0xbc8>
 800a80c:	2340      	movs	r3, #64	; 0x40
 800a80e:	0030      	movs	r0, r6
 800a810:	4018      	ands	r0, r3
 800a812:	421e      	tst	r6, r3
 800a814:	d003      	beq.n	800a81e <_svfprintf_r+0xc16>
 800a816:	b293      	uxth	r3, r2
 800a818:	9306      	str	r3, [sp, #24]
 800a81a:	9107      	str	r1, [sp, #28]
 800a81c:	e7d8      	b.n	800a7d0 <_svfprintf_r+0xbc8>
 800a81e:	2380      	movs	r3, #128	; 0x80
 800a820:	0031      	movs	r1, r6
 800a822:	009b      	lsls	r3, r3, #2
 800a824:	4019      	ands	r1, r3
 800a826:	421e      	tst	r6, r3
 800a828:	d002      	beq.n	800a830 <_svfprintf_r+0xc28>
 800a82a:	b2d3      	uxtb	r3, r2
 800a82c:	9306      	str	r3, [sp, #24]
 800a82e:	e7eb      	b.n	800a808 <_svfprintf_r+0xc00>
 800a830:	9206      	str	r2, [sp, #24]
 800a832:	e7f2      	b.n	800a81a <_svfprintf_r+0xc12>
 800a834:	9b07      	ldr	r3, [sp, #28]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d10a      	bne.n	800a850 <_svfprintf_r+0xc48>
 800a83a:	9b06      	ldr	r3, [sp, #24]
 800a83c:	2b09      	cmp	r3, #9
 800a83e:	d807      	bhi.n	800a850 <_svfprintf_r+0xc48>
 800a840:	23e7      	movs	r3, #231	; 0xe7
 800a842:	aa1e      	add	r2, sp, #120	; 0x78
 800a844:	189b      	adds	r3, r3, r2
 800a846:	9a06      	ldr	r2, [sp, #24]
 800a848:	3230      	adds	r2, #48	; 0x30
 800a84a:	701a      	strb	r2, [r3, #0]
 800a84c:	f000 fc18 	bl	800b080 <_svfprintf_r+0x1478>
 800a850:	2680      	movs	r6, #128	; 0x80
 800a852:	2300      	movs	r3, #0
 800a854:	00f6      	lsls	r6, r6, #3
 800a856:	930e      	str	r3, [sp, #56]	; 0x38
 800a858:	ad58      	add	r5, sp, #352	; 0x160
 800a85a:	4026      	ands	r6, r4
 800a85c:	220a      	movs	r2, #10
 800a85e:	9806      	ldr	r0, [sp, #24]
 800a860:	9907      	ldr	r1, [sp, #28]
 800a862:	2300      	movs	r3, #0
 800a864:	f7f5 fe1e 	bl	80004a4 <__aeabi_uldivmod>
 800a868:	1e6b      	subs	r3, r5, #1
 800a86a:	3230      	adds	r2, #48	; 0x30
 800a86c:	9308      	str	r3, [sp, #32]
 800a86e:	701a      	strb	r2, [r3, #0]
 800a870:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a872:	900c      	str	r0, [sp, #48]	; 0x30
 800a874:	3301      	adds	r3, #1
 800a876:	9110      	str	r1, [sp, #64]	; 0x40
 800a878:	930e      	str	r3, [sp, #56]	; 0x38
 800a87a:	2e00      	cmp	r6, #0
 800a87c:	d01d      	beq.n	800a8ba <_svfprintf_r+0xcb2>
 800a87e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a880:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a882:	781b      	ldrb	r3, [r3, #0]
 800a884:	429a      	cmp	r2, r3
 800a886:	d118      	bne.n	800a8ba <_svfprintf_r+0xcb2>
 800a888:	2aff      	cmp	r2, #255	; 0xff
 800a88a:	d016      	beq.n	800a8ba <_svfprintf_r+0xcb2>
 800a88c:	9b07      	ldr	r3, [sp, #28]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d102      	bne.n	800a898 <_svfprintf_r+0xc90>
 800a892:	9b06      	ldr	r3, [sp, #24]
 800a894:	2b09      	cmp	r3, #9
 800a896:	d910      	bls.n	800a8ba <_svfprintf_r+0xcb2>
 800a898:	9b08      	ldr	r3, [sp, #32]
 800a89a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a89c:	991d      	ldr	r1, [sp, #116]	; 0x74
 800a89e:	1a9b      	subs	r3, r3, r2
 800a8a0:	0018      	movs	r0, r3
 800a8a2:	9308      	str	r3, [sp, #32]
 800a8a4:	f7fd ffd1 	bl	800884a <strncpy>
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a8ac:	920e      	str	r2, [sp, #56]	; 0x38
 800a8ae:	785b      	ldrb	r3, [r3, #1]
 800a8b0:	1e5a      	subs	r2, r3, #1
 800a8b2:	4193      	sbcs	r3, r2
 800a8b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a8b6:	18d3      	adds	r3, r2, r3
 800a8b8:	9312      	str	r3, [sp, #72]	; 0x48
 800a8ba:	9b07      	ldr	r3, [sp, #28]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d10f      	bne.n	800a8e0 <_svfprintf_r+0xcd8>
 800a8c0:	9b06      	ldr	r3, [sp, #24]
 800a8c2:	2b09      	cmp	r3, #9
 800a8c4:	d80c      	bhi.n	800a8e0 <_svfprintf_r+0xcd8>
 800a8c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8c8:	9a08      	ldr	r2, [sp, #32]
 800a8ca:	9319      	str	r3, [sp, #100]	; 0x64
 800a8cc:	ab58      	add	r3, sp, #352	; 0x160
 800a8ce:	1a9b      	subs	r3, r3, r2
 800a8d0:	9309      	str	r3, [sp, #36]	; 0x24
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	0026      	movs	r6, r4
 800a8d6:	930c      	str	r3, [sp, #48]	; 0x30
 800a8d8:	001d      	movs	r5, r3
 800a8da:	9310      	str	r3, [sp, #64]	; 0x40
 800a8dc:	9311      	str	r3, [sp, #68]	; 0x44
 800a8de:	e4f2      	b.n	800a2c6 <_svfprintf_r+0x6be>
 800a8e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8e2:	9d08      	ldr	r5, [sp, #32]
 800a8e4:	9306      	str	r3, [sp, #24]
 800a8e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a8e8:	9307      	str	r3, [sp, #28]
 800a8ea:	e7b7      	b.n	800a85c <_svfprintf_r+0xc54>
 800a8ec:	200f      	movs	r0, #15
 800a8ee:	ab58      	add	r3, sp, #352	; 0x160
 800a8f0:	9308      	str	r3, [sp, #32]
 800a8f2:	9b08      	ldr	r3, [sp, #32]
 800a8f4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	9308      	str	r3, [sp, #32]
 800a8fa:	9b06      	ldr	r3, [sp, #24]
 800a8fc:	4003      	ands	r3, r0
 800a8fe:	5cd3      	ldrb	r3, [r2, r3]
 800a900:	9a08      	ldr	r2, [sp, #32]
 800a902:	7013      	strb	r3, [r2, #0]
 800a904:	9b07      	ldr	r3, [sp, #28]
 800a906:	0719      	lsls	r1, r3, #28
 800a908:	9b06      	ldr	r3, [sp, #24]
 800a90a:	091a      	lsrs	r2, r3, #4
 800a90c:	9b07      	ldr	r3, [sp, #28]
 800a90e:	4311      	orrs	r1, r2
 800a910:	091b      	lsrs	r3, r3, #4
 800a912:	9307      	str	r3, [sp, #28]
 800a914:	000b      	movs	r3, r1
 800a916:	9a07      	ldr	r2, [sp, #28]
 800a918:	9106      	str	r1, [sp, #24]
 800a91a:	4313      	orrs	r3, r2
 800a91c:	d1e9      	bne.n	800a8f2 <_svfprintf_r+0xcea>
 800a91e:	e7d2      	b.n	800a8c6 <_svfprintf_r+0xcbe>
 800a920:	aa58      	add	r2, sp, #352	; 0x160
 800a922:	9208      	str	r2, [sp, #32]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d1ce      	bne.n	800a8c6 <_svfprintf_r+0xcbe>
 800a928:	07f6      	lsls	r6, r6, #31
 800a92a:	d5cc      	bpl.n	800a8c6 <_svfprintf_r+0xcbe>
 800a92c:	aa1e      	add	r2, sp, #120	; 0x78
 800a92e:	33e7      	adds	r3, #231	; 0xe7
 800a930:	189b      	adds	r3, r3, r2
 800a932:	2230      	movs	r2, #48	; 0x30
 800a934:	e789      	b.n	800a84a <_svfprintf_r+0xc42>
 800a936:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d100      	bne.n	800a93e <_svfprintf_r+0xd36>
 800a93c:	e364      	b.n	800b008 <_svfprintf_r+0x1400>
 800a93e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a940:	211b      	movs	r1, #27
 800a942:	ab3f      	add	r3, sp, #252	; 0xfc
 800a944:	701a      	strb	r2, [r3, #0]
 800a946:	2200      	movs	r2, #0
 800a948:	a81e      	add	r0, sp, #120	; 0x78
 800a94a:	1809      	adds	r1, r1, r0
 800a94c:	700a      	strb	r2, [r1, #0]
 800a94e:	940d      	str	r4, [sp, #52]	; 0x34
 800a950:	f7ff fabd 	bl	8009ece <_svfprintf_r+0x2c6>
 800a954:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a956:	f7ff fb44 	bl	8009fe2 <_svfprintf_r+0x3da>
 800a95a:	2010      	movs	r0, #16
 800a95c:	1812      	adds	r2, r2, r0
 800a95e:	6078      	str	r0, [r7, #4]
 800a960:	922e      	str	r2, [sp, #184]	; 0xb8
 800a962:	932d      	str	r3, [sp, #180]	; 0xb4
 800a964:	2b07      	cmp	r3, #7
 800a966:	dd08      	ble.n	800a97a <_svfprintf_r+0xd72>
 800a968:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a96a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a96c:	aa2c      	add	r2, sp, #176	; 0xb0
 800a96e:	f003 fa61 	bl	800de34 <__ssprint_r>
 800a972:	2800      	cmp	r0, #0
 800a974:	d000      	beq.n	800a978 <_svfprintf_r+0xd70>
 800a976:	e326      	b.n	800afc6 <_svfprintf_r+0x13be>
 800a978:	a92f      	add	r1, sp, #188	; 0xbc
 800a97a:	000f      	movs	r7, r1
 800a97c:	3c10      	subs	r4, #16
 800a97e:	e4c5      	b.n	800a30c <_svfprintf_r+0x704>
 800a980:	2010      	movs	r0, #16
 800a982:	1812      	adds	r2, r2, r0
 800a984:	6078      	str	r0, [r7, #4]
 800a986:	922e      	str	r2, [sp, #184]	; 0xb8
 800a988:	932d      	str	r3, [sp, #180]	; 0xb4
 800a98a:	2b07      	cmp	r3, #7
 800a98c:	dd08      	ble.n	800a9a0 <_svfprintf_r+0xd98>
 800a98e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a990:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a992:	aa2c      	add	r2, sp, #176	; 0xb0
 800a994:	f003 fa4e 	bl	800de34 <__ssprint_r>
 800a998:	2800      	cmp	r0, #0
 800a99a:	d000      	beq.n	800a99e <_svfprintf_r+0xd96>
 800a99c:	e313      	b.n	800afc6 <_svfprintf_r+0x13be>
 800a99e:	a92f      	add	r1, sp, #188	; 0xbc
 800a9a0:	000f      	movs	r7, r1
 800a9a2:	3c10      	subs	r4, #16
 800a9a4:	e50b      	b.n	800a3be <_svfprintf_r+0x7b6>
 800a9a6:	2010      	movs	r0, #16
 800a9a8:	1812      	adds	r2, r2, r0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	922e      	str	r2, [sp, #184]	; 0xb8
 800a9ae:	932d      	str	r3, [sp, #180]	; 0xb4
 800a9b0:	2b07      	cmp	r3, #7
 800a9b2:	dd08      	ble.n	800a9c6 <_svfprintf_r+0xdbe>
 800a9b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a9b6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a9b8:	aa2c      	add	r2, sp, #176	; 0xb0
 800a9ba:	f003 fa3b 	bl	800de34 <__ssprint_r>
 800a9be:	2800      	cmp	r0, #0
 800a9c0:	d000      	beq.n	800a9c4 <_svfprintf_r+0xdbc>
 800a9c2:	e300      	b.n	800afc6 <_svfprintf_r+0x13be>
 800a9c4:	a92f      	add	r1, sp, #188	; 0xbc
 800a9c6:	000f      	movs	r7, r1
 800a9c8:	3c10      	subs	r4, #16
 800a9ca:	e518      	b.n	800a3fe <_svfprintf_r+0x7f6>
 800a9cc:	fffffbff 	.word	0xfffffbff
 800a9d0:	00007830 	.word	0x00007830
 800a9d4:	0800f7dc 	.word	0x0800f7dc
 800a9d8:	0800f7ed 	.word	0x0800f7ed
 800a9dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9de:	2b65      	cmp	r3, #101	; 0x65
 800a9e0:	dc00      	bgt.n	800a9e4 <_svfprintf_r+0xddc>
 800a9e2:	e241      	b.n	800ae68 <_svfprintf_r+0x1260>
 800a9e4:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a9e6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	f7f5 fd2c 	bl	8000448 <__aeabi_dcmpeq>
 800a9f0:	2800      	cmp	r0, #0
 800a9f2:	d077      	beq.n	800aae4 <_svfprintf_r+0xedc>
 800a9f4:	4bca      	ldr	r3, [pc, #808]	; (800ad20 <_svfprintf_r+0x1118>)
 800a9f6:	603b      	str	r3, [r7, #0]
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	607b      	str	r3, [r7, #4]
 800a9fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a9fe:	3708      	adds	r7, #8
 800aa00:	3301      	adds	r3, #1
 800aa02:	932e      	str	r3, [sp, #184]	; 0xb8
 800aa04:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aa06:	3301      	adds	r3, #1
 800aa08:	932d      	str	r3, [sp, #180]	; 0xb4
 800aa0a:	2b07      	cmp	r3, #7
 800aa0c:	dd08      	ble.n	800aa20 <_svfprintf_r+0xe18>
 800aa0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa10:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aa12:	aa2c      	add	r2, sp, #176	; 0xb0
 800aa14:	f003 fa0e 	bl	800de34 <__ssprint_r>
 800aa18:	2800      	cmp	r0, #0
 800aa1a:	d000      	beq.n	800aa1e <_svfprintf_r+0xe16>
 800aa1c:	e2d3      	b.n	800afc6 <_svfprintf_r+0x13be>
 800aa1e:	af2f      	add	r7, sp, #188	; 0xbc
 800aa20:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800aa22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa24:	4293      	cmp	r3, r2
 800aa26:	db01      	blt.n	800aa2c <_svfprintf_r+0xe24>
 800aa28:	07f3      	lsls	r3, r6, #31
 800aa2a:	d51b      	bpl.n	800aa64 <_svfprintf_r+0xe5c>
 800aa2c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800aa2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800aa30:	603b      	str	r3, [r7, #0]
 800aa32:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aa34:	607b      	str	r3, [r7, #4]
 800aa36:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800aa38:	3708      	adds	r7, #8
 800aa3a:	189b      	adds	r3, r3, r2
 800aa3c:	932e      	str	r3, [sp, #184]	; 0xb8
 800aa3e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aa40:	3301      	adds	r3, #1
 800aa42:	932d      	str	r3, [sp, #180]	; 0xb4
 800aa44:	2b07      	cmp	r3, #7
 800aa46:	dd08      	ble.n	800aa5a <_svfprintf_r+0xe52>
 800aa48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aa4c:	aa2c      	add	r2, sp, #176	; 0xb0
 800aa4e:	f003 f9f1 	bl	800de34 <__ssprint_r>
 800aa52:	2800      	cmp	r0, #0
 800aa54:	d000      	beq.n	800aa58 <_svfprintf_r+0xe50>
 800aa56:	e2b6      	b.n	800afc6 <_svfprintf_r+0x13be>
 800aa58:	af2f      	add	r7, sp, #188	; 0xbc
 800aa5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa5c:	2510      	movs	r5, #16
 800aa5e:	1e5c      	subs	r4, r3, #1
 800aa60:	2c00      	cmp	r4, #0
 800aa62:	dc2e      	bgt.n	800aac2 <_svfprintf_r+0xeba>
 800aa64:	0776      	lsls	r6, r6, #29
 800aa66:	d500      	bpl.n	800aa6a <_svfprintf_r+0xe62>
 800aa68:	e290      	b.n	800af8c <_svfprintf_r+0x1384>
 800aa6a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800aa6c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	da00      	bge.n	800aa74 <_svfprintf_r+0xe6c>
 800aa72:	0013      	movs	r3, r2
 800aa74:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800aa76:	18d3      	adds	r3, r2, r3
 800aa78:	9317      	str	r3, [sp, #92]	; 0x5c
 800aa7a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d007      	beq.n	800aa90 <_svfprintf_r+0xe88>
 800aa80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa82:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aa84:	aa2c      	add	r2, sp, #176	; 0xb0
 800aa86:	f003 f9d5 	bl	800de34 <__ssprint_r>
 800aa8a:	2800      	cmp	r0, #0
 800aa8c:	d000      	beq.n	800aa90 <_svfprintf_r+0xe88>
 800aa8e:	e29a      	b.n	800afc6 <_svfprintf_r+0x13be>
 800aa90:	2300      	movs	r3, #0
 800aa92:	932d      	str	r3, [sp, #180]	; 0xb4
 800aa94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d000      	beq.n	800aa9c <_svfprintf_r+0xe94>
 800aa9a:	e2b0      	b.n	800affe <_svfprintf_r+0x13f6>
 800aa9c:	af2f      	add	r7, sp, #188	; 0xbc
 800aa9e:	e5dc      	b.n	800a65a <_svfprintf_r+0xa52>
 800aaa0:	3210      	adds	r2, #16
 800aaa2:	607d      	str	r5, [r7, #4]
 800aaa4:	922e      	str	r2, [sp, #184]	; 0xb8
 800aaa6:	932d      	str	r3, [sp, #180]	; 0xb4
 800aaa8:	2b07      	cmp	r3, #7
 800aaaa:	dd08      	ble.n	800aabe <_svfprintf_r+0xeb6>
 800aaac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aaae:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aab0:	aa2c      	add	r2, sp, #176	; 0xb0
 800aab2:	f003 f9bf 	bl	800de34 <__ssprint_r>
 800aab6:	2800      	cmp	r0, #0
 800aab8:	d000      	beq.n	800aabc <_svfprintf_r+0xeb4>
 800aaba:	e284      	b.n	800afc6 <_svfprintf_r+0x13be>
 800aabc:	a92f      	add	r1, sp, #188	; 0xbc
 800aabe:	000f      	movs	r7, r1
 800aac0:	3c10      	subs	r4, #16
 800aac2:	0039      	movs	r1, r7
 800aac4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aac6:	4897      	ldr	r0, [pc, #604]	; (800ad24 <_svfprintf_r+0x111c>)
 800aac8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800aaca:	3301      	adds	r3, #1
 800aacc:	3108      	adds	r1, #8
 800aace:	6038      	str	r0, [r7, #0]
 800aad0:	2c10      	cmp	r4, #16
 800aad2:	dce5      	bgt.n	800aaa0 <_svfprintf_r+0xe98>
 800aad4:	607c      	str	r4, [r7, #4]
 800aad6:	18a4      	adds	r4, r4, r2
 800aad8:	942e      	str	r4, [sp, #184]	; 0xb8
 800aada:	000f      	movs	r7, r1
 800aadc:	932d      	str	r3, [sp, #180]	; 0xb4
 800aade:	2b07      	cmp	r3, #7
 800aae0:	ddc0      	ble.n	800aa64 <_svfprintf_r+0xe5c>
 800aae2:	e05f      	b.n	800aba4 <_svfprintf_r+0xf9c>
 800aae4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	dc78      	bgt.n	800abdc <_svfprintf_r+0xfd4>
 800aaea:	4b8d      	ldr	r3, [pc, #564]	; (800ad20 <_svfprintf_r+0x1118>)
 800aaec:	603b      	str	r3, [r7, #0]
 800aaee:	2301      	movs	r3, #1
 800aaf0:	607b      	str	r3, [r7, #4]
 800aaf2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aaf4:	3708      	adds	r7, #8
 800aaf6:	3301      	adds	r3, #1
 800aaf8:	932e      	str	r3, [sp, #184]	; 0xb8
 800aafa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aafc:	3301      	adds	r3, #1
 800aafe:	932d      	str	r3, [sp, #180]	; 0xb4
 800ab00:	2b07      	cmp	r3, #7
 800ab02:	dd08      	ble.n	800ab16 <_svfprintf_r+0xf0e>
 800ab04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab06:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ab08:	aa2c      	add	r2, sp, #176	; 0xb0
 800ab0a:	f003 f993 	bl	800de34 <__ssprint_r>
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	d000      	beq.n	800ab14 <_svfprintf_r+0xf0c>
 800ab12:	e258      	b.n	800afc6 <_svfprintf_r+0x13be>
 800ab14:	af2f      	add	r7, sp, #188	; 0xbc
 800ab16:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ab18:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ab1a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ab1c:	430b      	orrs	r3, r1
 800ab1e:	2101      	movs	r1, #1
 800ab20:	4031      	ands	r1, r6
 800ab22:	430b      	orrs	r3, r1
 800ab24:	d09e      	beq.n	800aa64 <_svfprintf_r+0xe5c>
 800ab26:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ab28:	603b      	str	r3, [r7, #0]
 800ab2a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ab2c:	607b      	str	r3, [r7, #4]
 800ab2e:	189a      	adds	r2, r3, r2
 800ab30:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ab32:	922e      	str	r2, [sp, #184]	; 0xb8
 800ab34:	3301      	adds	r3, #1
 800ab36:	932d      	str	r3, [sp, #180]	; 0xb4
 800ab38:	3708      	adds	r7, #8
 800ab3a:	2b07      	cmp	r3, #7
 800ab3c:	dd08      	ble.n	800ab50 <_svfprintf_r+0xf48>
 800ab3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab40:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ab42:	aa2c      	add	r2, sp, #176	; 0xb0
 800ab44:	f003 f976 	bl	800de34 <__ssprint_r>
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	d000      	beq.n	800ab4e <_svfprintf_r+0xf46>
 800ab4c:	e23b      	b.n	800afc6 <_svfprintf_r+0x13be>
 800ab4e:	af2f      	add	r7, sp, #188	; 0xbc
 800ab50:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800ab52:	2c00      	cmp	r4, #0
 800ab54:	da19      	bge.n	800ab8a <_svfprintf_r+0xf82>
 800ab56:	0038      	movs	r0, r7
 800ab58:	2510      	movs	r5, #16
 800ab5a:	4264      	negs	r4, r4
 800ab5c:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800ab5e:	4a71      	ldr	r2, [pc, #452]	; (800ad24 <_svfprintf_r+0x111c>)
 800ab60:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ab62:	3101      	adds	r1, #1
 800ab64:	3708      	adds	r7, #8
 800ab66:	6002      	str	r2, [r0, #0]
 800ab68:	2c10      	cmp	r4, #16
 800ab6a:	dc25      	bgt.n	800abb8 <_svfprintf_r+0xfb0>
 800ab6c:	6044      	str	r4, [r0, #4]
 800ab6e:	18e4      	adds	r4, r4, r3
 800ab70:	942e      	str	r4, [sp, #184]	; 0xb8
 800ab72:	912d      	str	r1, [sp, #180]	; 0xb4
 800ab74:	2907      	cmp	r1, #7
 800ab76:	dd08      	ble.n	800ab8a <_svfprintf_r+0xf82>
 800ab78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab7a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ab7c:	aa2c      	add	r2, sp, #176	; 0xb0
 800ab7e:	f003 f959 	bl	800de34 <__ssprint_r>
 800ab82:	2800      	cmp	r0, #0
 800ab84:	d000      	beq.n	800ab88 <_svfprintf_r+0xf80>
 800ab86:	e21e      	b.n	800afc6 <_svfprintf_r+0x13be>
 800ab88:	af2f      	add	r7, sp, #188	; 0xbc
 800ab8a:	9b08      	ldr	r3, [sp, #32]
 800ab8c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ab8e:	603b      	str	r3, [r7, #0]
 800ab90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab92:	18d2      	adds	r2, r2, r3
 800ab94:	922e      	str	r2, [sp, #184]	; 0xb8
 800ab96:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800ab98:	607b      	str	r3, [r7, #4]
 800ab9a:	3201      	adds	r2, #1
 800ab9c:	922d      	str	r2, [sp, #180]	; 0xb4
 800ab9e:	2a07      	cmp	r2, #7
 800aba0:	dc00      	bgt.n	800aba4 <_svfprintf_r+0xf9c>
 800aba2:	e45b      	b.n	800a45c <_svfprintf_r+0x854>
 800aba4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aba6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aba8:	aa2c      	add	r2, sp, #176	; 0xb0
 800abaa:	f003 f943 	bl	800de34 <__ssprint_r>
 800abae:	2800      	cmp	r0, #0
 800abb0:	d000      	beq.n	800abb4 <_svfprintf_r+0xfac>
 800abb2:	e208      	b.n	800afc6 <_svfprintf_r+0x13be>
 800abb4:	af2f      	add	r7, sp, #188	; 0xbc
 800abb6:	e755      	b.n	800aa64 <_svfprintf_r+0xe5c>
 800abb8:	3310      	adds	r3, #16
 800abba:	6045      	str	r5, [r0, #4]
 800abbc:	932e      	str	r3, [sp, #184]	; 0xb8
 800abbe:	912d      	str	r1, [sp, #180]	; 0xb4
 800abc0:	2907      	cmp	r1, #7
 800abc2:	dd08      	ble.n	800abd6 <_svfprintf_r+0xfce>
 800abc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800abc6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800abc8:	aa2c      	add	r2, sp, #176	; 0xb0
 800abca:	f003 f933 	bl	800de34 <__ssprint_r>
 800abce:	2800      	cmp	r0, #0
 800abd0:	d000      	beq.n	800abd4 <_svfprintf_r+0xfcc>
 800abd2:	e1f8      	b.n	800afc6 <_svfprintf_r+0x13be>
 800abd4:	af2f      	add	r7, sp, #188	; 0xbc
 800abd6:	0038      	movs	r0, r7
 800abd8:	3c10      	subs	r4, #16
 800abda:	e7bf      	b.n	800ab5c <_svfprintf_r+0xf54>
 800abdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800abde:	002c      	movs	r4, r5
 800abe0:	429d      	cmp	r5, r3
 800abe2:	dd00      	ble.n	800abe6 <_svfprintf_r+0xfde>
 800abe4:	001c      	movs	r4, r3
 800abe6:	2c00      	cmp	r4, #0
 800abe8:	dd14      	ble.n	800ac14 <_svfprintf_r+0x100c>
 800abea:	9b08      	ldr	r3, [sp, #32]
 800abec:	607c      	str	r4, [r7, #4]
 800abee:	603b      	str	r3, [r7, #0]
 800abf0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800abf2:	3708      	adds	r7, #8
 800abf4:	18e3      	adds	r3, r4, r3
 800abf6:	932e      	str	r3, [sp, #184]	; 0xb8
 800abf8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800abfa:	3301      	adds	r3, #1
 800abfc:	932d      	str	r3, [sp, #180]	; 0xb4
 800abfe:	2b07      	cmp	r3, #7
 800ac00:	dd08      	ble.n	800ac14 <_svfprintf_r+0x100c>
 800ac02:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ac04:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ac06:	aa2c      	add	r2, sp, #176	; 0xb0
 800ac08:	f003 f914 	bl	800de34 <__ssprint_r>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	d000      	beq.n	800ac12 <_svfprintf_r+0x100a>
 800ac10:	e1d9      	b.n	800afc6 <_svfprintf_r+0x13be>
 800ac12:	af2f      	add	r7, sp, #188	; 0xbc
 800ac14:	43e3      	mvns	r3, r4
 800ac16:	17db      	asrs	r3, r3, #31
 800ac18:	401c      	ands	r4, r3
 800ac1a:	1b2c      	subs	r4, r5, r4
 800ac1c:	2c00      	cmp	r4, #0
 800ac1e:	dd18      	ble.n	800ac52 <_svfprintf_r+0x104a>
 800ac20:	0039      	movs	r1, r7
 800ac22:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ac24:	483f      	ldr	r0, [pc, #252]	; (800ad24 <_svfprintf_r+0x111c>)
 800ac26:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ac28:	3301      	adds	r3, #1
 800ac2a:	3108      	adds	r1, #8
 800ac2c:	6038      	str	r0, [r7, #0]
 800ac2e:	2c10      	cmp	r4, #16
 800ac30:	dc7a      	bgt.n	800ad28 <_svfprintf_r+0x1120>
 800ac32:	607c      	str	r4, [r7, #4]
 800ac34:	18a4      	adds	r4, r4, r2
 800ac36:	000f      	movs	r7, r1
 800ac38:	942e      	str	r4, [sp, #184]	; 0xb8
 800ac3a:	932d      	str	r3, [sp, #180]	; 0xb4
 800ac3c:	2b07      	cmp	r3, #7
 800ac3e:	dd08      	ble.n	800ac52 <_svfprintf_r+0x104a>
 800ac40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ac42:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ac44:	aa2c      	add	r2, sp, #176	; 0xb0
 800ac46:	f003 f8f5 	bl	800de34 <__ssprint_r>
 800ac4a:	2800      	cmp	r0, #0
 800ac4c:	d000      	beq.n	800ac50 <_svfprintf_r+0x1048>
 800ac4e:	e1ba      	b.n	800afc6 <_svfprintf_r+0x13be>
 800ac50:	af2f      	add	r7, sp, #188	; 0xbc
 800ac52:	9b08      	ldr	r3, [sp, #32]
 800ac54:	195d      	adds	r5, r3, r5
 800ac56:	0573      	lsls	r3, r6, #21
 800ac58:	d50b      	bpl.n	800ac72 <_svfprintf_r+0x106a>
 800ac5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d176      	bne.n	800ad4e <_svfprintf_r+0x1146>
 800ac60:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d176      	bne.n	800ad54 <_svfprintf_r+0x114c>
 800ac66:	9b08      	ldr	r3, [sp, #32]
 800ac68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac6a:	189b      	adds	r3, r3, r2
 800ac6c:	429d      	cmp	r5, r3
 800ac6e:	d900      	bls.n	800ac72 <_svfprintf_r+0x106a>
 800ac70:	001d      	movs	r5, r3
 800ac72:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ac74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac76:	4293      	cmp	r3, r2
 800ac78:	db01      	blt.n	800ac7e <_svfprintf_r+0x1076>
 800ac7a:	07f3      	lsls	r3, r6, #31
 800ac7c:	d516      	bpl.n	800acac <_svfprintf_r+0x10a4>
 800ac7e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ac80:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ac82:	603b      	str	r3, [r7, #0]
 800ac84:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ac86:	607b      	str	r3, [r7, #4]
 800ac88:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ac8a:	3708      	adds	r7, #8
 800ac8c:	189b      	adds	r3, r3, r2
 800ac8e:	932e      	str	r3, [sp, #184]	; 0xb8
 800ac90:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ac92:	3301      	adds	r3, #1
 800ac94:	932d      	str	r3, [sp, #180]	; 0xb4
 800ac96:	2b07      	cmp	r3, #7
 800ac98:	dd08      	ble.n	800acac <_svfprintf_r+0x10a4>
 800ac9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ac9c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ac9e:	aa2c      	add	r2, sp, #176	; 0xb0
 800aca0:	f003 f8c8 	bl	800de34 <__ssprint_r>
 800aca4:	2800      	cmp	r0, #0
 800aca6:	d000      	beq.n	800acaa <_svfprintf_r+0x10a2>
 800aca8:	e18d      	b.n	800afc6 <_svfprintf_r+0x13be>
 800acaa:	af2f      	add	r7, sp, #188	; 0xbc
 800acac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800acae:	9b08      	ldr	r3, [sp, #32]
 800acb0:	4694      	mov	ip, r2
 800acb2:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800acb4:	4463      	add	r3, ip
 800acb6:	1b5b      	subs	r3, r3, r5
 800acb8:	1b14      	subs	r4, r2, r4
 800acba:	429c      	cmp	r4, r3
 800acbc:	dd00      	ble.n	800acc0 <_svfprintf_r+0x10b8>
 800acbe:	001c      	movs	r4, r3
 800acc0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800acc2:	2c00      	cmp	r4, #0
 800acc4:	dd12      	ble.n	800acec <_svfprintf_r+0x10e4>
 800acc6:	18e3      	adds	r3, r4, r3
 800acc8:	932e      	str	r3, [sp, #184]	; 0xb8
 800acca:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800accc:	603d      	str	r5, [r7, #0]
 800acce:	3301      	adds	r3, #1
 800acd0:	607c      	str	r4, [r7, #4]
 800acd2:	932d      	str	r3, [sp, #180]	; 0xb4
 800acd4:	3708      	adds	r7, #8
 800acd6:	2b07      	cmp	r3, #7
 800acd8:	dd08      	ble.n	800acec <_svfprintf_r+0x10e4>
 800acda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800acdc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800acde:	aa2c      	add	r2, sp, #176	; 0xb0
 800ace0:	f003 f8a8 	bl	800de34 <__ssprint_r>
 800ace4:	2800      	cmp	r0, #0
 800ace6:	d000      	beq.n	800acea <_svfprintf_r+0x10e2>
 800ace8:	e16d      	b.n	800afc6 <_svfprintf_r+0x13be>
 800acea:	af2f      	add	r7, sp, #188	; 0xbc
 800acec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800acee:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800acf0:	2510      	movs	r5, #16
 800acf2:	1ad3      	subs	r3, r2, r3
 800acf4:	43e2      	mvns	r2, r4
 800acf6:	17d2      	asrs	r2, r2, #31
 800acf8:	4014      	ands	r4, r2
 800acfa:	1b1c      	subs	r4, r3, r4
 800acfc:	2c00      	cmp	r4, #0
 800acfe:	dc00      	bgt.n	800ad02 <_svfprintf_r+0x10fa>
 800ad00:	e6b0      	b.n	800aa64 <_svfprintf_r+0xe5c>
 800ad02:	0039      	movs	r1, r7
 800ad04:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ad06:	4807      	ldr	r0, [pc, #28]	; (800ad24 <_svfprintf_r+0x111c>)
 800ad08:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ad0a:	3301      	adds	r3, #1
 800ad0c:	3108      	adds	r1, #8
 800ad0e:	6038      	str	r0, [r7, #0]
 800ad10:	2c10      	cmp	r4, #16
 800ad12:	dd00      	ble.n	800ad16 <_svfprintf_r+0x110e>
 800ad14:	e096      	b.n	800ae44 <_svfprintf_r+0x123c>
 800ad16:	1912      	adds	r2, r2, r4
 800ad18:	607c      	str	r4, [r7, #4]
 800ad1a:	922e      	str	r2, [sp, #184]	; 0xb8
 800ad1c:	e6dd      	b.n	800aada <_svfprintf_r+0xed2>
 800ad1e:	46c0      	nop			; (mov r8, r8)
 800ad20:	0800f7fe 	.word	0x0800f7fe
 800ad24:	0800f810 	.word	0x0800f810
 800ad28:	2010      	movs	r0, #16
 800ad2a:	1812      	adds	r2, r2, r0
 800ad2c:	6078      	str	r0, [r7, #4]
 800ad2e:	922e      	str	r2, [sp, #184]	; 0xb8
 800ad30:	932d      	str	r3, [sp, #180]	; 0xb4
 800ad32:	2b07      	cmp	r3, #7
 800ad34:	dd08      	ble.n	800ad48 <_svfprintf_r+0x1140>
 800ad36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ad38:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ad3a:	aa2c      	add	r2, sp, #176	; 0xb0
 800ad3c:	f003 f87a 	bl	800de34 <__ssprint_r>
 800ad40:	2800      	cmp	r0, #0
 800ad42:	d000      	beq.n	800ad46 <_svfprintf_r+0x113e>
 800ad44:	e13f      	b.n	800afc6 <_svfprintf_r+0x13be>
 800ad46:	a92f      	add	r1, sp, #188	; 0xbc
 800ad48:	000f      	movs	r7, r1
 800ad4a:	3c10      	subs	r4, #16
 800ad4c:	e768      	b.n	800ac20 <_svfprintf_r+0x1018>
 800ad4e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d05d      	beq.n	800ae10 <_svfprintf_r+0x1208>
 800ad54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad56:	3b01      	subs	r3, #1
 800ad58:	9310      	str	r3, [sp, #64]	; 0x40
 800ad5a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ad5c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ad5e:	603b      	str	r3, [r7, #0]
 800ad60:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad62:	607b      	str	r3, [r7, #4]
 800ad64:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ad66:	3708      	adds	r7, #8
 800ad68:	189b      	adds	r3, r3, r2
 800ad6a:	932e      	str	r3, [sp, #184]	; 0xb8
 800ad6c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ad6e:	3301      	adds	r3, #1
 800ad70:	932d      	str	r3, [sp, #180]	; 0xb4
 800ad72:	2b07      	cmp	r3, #7
 800ad74:	dd08      	ble.n	800ad88 <_svfprintf_r+0x1180>
 800ad76:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ad78:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ad7a:	aa2c      	add	r2, sp, #176	; 0xb0
 800ad7c:	f003 f85a 	bl	800de34 <__ssprint_r>
 800ad80:	2800      	cmp	r0, #0
 800ad82:	d000      	beq.n	800ad86 <_svfprintf_r+0x117e>
 800ad84:	e11f      	b.n	800afc6 <_svfprintf_r+0x13be>
 800ad86:	af2f      	add	r7, sp, #188	; 0xbc
 800ad88:	9b08      	ldr	r3, [sp, #32]
 800ad8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad8c:	189c      	adds	r4, r3, r2
 800ad8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ad90:	1b64      	subs	r4, r4, r5
 800ad92:	781b      	ldrb	r3, [r3, #0]
 800ad94:	429c      	cmp	r4, r3
 800ad96:	dd00      	ble.n	800ad9a <_svfprintf_r+0x1192>
 800ad98:	001c      	movs	r4, r3
 800ad9a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ad9c:	2c00      	cmp	r4, #0
 800ad9e:	dd12      	ble.n	800adc6 <_svfprintf_r+0x11be>
 800ada0:	18e3      	adds	r3, r4, r3
 800ada2:	932e      	str	r3, [sp, #184]	; 0xb8
 800ada4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ada6:	603d      	str	r5, [r7, #0]
 800ada8:	3301      	adds	r3, #1
 800adaa:	607c      	str	r4, [r7, #4]
 800adac:	932d      	str	r3, [sp, #180]	; 0xb4
 800adae:	3708      	adds	r7, #8
 800adb0:	2b07      	cmp	r3, #7
 800adb2:	dd08      	ble.n	800adc6 <_svfprintf_r+0x11be>
 800adb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800adb6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800adb8:	aa2c      	add	r2, sp, #176	; 0xb0
 800adba:	f003 f83b 	bl	800de34 <__ssprint_r>
 800adbe:	2800      	cmp	r0, #0
 800adc0:	d000      	beq.n	800adc4 <_svfprintf_r+0x11bc>
 800adc2:	e100      	b.n	800afc6 <_svfprintf_r+0x13be>
 800adc4:	af2f      	add	r7, sp, #188	; 0xbc
 800adc6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800adc8:	781a      	ldrb	r2, [r3, #0]
 800adca:	43e3      	mvns	r3, r4
 800adcc:	17db      	asrs	r3, r3, #31
 800adce:	401c      	ands	r4, r3
 800add0:	1b14      	subs	r4, r2, r4
 800add2:	2c00      	cmp	r4, #0
 800add4:	dd18      	ble.n	800ae08 <_svfprintf_r+0x1200>
 800add6:	0039      	movs	r1, r7
 800add8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800adda:	48aa      	ldr	r0, [pc, #680]	; (800b084 <_svfprintf_r+0x147c>)
 800addc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800adde:	3301      	adds	r3, #1
 800ade0:	3108      	adds	r1, #8
 800ade2:	6038      	str	r0, [r7, #0]
 800ade4:	2c10      	cmp	r4, #16
 800ade6:	dc1a      	bgt.n	800ae1e <_svfprintf_r+0x1216>
 800ade8:	1912      	adds	r2, r2, r4
 800adea:	607c      	str	r4, [r7, #4]
 800adec:	922e      	str	r2, [sp, #184]	; 0xb8
 800adee:	000f      	movs	r7, r1
 800adf0:	932d      	str	r3, [sp, #180]	; 0xb4
 800adf2:	2b07      	cmp	r3, #7
 800adf4:	dd08      	ble.n	800ae08 <_svfprintf_r+0x1200>
 800adf6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800adf8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800adfa:	aa2c      	add	r2, sp, #176	; 0xb0
 800adfc:	f003 f81a 	bl	800de34 <__ssprint_r>
 800ae00:	2800      	cmp	r0, #0
 800ae02:	d000      	beq.n	800ae06 <_svfprintf_r+0x11fe>
 800ae04:	e0df      	b.n	800afc6 <_svfprintf_r+0x13be>
 800ae06:	af2f      	add	r7, sp, #188	; 0xbc
 800ae08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	18ed      	adds	r5, r5, r3
 800ae0e:	e724      	b.n	800ac5a <_svfprintf_r+0x1052>
 800ae10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae12:	3b01      	subs	r3, #1
 800ae14:	9312      	str	r3, [sp, #72]	; 0x48
 800ae16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ae18:	3b01      	subs	r3, #1
 800ae1a:	9311      	str	r3, [sp, #68]	; 0x44
 800ae1c:	e79d      	b.n	800ad5a <_svfprintf_r+0x1152>
 800ae1e:	2010      	movs	r0, #16
 800ae20:	1812      	adds	r2, r2, r0
 800ae22:	6078      	str	r0, [r7, #4]
 800ae24:	922e      	str	r2, [sp, #184]	; 0xb8
 800ae26:	932d      	str	r3, [sp, #180]	; 0xb4
 800ae28:	2b07      	cmp	r3, #7
 800ae2a:	dd08      	ble.n	800ae3e <_svfprintf_r+0x1236>
 800ae2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae2e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ae30:	aa2c      	add	r2, sp, #176	; 0xb0
 800ae32:	f002 ffff 	bl	800de34 <__ssprint_r>
 800ae36:	2800      	cmp	r0, #0
 800ae38:	d000      	beq.n	800ae3c <_svfprintf_r+0x1234>
 800ae3a:	e0c4      	b.n	800afc6 <_svfprintf_r+0x13be>
 800ae3c:	a92f      	add	r1, sp, #188	; 0xbc
 800ae3e:	000f      	movs	r7, r1
 800ae40:	3c10      	subs	r4, #16
 800ae42:	e7c8      	b.n	800add6 <_svfprintf_r+0x11ce>
 800ae44:	3210      	adds	r2, #16
 800ae46:	607d      	str	r5, [r7, #4]
 800ae48:	922e      	str	r2, [sp, #184]	; 0xb8
 800ae4a:	932d      	str	r3, [sp, #180]	; 0xb4
 800ae4c:	2b07      	cmp	r3, #7
 800ae4e:	dd08      	ble.n	800ae62 <_svfprintf_r+0x125a>
 800ae50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae52:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ae54:	aa2c      	add	r2, sp, #176	; 0xb0
 800ae56:	f002 ffed 	bl	800de34 <__ssprint_r>
 800ae5a:	2800      	cmp	r0, #0
 800ae5c:	d000      	beq.n	800ae60 <_svfprintf_r+0x1258>
 800ae5e:	e0b2      	b.n	800afc6 <_svfprintf_r+0x13be>
 800ae60:	a92f      	add	r1, sp, #188	; 0xbc
 800ae62:	000f      	movs	r7, r1
 800ae64:	3c10      	subs	r4, #16
 800ae66:	e74c      	b.n	800ad02 <_svfprintf_r+0x10fa>
 800ae68:	003c      	movs	r4, r7
 800ae6a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800ae6c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ae6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae70:	3101      	adds	r1, #1
 800ae72:	3301      	adds	r3, #1
 800ae74:	3408      	adds	r4, #8
 800ae76:	2a01      	cmp	r2, #1
 800ae78:	dc03      	bgt.n	800ae82 <_svfprintf_r+0x127a>
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	4216      	tst	r6, r2
 800ae7e:	d100      	bne.n	800ae82 <_svfprintf_r+0x127a>
 800ae80:	e07f      	b.n	800af82 <_svfprintf_r+0x137a>
 800ae82:	9a08      	ldr	r2, [sp, #32]
 800ae84:	912e      	str	r1, [sp, #184]	; 0xb8
 800ae86:	603a      	str	r2, [r7, #0]
 800ae88:	2201      	movs	r2, #1
 800ae8a:	932d      	str	r3, [sp, #180]	; 0xb4
 800ae8c:	607a      	str	r2, [r7, #4]
 800ae8e:	2b07      	cmp	r3, #7
 800ae90:	dd08      	ble.n	800aea4 <_svfprintf_r+0x129c>
 800ae92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae94:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ae96:	aa2c      	add	r2, sp, #176	; 0xb0
 800ae98:	f002 ffcc 	bl	800de34 <__ssprint_r>
 800ae9c:	2800      	cmp	r0, #0
 800ae9e:	d000      	beq.n	800aea2 <_svfprintf_r+0x129a>
 800aea0:	e091      	b.n	800afc6 <_svfprintf_r+0x13be>
 800aea2:	ac2f      	add	r4, sp, #188	; 0xbc
 800aea4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800aea6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800aea8:	6023      	str	r3, [r4, #0]
 800aeaa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aeac:	6063      	str	r3, [r4, #4]
 800aeae:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800aeb0:	3408      	adds	r4, #8
 800aeb2:	189b      	adds	r3, r3, r2
 800aeb4:	932e      	str	r3, [sp, #184]	; 0xb8
 800aeb6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aeb8:	3301      	adds	r3, #1
 800aeba:	932d      	str	r3, [sp, #180]	; 0xb4
 800aebc:	2b07      	cmp	r3, #7
 800aebe:	dd07      	ble.n	800aed0 <_svfprintf_r+0x12c8>
 800aec0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aec2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aec4:	aa2c      	add	r2, sp, #176	; 0xb0
 800aec6:	f002 ffb5 	bl	800de34 <__ssprint_r>
 800aeca:	2800      	cmp	r0, #0
 800aecc:	d17b      	bne.n	800afc6 <_svfprintf_r+0x13be>
 800aece:	ac2f      	add	r4, sp, #188	; 0xbc
 800aed0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aed2:	2200      	movs	r2, #0
 800aed4:	9814      	ldr	r0, [sp, #80]	; 0x50
 800aed6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800aed8:	9309      	str	r3, [sp, #36]	; 0x24
 800aeda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aedc:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800aede:	1e5d      	subs	r5, r3, #1
 800aee0:	2300      	movs	r3, #0
 800aee2:	f7f5 fab1 	bl	8000448 <__aeabi_dcmpeq>
 800aee6:	2800      	cmp	r0, #0
 800aee8:	d126      	bne.n	800af38 <_svfprintf_r+0x1330>
 800aeea:	9b08      	ldr	r3, [sp, #32]
 800aeec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aeee:	3301      	adds	r3, #1
 800aef0:	990e      	ldr	r1, [sp, #56]	; 0x38
 800aef2:	6023      	str	r3, [r4, #0]
 800aef4:	1e7b      	subs	r3, r7, #1
 800aef6:	3201      	adds	r2, #1
 800aef8:	185b      	adds	r3, r3, r1
 800aefa:	6065      	str	r5, [r4, #4]
 800aefc:	932e      	str	r3, [sp, #184]	; 0xb8
 800aefe:	922d      	str	r2, [sp, #180]	; 0xb4
 800af00:	3408      	adds	r4, #8
 800af02:	2a07      	cmp	r2, #7
 800af04:	dd07      	ble.n	800af16 <_svfprintf_r+0x130e>
 800af06:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800af08:	980a      	ldr	r0, [sp, #40]	; 0x28
 800af0a:	aa2c      	add	r2, sp, #176	; 0xb0
 800af0c:	f002 ff92 	bl	800de34 <__ssprint_r>
 800af10:	2800      	cmp	r0, #0
 800af12:	d158      	bne.n	800afc6 <_svfprintf_r+0x13be>
 800af14:	ac2f      	add	r4, sp, #188	; 0xbc
 800af16:	ab28      	add	r3, sp, #160	; 0xa0
 800af18:	6023      	str	r3, [r4, #0]
 800af1a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800af1c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800af1e:	6063      	str	r3, [r4, #4]
 800af20:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800af22:	189b      	adds	r3, r3, r2
 800af24:	932e      	str	r3, [sp, #184]	; 0xb8
 800af26:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800af28:	3301      	adds	r3, #1
 800af2a:	932d      	str	r3, [sp, #180]	; 0xb4
 800af2c:	2b07      	cmp	r3, #7
 800af2e:	dd00      	ble.n	800af32 <_svfprintf_r+0x132a>
 800af30:	e638      	b.n	800aba4 <_svfprintf_r+0xf9c>
 800af32:	3408      	adds	r4, #8
 800af34:	0027      	movs	r7, r4
 800af36:	e595      	b.n	800aa64 <_svfprintf_r+0xe5c>
 800af38:	2710      	movs	r7, #16
 800af3a:	2d00      	cmp	r5, #0
 800af3c:	ddeb      	ble.n	800af16 <_svfprintf_r+0x130e>
 800af3e:	0021      	movs	r1, r4
 800af40:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800af42:	4850      	ldr	r0, [pc, #320]	; (800b084 <_svfprintf_r+0x147c>)
 800af44:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800af46:	3301      	adds	r3, #1
 800af48:	3108      	adds	r1, #8
 800af4a:	6020      	str	r0, [r4, #0]
 800af4c:	2d10      	cmp	r5, #16
 800af4e:	dc07      	bgt.n	800af60 <_svfprintf_r+0x1358>
 800af50:	6065      	str	r5, [r4, #4]
 800af52:	000c      	movs	r4, r1
 800af54:	18ad      	adds	r5, r5, r2
 800af56:	952e      	str	r5, [sp, #184]	; 0xb8
 800af58:	932d      	str	r3, [sp, #180]	; 0xb4
 800af5a:	2b07      	cmp	r3, #7
 800af5c:	dddb      	ble.n	800af16 <_svfprintf_r+0x130e>
 800af5e:	e7d2      	b.n	800af06 <_svfprintf_r+0x12fe>
 800af60:	3210      	adds	r2, #16
 800af62:	6067      	str	r7, [r4, #4]
 800af64:	922e      	str	r2, [sp, #184]	; 0xb8
 800af66:	932d      	str	r3, [sp, #180]	; 0xb4
 800af68:	2b07      	cmp	r3, #7
 800af6a:	dd07      	ble.n	800af7c <_svfprintf_r+0x1374>
 800af6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800af6e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800af70:	aa2c      	add	r2, sp, #176	; 0xb0
 800af72:	f002 ff5f 	bl	800de34 <__ssprint_r>
 800af76:	2800      	cmp	r0, #0
 800af78:	d125      	bne.n	800afc6 <_svfprintf_r+0x13be>
 800af7a:	a92f      	add	r1, sp, #188	; 0xbc
 800af7c:	000c      	movs	r4, r1
 800af7e:	3d10      	subs	r5, #16
 800af80:	e7dd      	b.n	800af3e <_svfprintf_r+0x1336>
 800af82:	9808      	ldr	r0, [sp, #32]
 800af84:	912e      	str	r1, [sp, #184]	; 0xb8
 800af86:	c705      	stmia	r7!, {r0, r2}
 800af88:	932d      	str	r3, [sp, #180]	; 0xb4
 800af8a:	e7e6      	b.n	800af5a <_svfprintf_r+0x1352>
 800af8c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800af8e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800af90:	2510      	movs	r5, #16
 800af92:	1a9c      	subs	r4, r3, r2
 800af94:	2c00      	cmp	r4, #0
 800af96:	dc00      	bgt.n	800af9a <_svfprintf_r+0x1392>
 800af98:	e567      	b.n	800aa6a <_svfprintf_r+0xe62>
 800af9a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800af9c:	493a      	ldr	r1, [pc, #232]	; (800b088 <_svfprintf_r+0x1480>)
 800af9e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800afa0:	3301      	adds	r3, #1
 800afa2:	6039      	str	r1, [r7, #0]
 800afa4:	2c10      	cmp	r4, #16
 800afa6:	dc19      	bgt.n	800afdc <_svfprintf_r+0x13d4>
 800afa8:	607c      	str	r4, [r7, #4]
 800afaa:	18a4      	adds	r4, r4, r2
 800afac:	942e      	str	r4, [sp, #184]	; 0xb8
 800afae:	932d      	str	r3, [sp, #180]	; 0xb4
 800afb0:	2b07      	cmp	r3, #7
 800afb2:	dc00      	bgt.n	800afb6 <_svfprintf_r+0x13ae>
 800afb4:	e559      	b.n	800aa6a <_svfprintf_r+0xe62>
 800afb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800afb8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800afba:	aa2c      	add	r2, sp, #176	; 0xb0
 800afbc:	f002 ff3a 	bl	800de34 <__ssprint_r>
 800afc0:	2800      	cmp	r0, #0
 800afc2:	d100      	bne.n	800afc6 <_svfprintf_r+0x13be>
 800afc4:	e551      	b.n	800aa6a <_svfprintf_r+0xe62>
 800afc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d101      	bne.n	800afd0 <_svfprintf_r+0x13c8>
 800afcc:	f7ff f845 	bl	800a05a <_svfprintf_r+0x452>
 800afd0:	0019      	movs	r1, r3
 800afd2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800afd4:	f7fd fd80 	bl	8008ad8 <_free_r>
 800afd8:	f7ff f83f 	bl	800a05a <_svfprintf_r+0x452>
 800afdc:	3210      	adds	r2, #16
 800afde:	607d      	str	r5, [r7, #4]
 800afe0:	922e      	str	r2, [sp, #184]	; 0xb8
 800afe2:	932d      	str	r3, [sp, #180]	; 0xb4
 800afe4:	3708      	adds	r7, #8
 800afe6:	2b07      	cmp	r3, #7
 800afe8:	dd07      	ble.n	800affa <_svfprintf_r+0x13f2>
 800afea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800afec:	980a      	ldr	r0, [sp, #40]	; 0x28
 800afee:	aa2c      	add	r2, sp, #176	; 0xb0
 800aff0:	f002 ff20 	bl	800de34 <__ssprint_r>
 800aff4:	2800      	cmp	r0, #0
 800aff6:	d1e6      	bne.n	800afc6 <_svfprintf_r+0x13be>
 800aff8:	af2f      	add	r7, sp, #188	; 0xbc
 800affa:	3c10      	subs	r4, #16
 800affc:	e7cd      	b.n	800af9a <_svfprintf_r+0x1392>
 800affe:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b000:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b002:	f7fd fd69 	bl	8008ad8 <_free_r>
 800b006:	e549      	b.n	800aa9c <_svfprintf_r+0xe94>
 800b008:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d101      	bne.n	800b012 <_svfprintf_r+0x140a>
 800b00e:	f7ff f824 	bl	800a05a <_svfprintf_r+0x452>
 800b012:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b014:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b016:	aa2c      	add	r2, sp, #176	; 0xb0
 800b018:	f002 ff0c 	bl	800de34 <__ssprint_r>
 800b01c:	f7ff f81d 	bl	800a05a <_svfprintf_r+0x452>
 800b020:	0034      	movs	r4, r6
 800b022:	2a00      	cmp	r2, #0
 800b024:	d101      	bne.n	800b02a <_svfprintf_r+0x1422>
 800b026:	f7fe ff8c 	bl	8009f42 <_svfprintf_r+0x33a>
 800b02a:	2b01      	cmp	r3, #1
 800b02c:	d101      	bne.n	800b032 <_svfprintf_r+0x142a>
 800b02e:	f7ff fc01 	bl	800a834 <_svfprintf_r+0xc2c>
 800b032:	2b02      	cmp	r3, #2
 800b034:	d100      	bne.n	800b038 <_svfprintf_r+0x1430>
 800b036:	e459      	b.n	800a8ec <_svfprintf_r+0xce4>
 800b038:	2507      	movs	r5, #7
 800b03a:	ab58      	add	r3, sp, #352	; 0x160
 800b03c:	9308      	str	r3, [sp, #32]
 800b03e:	9a08      	ldr	r2, [sp, #32]
 800b040:	0013      	movs	r3, r2
 800b042:	3b01      	subs	r3, #1
 800b044:	9308      	str	r3, [sp, #32]
 800b046:	9b06      	ldr	r3, [sp, #24]
 800b048:	9908      	ldr	r1, [sp, #32]
 800b04a:	402b      	ands	r3, r5
 800b04c:	3330      	adds	r3, #48	; 0x30
 800b04e:	700b      	strb	r3, [r1, #0]
 800b050:	9907      	ldr	r1, [sp, #28]
 800b052:	074e      	lsls	r6, r1, #29
 800b054:	9906      	ldr	r1, [sp, #24]
 800b056:	08c8      	lsrs	r0, r1, #3
 800b058:	9907      	ldr	r1, [sp, #28]
 800b05a:	4306      	orrs	r6, r0
 800b05c:	08c9      	lsrs	r1, r1, #3
 800b05e:	9107      	str	r1, [sp, #28]
 800b060:	0031      	movs	r1, r6
 800b062:	9807      	ldr	r0, [sp, #28]
 800b064:	9606      	str	r6, [sp, #24]
 800b066:	4301      	orrs	r1, r0
 800b068:	d1e9      	bne.n	800b03e <_svfprintf_r+0x1436>
 800b06a:	07e1      	lsls	r1, r4, #31
 800b06c:	d400      	bmi.n	800b070 <_svfprintf_r+0x1468>
 800b06e:	e42a      	b.n	800a8c6 <_svfprintf_r+0xcbe>
 800b070:	2b30      	cmp	r3, #48	; 0x30
 800b072:	d100      	bne.n	800b076 <_svfprintf_r+0x146e>
 800b074:	e427      	b.n	800a8c6 <_svfprintf_r+0xcbe>
 800b076:	2130      	movs	r1, #48	; 0x30
 800b078:	9b08      	ldr	r3, [sp, #32]
 800b07a:	3b01      	subs	r3, #1
 800b07c:	7019      	strb	r1, [r3, #0]
 800b07e:	1e93      	subs	r3, r2, #2
 800b080:	9308      	str	r3, [sp, #32]
 800b082:	e420      	b.n	800a8c6 <_svfprintf_r+0xcbe>
 800b084:	0800f810 	.word	0x0800f810
 800b088:	0800f800 	.word	0x0800f800

0800b08c <__ssvfscanf_r>:
 800b08c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b08e:	4ca7      	ldr	r4, [pc, #668]	; (800b32c <__ssvfscanf_r+0x2a0>)
 800b090:	44a5      	add	sp, r4
 800b092:	af02      	add	r7, sp, #8
 800b094:	633b      	str	r3, [r7, #48]	; 0x30
 800b096:	000b      	movs	r3, r1
 800b098:	6378      	str	r0, [r7, #52]	; 0x34
 800b09a:	6479      	str	r1, [r7, #68]	; 0x44
 800b09c:	61ba      	str	r2, [r7, #24]
 800b09e:	220c      	movs	r2, #12
 800b0a0:	5e9a      	ldrsh	r2, [r3, r2]
 800b0a2:	2380      	movs	r3, #128	; 0x80
 800b0a4:	019b      	lsls	r3, r3, #6
 800b0a6:	421a      	tst	r2, r3
 800b0a8:	d105      	bne.n	800b0b6 <__ssvfscanf_r+0x2a>
 800b0aa:	4313      	orrs	r3, r2
 800b0ac:	818b      	strh	r3, [r1, #12]
 800b0ae:	4aa0      	ldr	r2, [pc, #640]	; (800b330 <__ssvfscanf_r+0x2a4>)
 800b0b0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b0b2:	4013      	ands	r3, r2
 800b0b4:	664b      	str	r3, [r1, #100]	; 0x64
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	617b      	str	r3, [r7, #20]
 800b0ba:	643b      	str	r3, [r7, #64]	; 0x40
 800b0bc:	62bb      	str	r3, [r7, #40]	; 0x28
 800b0be:	627b      	str	r3, [r7, #36]	; 0x24
 800b0c0:	63bb      	str	r3, [r7, #56]	; 0x38
 800b0c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b0c4:	69bb      	ldr	r3, [r7, #24]
 800b0c6:	69ba      	ldr	r2, [r7, #24]
 800b0c8:	781b      	ldrb	r3, [r3, #0]
 800b0ca:	3201      	adds	r2, #1
 800b0cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b0ce:	61ba      	str	r2, [r7, #24]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d100      	bne.n	800b0d6 <__ssvfscanf_r+0x4a>
 800b0d4:	e0d7      	b.n	800b286 <__ssvfscanf_r+0x1fa>
 800b0d6:	2608      	movs	r6, #8
 800b0d8:	2108      	movs	r1, #8
 800b0da:	4a96      	ldr	r2, [pc, #600]	; (800b334 <__ssvfscanf_r+0x2a8>)
 800b0dc:	5cd2      	ldrb	r2, [r2, r3]
 800b0de:	4016      	ands	r6, r2
 800b0e0:	420a      	tst	r2, r1
 800b0e2:	d01d      	beq.n	800b120 <__ssvfscanf_r+0x94>
 800b0e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0e6:	685b      	ldr	r3, [r3, #4]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	dd12      	ble.n	800b112 <__ssvfscanf_r+0x86>
 800b0ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0ee:	4991      	ldr	r1, [pc, #580]	; (800b334 <__ssvfscanf_r+0x2a8>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	781a      	ldrb	r2, [r3, #0]
 800b0f4:	5c8a      	ldrb	r2, [r1, r2]
 800b0f6:	2108      	movs	r1, #8
 800b0f8:	420a      	tst	r2, r1
 800b0fa:	d0e3      	beq.n	800b0c4 <__ssvfscanf_r+0x38>
 800b0fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b0fe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b100:	3201      	adds	r2, #1
 800b102:	63ba      	str	r2, [r7, #56]	; 0x38
 800b104:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b106:	3301      	adds	r3, #1
 800b108:	6852      	ldr	r2, [r2, #4]
 800b10a:	600b      	str	r3, [r1, #0]
 800b10c:	3a01      	subs	r2, #1
 800b10e:	604a      	str	r2, [r1, #4]
 800b110:	e7e8      	b.n	800b0e4 <__ssvfscanf_r+0x58>
 800b112:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b114:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b116:	f002 ff4d 	bl	800dfb4 <__ssrefill_r>
 800b11a:	2800      	cmp	r0, #0
 800b11c:	d0e6      	beq.n	800b0ec <__ssvfscanf_r+0x60>
 800b11e:	e7d1      	b.n	800b0c4 <__ssvfscanf_r+0x38>
 800b120:	2b25      	cmp	r3, #37	; 0x25
 800b122:	d165      	bne.n	800b1f0 <__ssvfscanf_r+0x164>
 800b124:	250a      	movs	r5, #10
 800b126:	2480      	movs	r4, #128	; 0x80
 800b128:	69ba      	ldr	r2, [r7, #24]
 800b12a:	63fe      	str	r6, [r7, #60]	; 0x3c
 800b12c:	3b16      	subs	r3, #22
 800b12e:	69b9      	ldr	r1, [r7, #24]
 800b130:	3101      	adds	r1, #1
 800b132:	61b9      	str	r1, [r7, #24]
 800b134:	7811      	ldrb	r1, [r2, #0]
 800b136:	0008      	movs	r0, r1
 800b138:	3825      	subs	r0, #37	; 0x25
 800b13a:	2855      	cmp	r0, #85	; 0x55
 800b13c:	d900      	bls.n	800b140 <__ssvfscanf_r+0xb4>
 800b13e:	e170      	b.n	800b422 <__ssvfscanf_r+0x396>
 800b140:	f7f4 fff2 	bl	8000128 <__gnu_thumb1_case_uhi>
 800b144:	016f0056 	.word	0x016f0056
 800b148:	016f016f 	.word	0x016f016f
 800b14c:	0081016f 	.word	0x0081016f
 800b150:	016f016f 	.word	0x016f016f
 800b154:	016f016f 	.word	0x016f016f
 800b158:	00b8016f 	.word	0x00b8016f
 800b15c:	00b800b8 	.word	0x00b800b8
 800b160:	00b800b8 	.word	0x00b800b8
 800b164:	00b800b8 	.word	0x00b800b8
 800b168:	00b800b8 	.word	0x00b800b8
 800b16c:	016f00b8 	.word	0x016f00b8
 800b170:	016f016f 	.word	0x016f016f
 800b174:	016f016f 	.word	0x016f016f
 800b178:	016f016f 	.word	0x016f016f
 800b17c:	016f00d8 	.word	0x016f00d8
 800b180:	00c1010a 	.word	0x00c1010a
 800b184:	00d800d8 	.word	0x00d800d8
 800b188:	016f00d8 	.word	0x016f00d8
 800b18c:	016f016f 	.word	0x016f016f
 800b190:	009f016f 	.word	0x009f016f
 800b194:	016f016f 	.word	0x016f016f
 800b198:	016f00c9 	.word	0x016f00c9
 800b19c:	016f016f 	.word	0x016f016f
 800b1a0:	016f00f0 	.word	0x016f00f0
 800b1a4:	016f016f 	.word	0x016f016f
 800b1a8:	00d1016f 	.word	0x00d1016f
 800b1ac:	016f016f 	.word	0x016f016f
 800b1b0:	016f00fe 	.word	0x016f00fe
 800b1b4:	016f016f 	.word	0x016f016f
 800b1b8:	016f016f 	.word	0x016f016f
 800b1bc:	016f00d8 	.word	0x016f00d8
 800b1c0:	00c3010c 	.word	0x00c3010c
 800b1c4:	00d800d8 	.word	0x00d800d8
 800b1c8:	009400d8 	.word	0x009400d8
 800b1cc:	009f012f 	.word	0x009f012f
 800b1d0:	0088016f 	.word	0x0088016f
 800b1d4:	011200a9 	.word	0x011200a9
 800b1d8:	011000cb 	.word	0x011000cb
 800b1dc:	016f016f 	.word	0x016f016f
 800b1e0:	00a600f2 	.word	0x00a600f2
 800b1e4:	016f00cf 	.word	0x016f00cf
 800b1e8:	00d1016f 	.word	0x00d1016f
 800b1ec:	00a6016f 	.word	0x00a6016f
 800b1f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b1f2:	685b      	ldr	r3, [r3, #4]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	dd12      	ble.n	800b21e <__ssvfscanf_r+0x192>
 800b1f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b1fa:	69ba      	ldr	r2, [r7, #24]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	3a01      	subs	r2, #1
 800b200:	7819      	ldrb	r1, [r3, #0]
 800b202:	7812      	ldrb	r2, [r2, #0]
 800b204:	4291      	cmp	r1, r2
 800b206:	d13e      	bne.n	800b286 <__ssvfscanf_r+0x1fa>
 800b208:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b20a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b20c:	6852      	ldr	r2, [r2, #4]
 800b20e:	3301      	adds	r3, #1
 800b210:	600b      	str	r3, [r1, #0]
 800b212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b214:	3a01      	subs	r2, #1
 800b216:	604a      	str	r2, [r1, #4]
 800b218:	3301      	adds	r3, #1
 800b21a:	63bb      	str	r3, [r7, #56]	; 0x38
 800b21c:	e752      	b.n	800b0c4 <__ssvfscanf_r+0x38>
 800b21e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b220:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b222:	f002 fec7 	bl	800dfb4 <__ssrefill_r>
 800b226:	2800      	cmp	r0, #0
 800b228:	d0e6      	beq.n	800b1f8 <__ssvfscanf_r+0x16c>
 800b22a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d003      	beq.n	800b238 <__ssvfscanf_r+0x1ac>
 800b230:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b232:	899b      	ldrh	r3, [r3, #12]
 800b234:	065b      	lsls	r3, r3, #25
 800b236:	d526      	bpl.n	800b286 <__ssvfscanf_r+0x1fa>
 800b238:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d000      	beq.n	800b240 <__ssvfscanf_r+0x1b4>
 800b23e:	e0f6      	b.n	800b42e <__ssvfscanf_r+0x3a2>
 800b240:	3b01      	subs	r3, #1
 800b242:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b244:	e104      	b.n	800b450 <__ssvfscanf_r+0x3c4>
 800b246:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b248:	4332      	orrs	r2, r6
 800b24a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800b24c:	d11b      	bne.n	800b286 <__ssvfscanf_r+0x1fa>
 800b24e:	2610      	movs	r6, #16
 800b250:	69ba      	ldr	r2, [r7, #24]
 800b252:	e76c      	b.n	800b12e <__ssvfscanf_r+0xa2>
 800b254:	421e      	tst	r6, r3
 800b256:	d116      	bne.n	800b286 <__ssvfscanf_r+0x1fa>
 800b258:	7851      	ldrb	r1, [r2, #1]
 800b25a:	296c      	cmp	r1, #108	; 0x6c
 800b25c:	d103      	bne.n	800b266 <__ssvfscanf_r+0x1da>
 800b25e:	3202      	adds	r2, #2
 800b260:	61ba      	str	r2, [r7, #24]
 800b262:	2202      	movs	r2, #2
 800b264:	e000      	b.n	800b268 <__ssvfscanf_r+0x1dc>
 800b266:	2201      	movs	r2, #1
 800b268:	4316      	orrs	r6, r2
 800b26a:	e7f1      	b.n	800b250 <__ssvfscanf_r+0x1c4>
 800b26c:	421e      	tst	r6, r3
 800b26e:	d10a      	bne.n	800b286 <__ssvfscanf_r+0x1fa>
 800b270:	7851      	ldrb	r1, [r2, #1]
 800b272:	2968      	cmp	r1, #104	; 0x68
 800b274:	d103      	bne.n	800b27e <__ssvfscanf_r+0x1f2>
 800b276:	3202      	adds	r2, #2
 800b278:	61ba      	str	r2, [r7, #24]
 800b27a:	2208      	movs	r2, #8
 800b27c:	e7f4      	b.n	800b268 <__ssvfscanf_r+0x1dc>
 800b27e:	2204      	movs	r2, #4
 800b280:	e7f2      	b.n	800b268 <__ssvfscanf_r+0x1dc>
 800b282:	421e      	tst	r6, r3
 800b284:	d0ed      	beq.n	800b262 <__ssvfscanf_r+0x1d6>
 800b286:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d000      	beq.n	800b28e <__ssvfscanf_r+0x202>
 800b28c:	e0da      	b.n	800b444 <__ssvfscanf_r+0x3b8>
 800b28e:	e0df      	b.n	800b450 <__ssvfscanf_r+0x3c4>
 800b290:	421e      	tst	r6, r3
 800b292:	d0dd      	beq.n	800b250 <__ssvfscanf_r+0x1c4>
 800b294:	e7f7      	b.n	800b286 <__ssvfscanf_r+0x1fa>
 800b296:	228f      	movs	r2, #143	; 0x8f
 800b298:	218f      	movs	r1, #143	; 0x8f
 800b29a:	4032      	ands	r2, r6
 800b29c:	420e      	tst	r6, r1
 800b29e:	d1f2      	bne.n	800b286 <__ssvfscanf_r+0x1fa>
 800b2a0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b2a2:	2900      	cmp	r1, #0
 800b2a4:	d104      	bne.n	800b2b0 <__ssvfscanf_r+0x224>
 800b2a6:	b082      	sub	sp, #8
 800b2a8:	a902      	add	r1, sp, #8
 800b2aa:	6439      	str	r1, [r7, #64]	; 0x40
 800b2ac:	600a      	str	r2, [r1, #0]
 800b2ae:	604a      	str	r2, [r1, #4]
 800b2b0:	4326      	orrs	r6, r4
 800b2b2:	e7cd      	b.n	800b250 <__ssvfscanf_r+0x1c4>
 800b2b4:	228f      	movs	r2, #143	; 0x8f
 800b2b6:	4216      	tst	r6, r2
 800b2b8:	d1e5      	bne.n	800b286 <__ssvfscanf_r+0x1fa>
 800b2ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b2bc:	436a      	muls	r2, r5
 800b2be:	3a30      	subs	r2, #48	; 0x30
 800b2c0:	188a      	adds	r2, r1, r2
 800b2c2:	63fa      	str	r2, [r7, #60]	; 0x3c
 800b2c4:	e7c4      	b.n	800b250 <__ssvfscanf_r+0x1c4>
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	431e      	orrs	r6, r3
 800b2ca:	4b1b      	ldr	r3, [pc, #108]	; (800b338 <__ssvfscanf_r+0x2ac>)
 800b2cc:	617b      	str	r3, [r7, #20]
 800b2ce:	230a      	movs	r3, #10
 800b2d0:	2403      	movs	r4, #3
 800b2d2:	627b      	str	r3, [r7, #36]	; 0x24
 800b2d4:	e00f      	b.n	800b2f6 <__ssvfscanf_r+0x26a>
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	431e      	orrs	r6, r3
 800b2da:	4b18      	ldr	r3, [pc, #96]	; (800b33c <__ssvfscanf_r+0x2b0>)
 800b2dc:	617b      	str	r3, [r7, #20]
 800b2de:	2308      	movs	r3, #8
 800b2e0:	e7f6      	b.n	800b2d0 <__ssvfscanf_r+0x244>
 800b2e2:	4b16      	ldr	r3, [pc, #88]	; (800b33c <__ssvfscanf_r+0x2b0>)
 800b2e4:	e7f2      	b.n	800b2cc <__ssvfscanf_r+0x240>
 800b2e6:	2380      	movs	r3, #128	; 0x80
 800b2e8:	009b      	lsls	r3, r3, #2
 800b2ea:	431e      	orrs	r6, r3
 800b2ec:	4b13      	ldr	r3, [pc, #76]	; (800b33c <__ssvfscanf_r+0x2b0>)
 800b2ee:	617b      	str	r3, [r7, #20]
 800b2f0:	2310      	movs	r3, #16
 800b2f2:	e7ed      	b.n	800b2d0 <__ssvfscanf_r+0x244>
 800b2f4:	2404      	movs	r4, #4
 800b2f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b2f8:	685b      	ldr	r3, [r3, #4]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	dd55      	ble.n	800b3aa <__ssvfscanf_r+0x31e>
 800b2fe:	0673      	lsls	r3, r6, #25
 800b300:	d407      	bmi.n	800b312 <__ssvfscanf_r+0x286>
 800b302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b304:	490b      	ldr	r1, [pc, #44]	; (800b334 <__ssvfscanf_r+0x2a8>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	781a      	ldrb	r2, [r3, #0]
 800b30a:	5c8a      	ldrb	r2, [r1, r2]
 800b30c:	2108      	movs	r1, #8
 800b30e:	420a      	tst	r2, r1
 800b310:	d152      	bne.n	800b3b8 <__ssvfscanf_r+0x32c>
 800b312:	1e60      	subs	r0, r4, #1
 800b314:	2803      	cmp	r0, #3
 800b316:	d863      	bhi.n	800b3e0 <__ssvfscanf_r+0x354>
 800b318:	f7f4 ff06 	bl	8000128 <__gnu_thumb1_case_uhi>
 800b31c:	03bd01da 	.word	0x03bd01da
 800b320:	068a0579 	.word	0x068a0579
 800b324:	2301      	movs	r3, #1
 800b326:	431e      	orrs	r6, r3
 800b328:	2402      	movs	r4, #2
 800b32a:	e7e4      	b.n	800b2f6 <__ssvfscanf_r+0x26a>
 800b32c:	fffffd34 	.word	0xfffffd34
 800b330:	ffffdfff 	.word	0xffffdfff
 800b334:	0800f4f9 	.word	0x0800f4f9
 800b338:	080084dd 	.word	0x080084dd
 800b33c:	0800dae5 	.word	0x0800dae5
 800b340:	2248      	movs	r2, #72	; 0x48
 800b342:	2318      	movs	r3, #24
 800b344:	189b      	adds	r3, r3, r2
 800b346:	19d8      	adds	r0, r3, r7
 800b348:	69b9      	ldr	r1, [r7, #24]
 800b34a:	f001 f9d7 	bl	800c6fc <__sccl>
 800b34e:	2340      	movs	r3, #64	; 0x40
 800b350:	2401      	movs	r4, #1
 800b352:	61b8      	str	r0, [r7, #24]
 800b354:	431e      	orrs	r6, r3
 800b356:	e7ce      	b.n	800b2f6 <__ssvfscanf_r+0x26a>
 800b358:	2301      	movs	r3, #1
 800b35a:	431e      	orrs	r6, r3
 800b35c:	2340      	movs	r3, #64	; 0x40
 800b35e:	2400      	movs	r4, #0
 800b360:	431e      	orrs	r6, r3
 800b362:	e7c8      	b.n	800b2f6 <__ssvfscanf_r+0x26a>
 800b364:	2388      	movs	r3, #136	; 0x88
 800b366:	e7bf      	b.n	800b2e8 <__ssvfscanf_r+0x25c>
 800b368:	06f3      	lsls	r3, r6, #27
 800b36a:	d500      	bpl.n	800b36e <__ssvfscanf_r+0x2e2>
 800b36c:	e6aa      	b.n	800b0c4 <__ssvfscanf_r+0x38>
 800b36e:	2108      	movs	r1, #8
 800b370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b372:	cb04      	ldmia	r3!, {r2}
 800b374:	420e      	tst	r6, r1
 800b376:	d003      	beq.n	800b380 <__ssvfscanf_r+0x2f4>
 800b378:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b37a:	7011      	strb	r1, [r2, #0]
 800b37c:	633b      	str	r3, [r7, #48]	; 0x30
 800b37e:	e6a1      	b.n	800b0c4 <__ssvfscanf_r+0x38>
 800b380:	0771      	lsls	r1, r6, #29
 800b382:	d502      	bpl.n	800b38a <__ssvfscanf_r+0x2fe>
 800b384:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b386:	8011      	strh	r1, [r2, #0]
 800b388:	e7f8      	b.n	800b37c <__ssvfscanf_r+0x2f0>
 800b38a:	07f1      	lsls	r1, r6, #31
 800b38c:	d502      	bpl.n	800b394 <__ssvfscanf_r+0x308>
 800b38e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b390:	6011      	str	r1, [r2, #0]
 800b392:	e7f3      	b.n	800b37c <__ssvfscanf_r+0x2f0>
 800b394:	07b6      	lsls	r6, r6, #30
 800b396:	d5fa      	bpl.n	800b38e <__ssvfscanf_r+0x302>
 800b398:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b39a:	6011      	str	r1, [r2, #0]
 800b39c:	17c9      	asrs	r1, r1, #31
 800b39e:	6051      	str	r1, [r2, #4]
 800b3a0:	e7ec      	b.n	800b37c <__ssvfscanf_r+0x2f0>
 800b3a2:	4ba2      	ldr	r3, [pc, #648]	; (800b62c <__ssvfscanf_r+0x5a0>)
 800b3a4:	617b      	str	r3, [r7, #20]
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	e792      	b.n	800b2d0 <__ssvfscanf_r+0x244>
 800b3aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b3ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b3ae:	f002 fe01 	bl	800dfb4 <__ssrefill_r>
 800b3b2:	2800      	cmp	r0, #0
 800b3b4:	d0a3      	beq.n	800b2fe <__ssvfscanf_r+0x272>
 800b3b6:	e738      	b.n	800b22a <__ssvfscanf_r+0x19e>
 800b3b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b3ba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b3bc:	3201      	adds	r2, #1
 800b3be:	63ba      	str	r2, [r7, #56]	; 0x38
 800b3c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b3c2:	6852      	ldr	r2, [r2, #4]
 800b3c4:	3a01      	subs	r2, #1
 800b3c6:	604a      	str	r2, [r1, #4]
 800b3c8:	2a00      	cmp	r2, #0
 800b3ca:	dd02      	ble.n	800b3d2 <__ssvfscanf_r+0x346>
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	600b      	str	r3, [r1, #0]
 800b3d0:	e797      	b.n	800b302 <__ssvfscanf_r+0x276>
 800b3d2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b3d4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b3d6:	f002 fded 	bl	800dfb4 <__ssrefill_r>
 800b3da:	2800      	cmp	r0, #0
 800b3dc:	d091      	beq.n	800b302 <__ssvfscanf_r+0x276>
 800b3de:	e724      	b.n	800b22a <__ssvfscanf_r+0x19e>
 800b3e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	2a00      	cmp	r2, #0
 800b3e6:	d100      	bne.n	800b3ea <__ssvfscanf_r+0x35e>
 800b3e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b3ea:	2210      	movs	r2, #16
 800b3ec:	0034      	movs	r4, r6
 800b3ee:	4032      	ands	r2, r6
 800b3f0:	623a      	str	r2, [r7, #32]
 800b3f2:	401c      	ands	r4, r3
 800b3f4:	421e      	tst	r6, r3
 800b3f6:	d100      	bne.n	800b3fa <__ssvfscanf_r+0x36e>
 800b3f8:	e0f3      	b.n	800b5e2 <__ssvfscanf_r+0x556>
 800b3fa:	2a00      	cmp	r2, #0
 800b3fc:	d000      	beq.n	800b400 <__ssvfscanf_r+0x374>
 800b3fe:	e0b6      	b.n	800b56e <__ssvfscanf_r+0x4e2>
 800b400:	2080      	movs	r0, #128	; 0x80
 800b402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b404:	cb10      	ldmia	r3!, {r4}
 800b406:	613b      	str	r3, [r7, #16]
 800b408:	4206      	tst	r6, r0
 800b40a:	d100      	bne.n	800b40e <__ssvfscanf_r+0x382>
 800b40c:	e0b7      	b.n	800b57e <__ssvfscanf_r+0x4f2>
 800b40e:	2c00      	cmp	r4, #0
 800b410:	d007      	beq.n	800b422 <__ssvfscanf_r+0x396>
 800b412:	f7fb ff6d 	bl	80072f0 <malloc>
 800b416:	6338      	str	r0, [r7, #48]	; 0x30
 800b418:	2800      	cmp	r0, #0
 800b41a:	d11f      	bne.n	800b45c <__ssvfscanf_r+0x3d0>
 800b41c:	2301      	movs	r3, #1
 800b41e:	425b      	negs	r3, r3
 800b420:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b422:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b424:	2b00      	cmp	r3, #0
 800b426:	d013      	beq.n	800b450 <__ssvfscanf_r+0x3c4>
 800b428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b42a:	3301      	adds	r3, #1
 800b42c:	d10a      	bne.n	800b444 <__ssvfscanf_r+0x3b8>
 800b42e:	2400      	movs	r4, #0
 800b430:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b432:	681d      	ldr	r5, [r3, #0]
 800b434:	88db      	ldrh	r3, [r3, #6]
 800b436:	42a3      	cmp	r3, r4
 800b438:	dd01      	ble.n	800b43e <__ssvfscanf_r+0x3b2>
 800b43a:	f001 f82a 	bl	800c492 <__ssvfscanf_r+0x1406>
 800b43e:	2301      	movs	r3, #1
 800b440:	425b      	negs	r3, r3
 800b442:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b444:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b446:	6818      	ldr	r0, [r3, #0]
 800b448:	2800      	cmp	r0, #0
 800b44a:	d001      	beq.n	800b450 <__ssvfscanf_r+0x3c4>
 800b44c:	f7fb ff5a 	bl	8007304 <free>
 800b450:	46bd      	mov	sp, r7
 800b452:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b454:	23b1      	movs	r3, #177	; 0xb1
 800b456:	009b      	lsls	r3, r3, #2
 800b458:	449d      	add	sp, r3
 800b45a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b45c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b45e:	6023      	str	r3, [r4, #0]
 800b460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b462:	88de      	ldrh	r6, [r3, #6]
 800b464:	889d      	ldrh	r5, [r3, #4]
 800b466:	42ae      	cmp	r6, r5
 800b468:	d30e      	bcc.n	800b488 <__ssvfscanf_r+0x3fc>
 800b46a:	4b71      	ldr	r3, [pc, #452]	; (800b630 <__ssvfscanf_r+0x5a4>)
 800b46c:	429d      	cmp	r5, r3
 800b46e:	d8d5      	bhi.n	800b41c <__ssvfscanf_r+0x390>
 800b470:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b472:	3508      	adds	r5, #8
 800b474:	b2ad      	uxth	r5, r5
 800b476:	6818      	ldr	r0, [r3, #0]
 800b478:	00a9      	lsls	r1, r5, #2
 800b47a:	f002 f901 	bl	800d680 <realloc>
 800b47e:	2800      	cmp	r0, #0
 800b480:	d0cc      	beq.n	800b41c <__ssvfscanf_r+0x390>
 800b482:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b484:	6018      	str	r0, [r3, #0]
 800b486:	809d      	strh	r5, [r3, #4]
 800b488:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b48a:	1c72      	adds	r2, r6, #1
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	00b6      	lsls	r6, r6, #2
 800b490:	50f4      	str	r4, [r6, r3]
 800b492:	2320      	movs	r3, #32
 800b494:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b496:	0026      	movs	r6, r4
 800b498:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800b49a:	80ca      	strh	r2, [r1, #6]
 800b49c:	61fb      	str	r3, [r7, #28]
 800b49e:	2500      	movs	r5, #0
 800b4a0:	f7fd f9fe 	bl	80088a0 <__locale_mb_cur_max>
 800b4a4:	42a8      	cmp	r0, r5
 800b4a6:	d100      	bne.n	800b4aa <__ssvfscanf_r+0x41e>
 800b4a8:	e6bf      	b.n	800b22a <__ssvfscanf_r+0x19e>
 800b4aa:	1c6a      	adds	r2, r5, #1
 800b4ac:	60fa      	str	r2, [r7, #12]
 800b4ae:	228c      	movs	r2, #140	; 0x8c
 800b4b0:	2048      	movs	r0, #72	; 0x48
 800b4b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4b4:	0052      	lsls	r2, r2, #1
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	1812      	adds	r2, r2, r0
 800b4ba:	7819      	ldrb	r1, [r3, #0]
 800b4bc:	19d2      	adds	r2, r2, r7
 800b4be:	5551      	strb	r1, [r2, r5]
 800b4c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b4c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b4c4:	6852      	ldr	r2, [r2, #4]
 800b4c6:	3301      	adds	r3, #1
 800b4c8:	600b      	str	r3, [r1, #0]
 800b4ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4cc:	3a01      	subs	r2, #1
 800b4ce:	604a      	str	r2, [r1, #4]
 800b4d0:	2b03      	cmp	r3, #3
 800b4d2:	d102      	bne.n	800b4da <__ssvfscanf_r+0x44e>
 800b4d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b4d6:	2b04      	cmp	r3, #4
 800b4d8:	d007      	beq.n	800b4ea <__ssvfscanf_r+0x45e>
 800b4da:	2048      	movs	r0, #72	; 0x48
 800b4dc:	2310      	movs	r3, #16
 800b4de:	181b      	adds	r3, r3, r0
 800b4e0:	2208      	movs	r2, #8
 800b4e2:	2100      	movs	r1, #0
 800b4e4:	19d8      	adds	r0, r3, r7
 800b4e6:	f7fd f997 	bl	8008818 <memset>
 800b4ea:	2148      	movs	r1, #72	; 0x48
 800b4ec:	2310      	movs	r3, #16
 800b4ee:	228c      	movs	r2, #140	; 0x8c
 800b4f0:	185b      	adds	r3, r3, r1
 800b4f2:	0052      	lsls	r2, r2, #1
 800b4f4:	19db      	adds	r3, r3, r7
 800b4f6:	1852      	adds	r2, r2, r1
 800b4f8:	9300      	str	r3, [sp, #0]
 800b4fa:	0021      	movs	r1, r4
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b500:	19d2      	adds	r2, r2, r7
 800b502:	f002 fc57 	bl	800ddb4 <_mbrtowc_r>
 800b506:	0003      	movs	r3, r0
 800b508:	62b8      	str	r0, [r7, #40]	; 0x28
 800b50a:	3301      	adds	r3, #1
 800b50c:	d100      	bne.n	800b510 <__ssvfscanf_r+0x484>
 800b50e:	e68c      	b.n	800b22a <__ssvfscanf_r+0x19e>
 800b510:	2800      	cmp	r0, #0
 800b512:	d139      	bne.n	800b588 <__ssvfscanf_r+0x4fc>
 800b514:	6a3b      	ldr	r3, [r7, #32]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d100      	bne.n	800b51c <__ssvfscanf_r+0x490>
 800b51a:	6023      	str	r3, [r4, #0]
 800b51c:	68fa      	ldr	r2, [r7, #12]
 800b51e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b520:	4694      	mov	ip, r2
 800b522:	4463      	add	r3, ip
 800b524:	63bb      	str	r3, [r7, #56]	; 0x38
 800b526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b528:	2b03      	cmp	r3, #3
 800b52a:	d102      	bne.n	800b532 <__ssvfscanf_r+0x4a6>
 800b52c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b52e:	2b04      	cmp	r3, #4
 800b530:	d002      	beq.n	800b538 <__ssvfscanf_r+0x4ac>
 800b532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b534:	3b01      	subs	r3, #1
 800b536:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b538:	6a3b      	ldr	r3, [r7, #32]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d115      	bne.n	800b56a <__ssvfscanf_r+0x4de>
 800b53e:	2e00      	cmp	r6, #0
 800b540:	d012      	beq.n	800b568 <__ssvfscanf_r+0x4dc>
 800b542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b544:	69fa      	ldr	r2, [r7, #28]
 800b546:	1ae5      	subs	r5, r4, r3
 800b548:	10ab      	asrs	r3, r5, #2
 800b54a:	4293      	cmp	r3, r2
 800b54c:	d30c      	bcc.n	800b568 <__ssvfscanf_r+0x4dc>
 800b54e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b550:	00d1      	lsls	r1, r2, #3
 800b552:	f002 f895 	bl	800d680 <realloc>
 800b556:	6338      	str	r0, [r7, #48]	; 0x30
 800b558:	2800      	cmp	r0, #0
 800b55a:	d100      	bne.n	800b55e <__ssvfscanf_r+0x4d2>
 800b55c:	e75e      	b.n	800b41c <__ssvfscanf_r+0x390>
 800b55e:	69fb      	ldr	r3, [r7, #28]
 800b560:	1944      	adds	r4, r0, r5
 800b562:	005b      	lsls	r3, r3, #1
 800b564:	6030      	str	r0, [r6, #0]
 800b566:	61fb      	str	r3, [r7, #28]
 800b568:	3404      	adds	r4, #4
 800b56a:	2500      	movs	r5, #0
 800b56c:	e010      	b.n	800b590 <__ssvfscanf_r+0x504>
 800b56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b570:	613b      	str	r3, [r7, #16]
 800b572:	2300      	movs	r3, #0
 800b574:	001e      	movs	r6, r3
 800b576:	001c      	movs	r4, r3
 800b578:	61fb      	str	r3, [r7, #28]
 800b57a:	633b      	str	r3, [r7, #48]	; 0x30
 800b57c:	e78f      	b.n	800b49e <__ssvfscanf_r+0x412>
 800b57e:	6a3b      	ldr	r3, [r7, #32]
 800b580:	001e      	movs	r6, r3
 800b582:	61fb      	str	r3, [r7, #28]
 800b584:	633b      	str	r3, [r7, #48]	; 0x30
 800b586:	e78a      	b.n	800b49e <__ssvfscanf_r+0x412>
 800b588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b58a:	68fd      	ldr	r5, [r7, #12]
 800b58c:	3302      	adds	r3, #2
 800b58e:	d1c5      	bne.n	800b51c <__ssvfscanf_r+0x490>
 800b590:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	2b00      	cmp	r3, #0
 800b596:	dc12      	bgt.n	800b5be <__ssvfscanf_r+0x532>
 800b598:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b59a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b59c:	f002 fd0a 	bl	800dfb4 <__ssrefill_r>
 800b5a0:	2800      	cmp	r0, #0
 800b5a2:	d00c      	beq.n	800b5be <__ssvfscanf_r+0x532>
 800b5a4:	2d00      	cmp	r5, #0
 800b5a6:	d000      	beq.n	800b5aa <__ssvfscanf_r+0x51e>
 800b5a8:	e63f      	b.n	800b22a <__ssvfscanf_r+0x19e>
 800b5aa:	2e00      	cmp	r6, #0
 800b5ac:	d10c      	bne.n	800b5c8 <__ssvfscanf_r+0x53c>
 800b5ae:	6a3b      	ldr	r3, [r7, #32]
 800b5b0:	425a      	negs	r2, r3
 800b5b2:	4153      	adcs	r3, r2
 800b5b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b5b6:	18d3      	adds	r3, r2, r3
 800b5b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	e6de      	b.n	800b37c <__ssvfscanf_r+0x2f0>
 800b5be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d000      	beq.n	800b5c6 <__ssvfscanf_r+0x53a>
 800b5c4:	e76c      	b.n	800b4a0 <__ssvfscanf_r+0x414>
 800b5c6:	e7f0      	b.n	800b5aa <__ssvfscanf_r+0x51e>
 800b5c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ca:	69fa      	ldr	r2, [r7, #28]
 800b5cc:	1ae1      	subs	r1, r4, r3
 800b5ce:	108b      	asrs	r3, r1, #2
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d9ec      	bls.n	800b5ae <__ssvfscanf_r+0x522>
 800b5d4:	6830      	ldr	r0, [r6, #0]
 800b5d6:	f002 f853 	bl	800d680 <realloc>
 800b5da:	2800      	cmp	r0, #0
 800b5dc:	d0e7      	beq.n	800b5ae <__ssvfscanf_r+0x522>
 800b5de:	6030      	str	r0, [r6, #0]
 800b5e0:	e7e5      	b.n	800b5ae <__ssvfscanf_r+0x522>
 800b5e2:	6a3b      	ldr	r3, [r7, #32]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d025      	beq.n	800b634 <__ssvfscanf_r+0x5a8>
 800b5e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b5ec:	685b      	ldr	r3, [r3, #4]
 800b5ee:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b5f0:	6812      	ldr	r2, [r2, #0]
 800b5f2:	4299      	cmp	r1, r3
 800b5f4:	dd11      	ble.n	800b61a <__ssvfscanf_r+0x58e>
 800b5f6:	1ac9      	subs	r1, r1, r3
 800b5f8:	18d2      	adds	r2, r2, r3
 800b5fa:	18e4      	adds	r4, r4, r3
 800b5fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5fe:	63f9      	str	r1, [r7, #60]	; 0x3c
 800b600:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b602:	0019      	movs	r1, r3
 800b604:	601a      	str	r2, [r3, #0]
 800b606:	f002 fcd5 	bl	800dfb4 <__ssrefill_r>
 800b60a:	2800      	cmp	r0, #0
 800b60c:	d0ec      	beq.n	800b5e8 <__ssvfscanf_r+0x55c>
 800b60e:	2c00      	cmp	r4, #0
 800b610:	d100      	bne.n	800b614 <__ssvfscanf_r+0x588>
 800b612:	e60a      	b.n	800b22a <__ssvfscanf_r+0x19e>
 800b614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b616:	191b      	adds	r3, r3, r4
 800b618:	e5ff      	b.n	800b21a <__ssvfscanf_r+0x18e>
 800b61a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b61c:	1a5b      	subs	r3, r3, r1
 800b61e:	1864      	adds	r4, r4, r1
 800b620:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b622:	604b      	str	r3, [r1, #4]
 800b624:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b626:	18d2      	adds	r2, r2, r3
 800b628:	600a      	str	r2, [r1, #0]
 800b62a:	e7f3      	b.n	800b614 <__ssvfscanf_r+0x588>
 800b62c:	080084dd 	.word	0x080084dd
 800b630:	0000fff6 	.word	0x0000fff6
 800b634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b636:	0034      	movs	r4, r6
 800b638:	cb20      	ldmia	r3!, {r5}
 800b63a:	633b      	str	r3, [r7, #48]	; 0x30
 800b63c:	2380      	movs	r3, #128	; 0x80
 800b63e:	401c      	ands	r4, r3
 800b640:	421e      	tst	r6, r3
 800b642:	d028      	beq.n	800b696 <__ssvfscanf_r+0x60a>
 800b644:	2d00      	cmp	r5, #0
 800b646:	d100      	bne.n	800b64a <__ssvfscanf_r+0x5be>
 800b648:	e61d      	b.n	800b286 <__ssvfscanf_r+0x1fa>
 800b64a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b64c:	f7fb fe50 	bl	80072f0 <malloc>
 800b650:	6238      	str	r0, [r7, #32]
 800b652:	2800      	cmp	r0, #0
 800b654:	d100      	bne.n	800b658 <__ssvfscanf_r+0x5cc>
 800b656:	e5ef      	b.n	800b238 <__ssvfscanf_r+0x1ac>
 800b658:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b65a:	6028      	str	r0, [r5, #0]
 800b65c:	88de      	ldrh	r6, [r3, #6]
 800b65e:	889c      	ldrh	r4, [r3, #4]
 800b660:	6818      	ldr	r0, [r3, #0]
 800b662:	42a6      	cmp	r6, r4
 800b664:	d30e      	bcc.n	800b684 <__ssvfscanf_r+0x5f8>
 800b666:	4bbf      	ldr	r3, [pc, #764]	; (800b964 <__ssvfscanf_r+0x8d8>)
 800b668:	429c      	cmp	r4, r3
 800b66a:	d900      	bls.n	800b66e <__ssvfscanf_r+0x5e2>
 800b66c:	e6df      	b.n	800b42e <__ssvfscanf_r+0x3a2>
 800b66e:	3408      	adds	r4, #8
 800b670:	b2a4      	uxth	r4, r4
 800b672:	00a1      	lsls	r1, r4, #2
 800b674:	f002 f804 	bl	800d680 <realloc>
 800b678:	2800      	cmp	r0, #0
 800b67a:	d100      	bne.n	800b67e <__ssvfscanf_r+0x5f2>
 800b67c:	e6d7      	b.n	800b42e <__ssvfscanf_r+0x3a2>
 800b67e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b680:	6018      	str	r0, [r3, #0]
 800b682:	809c      	strh	r4, [r3, #4]
 800b684:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b686:	1c72      	adds	r2, r6, #1
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b68c:	00b6      	lsls	r6, r6, #2
 800b68e:	002c      	movs	r4, r5
 800b690:	50f5      	str	r5, [r6, r3]
 800b692:	6a3d      	ldr	r5, [r7, #32]
 800b694:	80ca      	strh	r2, [r1, #6]
 800b696:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b698:	0029      	movs	r1, r5
 800b69a:	9300      	str	r3, [sp, #0]
 800b69c:	2201      	movs	r2, #1
 800b69e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b6a2:	f002 fca6 	bl	800dff2 <_sfread_r>
 800b6a6:	1e05      	subs	r5, r0, #0
 800b6a8:	d100      	bne.n	800b6ac <__ssvfscanf_r+0x620>
 800b6aa:	e5be      	b.n	800b22a <__ssvfscanf_r+0x19e>
 800b6ac:	2c00      	cmp	r4, #0
 800b6ae:	d009      	beq.n	800b6c4 <__ssvfscanf_r+0x638>
 800b6b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6b2:	4283      	cmp	r3, r0
 800b6b4:	d906      	bls.n	800b6c4 <__ssvfscanf_r+0x638>
 800b6b6:	0001      	movs	r1, r0
 800b6b8:	6820      	ldr	r0, [r4, #0]
 800b6ba:	f001 ffe1 	bl	800d680 <realloc>
 800b6be:	2800      	cmp	r0, #0
 800b6c0:	d000      	beq.n	800b6c4 <__ssvfscanf_r+0x638>
 800b6c2:	6020      	str	r0, [r4, #0]
 800b6c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6c6:	195b      	adds	r3, r3, r5
 800b6c8:	63bb      	str	r3, [r7, #56]	; 0x38
 800b6ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6cc:	3301      	adds	r3, #1
 800b6ce:	e4f8      	b.n	800b0c2 <__ssvfscanf_r+0x36>
 800b6d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d101      	bne.n	800b6da <__ssvfscanf_r+0x64e>
 800b6d6:	3b01      	subs	r3, #1
 800b6d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b6da:	2210      	movs	r2, #16
 800b6dc:	2301      	movs	r3, #1
 800b6de:	0034      	movs	r4, r6
 800b6e0:	4032      	ands	r2, r6
 800b6e2:	401c      	ands	r4, r3
 800b6e4:	623a      	str	r2, [r7, #32]
 800b6e6:	421e      	tst	r6, r3
 800b6e8:	d100      	bne.n	800b6ec <__ssvfscanf_r+0x660>
 800b6ea:	e116      	b.n	800b91a <__ssvfscanf_r+0x88e>
 800b6ec:	2a00      	cmp	r2, #0
 800b6ee:	d000      	beq.n	800b6f2 <__ssvfscanf_r+0x666>
 800b6f0:	e0b0      	b.n	800b854 <__ssvfscanf_r+0x7c8>
 800b6f2:	2080      	movs	r0, #128	; 0x80
 800b6f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6f6:	cb10      	ldmia	r3!, {r4}
 800b6f8:	60fb      	str	r3, [r7, #12]
 800b6fa:	4206      	tst	r6, r0
 800b6fc:	d100      	bne.n	800b700 <__ssvfscanf_r+0x674>
 800b6fe:	e0b2      	b.n	800b866 <__ssvfscanf_r+0x7da>
 800b700:	2c00      	cmp	r4, #0
 800b702:	d100      	bne.n	800b706 <__ssvfscanf_r+0x67a>
 800b704:	e68d      	b.n	800b422 <__ssvfscanf_r+0x396>
 800b706:	f7fb fdf3 	bl	80072f0 <malloc>
 800b70a:	6338      	str	r0, [r7, #48]	; 0x30
 800b70c:	2800      	cmp	r0, #0
 800b70e:	d100      	bne.n	800b712 <__ssvfscanf_r+0x686>
 800b710:	e684      	b.n	800b41c <__ssvfscanf_r+0x390>
 800b712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b714:	6023      	str	r3, [r4, #0]
 800b716:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b718:	88de      	ldrh	r6, [r3, #6]
 800b71a:	889d      	ldrh	r5, [r3, #4]
 800b71c:	42ae      	cmp	r6, r5
 800b71e:	d310      	bcc.n	800b742 <__ssvfscanf_r+0x6b6>
 800b720:	4b90      	ldr	r3, [pc, #576]	; (800b964 <__ssvfscanf_r+0x8d8>)
 800b722:	429d      	cmp	r5, r3
 800b724:	d900      	bls.n	800b728 <__ssvfscanf_r+0x69c>
 800b726:	e679      	b.n	800b41c <__ssvfscanf_r+0x390>
 800b728:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b72a:	3508      	adds	r5, #8
 800b72c:	b2ad      	uxth	r5, r5
 800b72e:	6818      	ldr	r0, [r3, #0]
 800b730:	00a9      	lsls	r1, r5, #2
 800b732:	f001 ffa5 	bl	800d680 <realloc>
 800b736:	2800      	cmp	r0, #0
 800b738:	d100      	bne.n	800b73c <__ssvfscanf_r+0x6b0>
 800b73a:	e66f      	b.n	800b41c <__ssvfscanf_r+0x390>
 800b73c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b73e:	6018      	str	r0, [r3, #0]
 800b740:	809d      	strh	r5, [r3, #4]
 800b742:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b744:	1c72      	adds	r2, r6, #1
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	00b6      	lsls	r6, r6, #2
 800b74a:	50f4      	str	r4, [r6, r3]
 800b74c:	2320      	movs	r3, #32
 800b74e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b750:	0026      	movs	r6, r4
 800b752:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800b754:	80ca      	strh	r2, [r1, #6]
 800b756:	613b      	str	r3, [r7, #16]
 800b758:	2500      	movs	r5, #0
 800b75a:	f7fd f8a1 	bl	80088a0 <__locale_mb_cur_max>
 800b75e:	42a8      	cmp	r0, r5
 800b760:	d100      	bne.n	800b764 <__ssvfscanf_r+0x6d8>
 800b762:	e562      	b.n	800b22a <__ssvfscanf_r+0x19e>
 800b764:	1c6a      	adds	r2, r5, #1
 800b766:	61fa      	str	r2, [r7, #28]
 800b768:	228c      	movs	r2, #140	; 0x8c
 800b76a:	2048      	movs	r0, #72	; 0x48
 800b76c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b76e:	0052      	lsls	r2, r2, #1
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	1812      	adds	r2, r2, r0
 800b774:	7819      	ldrb	r1, [r3, #0]
 800b776:	19d2      	adds	r2, r2, r7
 800b778:	5551      	strb	r1, [r2, r5]
 800b77a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b77c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b77e:	6852      	ldr	r2, [r2, #4]
 800b780:	3301      	adds	r3, #1
 800b782:	600b      	str	r3, [r1, #0]
 800b784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b786:	3a01      	subs	r2, #1
 800b788:	604a      	str	r2, [r1, #4]
 800b78a:	2b03      	cmp	r3, #3
 800b78c:	d102      	bne.n	800b794 <__ssvfscanf_r+0x708>
 800b78e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b790:	2b04      	cmp	r3, #4
 800b792:	d006      	beq.n	800b7a2 <__ssvfscanf_r+0x716>
 800b794:	2048      	movs	r0, #72	; 0x48
 800b796:	2208      	movs	r2, #8
 800b798:	1813      	adds	r3, r2, r0
 800b79a:	2100      	movs	r1, #0
 800b79c:	19d8      	adds	r0, r3, r7
 800b79e:	f7fd f83b 	bl	8008818 <memset>
 800b7a2:	2148      	movs	r1, #72	; 0x48
 800b7a4:	2308      	movs	r3, #8
 800b7a6:	228c      	movs	r2, #140	; 0x8c
 800b7a8:	185b      	adds	r3, r3, r1
 800b7aa:	0052      	lsls	r2, r2, #1
 800b7ac:	19db      	adds	r3, r3, r7
 800b7ae:	1852      	adds	r2, r2, r1
 800b7b0:	9300      	str	r3, [sp, #0]
 800b7b2:	0021      	movs	r1, r4
 800b7b4:	69fb      	ldr	r3, [r7, #28]
 800b7b6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b7b8:	19d2      	adds	r2, r2, r7
 800b7ba:	f002 fafb 	bl	800ddb4 <_mbrtowc_r>
 800b7be:	0003      	movs	r3, r0
 800b7c0:	62b8      	str	r0, [r7, #40]	; 0x28
 800b7c2:	3301      	adds	r3, #1
 800b7c4:	d100      	bne.n	800b7c8 <__ssvfscanf_r+0x73c>
 800b7c6:	e530      	b.n	800b22a <__ssvfscanf_r+0x19e>
 800b7c8:	2800      	cmp	r0, #0
 800b7ca:	d151      	bne.n	800b870 <__ssvfscanf_r+0x7e4>
 800b7cc:	6020      	str	r0, [r4, #0]
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	6825      	ldr	r5, [r4, #0]
 800b7d2:	425b      	negs	r3, r3
 800b7d4:	1c6a      	adds	r2, r5, #1
 800b7d6:	d01a      	beq.n	800b80e <__ssvfscanf_r+0x782>
 800b7d8:	2048      	movs	r0, #72	; 0x48
 800b7da:	3311      	adds	r3, #17
 800b7dc:	181b      	adds	r3, r3, r0
 800b7de:	2208      	movs	r2, #8
 800b7e0:	2100      	movs	r1, #0
 800b7e2:	19d8      	adds	r0, r3, r7
 800b7e4:	f7fd f818 	bl	8008818 <memset>
 800b7e8:	4b5f      	ldr	r3, [pc, #380]	; (800b968 <__ssvfscanf_r+0x8dc>)
 800b7ea:	2148      	movs	r1, #72	; 0x48
 800b7ec:	33e0      	adds	r3, #224	; 0xe0
 800b7ee:	681a      	ldr	r2, [r3, #0]
 800b7f0:	2310      	movs	r3, #16
 800b7f2:	4694      	mov	ip, r2
 800b7f4:	185b      	adds	r3, r3, r1
 800b7f6:	002a      	movs	r2, r5
 800b7f8:	19db      	adds	r3, r3, r7
 800b7fa:	4665      	mov	r5, ip
 800b7fc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b7fe:	1879      	adds	r1, r7, r1
 800b800:	47a8      	blx	r5
 800b802:	2300      	movs	r3, #0
 800b804:	2801      	cmp	r0, #1
 800b806:	d102      	bne.n	800b80e <__ssvfscanf_r+0x782>
 800b808:	3348      	adds	r3, #72	; 0x48
 800b80a:	18fb      	adds	r3, r7, r3
 800b80c:	781b      	ldrb	r3, [r3, #0]
 800b80e:	2218      	movs	r2, #24
 800b810:	2148      	movs	r1, #72	; 0x48
 800b812:	1852      	adds	r2, r2, r1
 800b814:	19d2      	adds	r2, r2, r7
 800b816:	5cd3      	ldrb	r3, [r2, r3]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d149      	bne.n	800b8b0 <__ssvfscanf_r+0x824>
 800b81c:	69fb      	ldr	r3, [r7, #28]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d137      	bne.n	800b892 <__ssvfscanf_r+0x806>
 800b822:	6a3b      	ldr	r3, [r7, #32]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d113      	bne.n	800b850 <__ssvfscanf_r+0x7c4>
 800b828:	6023      	str	r3, [r4, #0]
 800b82a:	2e00      	cmp	r6, #0
 800b82c:	d00d      	beq.n	800b84a <__ssvfscanf_r+0x7be>
 800b82e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b830:	693a      	ldr	r2, [r7, #16]
 800b832:	1ae4      	subs	r4, r4, r3
 800b834:	10a3      	asrs	r3, r4, #2
 800b836:	3301      	adds	r3, #1
 800b838:	429a      	cmp	r2, r3
 800b83a:	d906      	bls.n	800b84a <__ssvfscanf_r+0x7be>
 800b83c:	6830      	ldr	r0, [r6, #0]
 800b83e:	1d21      	adds	r1, r4, #4
 800b840:	f001 ff1e 	bl	800d680 <realloc>
 800b844:	2800      	cmp	r0, #0
 800b846:	d000      	beq.n	800b84a <__ssvfscanf_r+0x7be>
 800b848:	6030      	str	r0, [r6, #0]
 800b84a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b84c:	3301      	adds	r3, #1
 800b84e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	e593      	b.n	800b37c <__ssvfscanf_r+0x2f0>
 800b854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b856:	60fb      	str	r3, [r7, #12]
 800b858:	2300      	movs	r3, #0
 800b85a:	001e      	movs	r6, r3
 800b85c:	613b      	str	r3, [r7, #16]
 800b85e:	633b      	str	r3, [r7, #48]	; 0x30
 800b860:	334c      	adds	r3, #76	; 0x4c
 800b862:	18fc      	adds	r4, r7, r3
 800b864:	e778      	b.n	800b758 <__ssvfscanf_r+0x6cc>
 800b866:	6a3b      	ldr	r3, [r7, #32]
 800b868:	001e      	movs	r6, r3
 800b86a:	613b      	str	r3, [r7, #16]
 800b86c:	633b      	str	r3, [r7, #48]	; 0x30
 800b86e:	e773      	b.n	800b758 <__ssvfscanf_r+0x6cc>
 800b870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b872:	69fd      	ldr	r5, [r7, #28]
 800b874:	3302      	adds	r3, #2
 800b876:	d1aa      	bne.n	800b7ce <__ssvfscanf_r+0x742>
 800b878:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b87a:	685b      	ldr	r3, [r3, #4]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	dc47      	bgt.n	800b910 <__ssvfscanf_r+0x884>
 800b880:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b882:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b884:	f002 fb96 	bl	800dfb4 <__ssrefill_r>
 800b888:	2800      	cmp	r0, #0
 800b88a:	d041      	beq.n	800b910 <__ssvfscanf_r+0x884>
 800b88c:	2d00      	cmp	r5, #0
 800b88e:	d0c8      	beq.n	800b822 <__ssvfscanf_r+0x796>
 800b890:	e4cb      	b.n	800b22a <__ssvfscanf_r+0x19e>
 800b892:	69fb      	ldr	r3, [r7, #28]
 800b894:	2248      	movs	r2, #72	; 0x48
 800b896:	3b01      	subs	r3, #1
 800b898:	61fb      	str	r3, [r7, #28]
 800b89a:	238c      	movs	r3, #140	; 0x8c
 800b89c:	005b      	lsls	r3, r3, #1
 800b89e:	189b      	adds	r3, r3, r2
 800b8a0:	69fa      	ldr	r2, [r7, #28]
 800b8a2:	19db      	adds	r3, r3, r7
 800b8a4:	5cd1      	ldrb	r1, [r2, r3]
 800b8a6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b8a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b8aa:	f002 fb47 	bl	800df3c <_sungetc_r>
 800b8ae:	e7b5      	b.n	800b81c <__ssvfscanf_r+0x790>
 800b8b0:	69fa      	ldr	r2, [r7, #28]
 800b8b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8b4:	4694      	mov	ip, r2
 800b8b6:	4463      	add	r3, ip
 800b8b8:	63bb      	str	r3, [r7, #56]	; 0x38
 800b8ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8bc:	2b03      	cmp	r3, #3
 800b8be:	d102      	bne.n	800b8c6 <__ssvfscanf_r+0x83a>
 800b8c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8c2:	2b04      	cmp	r3, #4
 800b8c4:	d002      	beq.n	800b8cc <__ssvfscanf_r+0x840>
 800b8c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b8c8:	3b01      	subs	r3, #1
 800b8ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8cc:	6a3b      	ldr	r3, [r7, #32]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d11a      	bne.n	800b908 <__ssvfscanf_r+0x87c>
 800b8d2:	3404      	adds	r4, #4
 800b8d4:	2e00      	cmp	r6, #0
 800b8d6:	d019      	beq.n	800b90c <__ssvfscanf_r+0x880>
 800b8d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8da:	693a      	ldr	r2, [r7, #16]
 800b8dc:	1ae3      	subs	r3, r4, r3
 800b8de:	61fb      	str	r3, [r7, #28]
 800b8e0:	6a3d      	ldr	r5, [r7, #32]
 800b8e2:	109b      	asrs	r3, r3, #2
 800b8e4:	4293      	cmp	r3, r2
 800b8e6:	d3c7      	bcc.n	800b878 <__ssvfscanf_r+0x7ec>
 800b8e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b8ea:	00d1      	lsls	r1, r2, #3
 800b8ec:	f001 fec8 	bl	800d680 <realloc>
 800b8f0:	6338      	str	r0, [r7, #48]	; 0x30
 800b8f2:	2800      	cmp	r0, #0
 800b8f4:	d100      	bne.n	800b8f8 <__ssvfscanf_r+0x86c>
 800b8f6:	e591      	b.n	800b41c <__ssvfscanf_r+0x390>
 800b8f8:	4684      	mov	ip, r0
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	69fc      	ldr	r4, [r7, #28]
 800b8fe:	005b      	lsls	r3, r3, #1
 800b900:	4464      	add	r4, ip
 800b902:	6030      	str	r0, [r6, #0]
 800b904:	613b      	str	r3, [r7, #16]
 800b906:	e7b7      	b.n	800b878 <__ssvfscanf_r+0x7ec>
 800b908:	2500      	movs	r5, #0
 800b90a:	e7b5      	b.n	800b878 <__ssvfscanf_r+0x7ec>
 800b90c:	0035      	movs	r5, r6
 800b90e:	e7b3      	b.n	800b878 <__ssvfscanf_r+0x7ec>
 800b910:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b912:	2b00      	cmp	r3, #0
 800b914:	d000      	beq.n	800b918 <__ssvfscanf_r+0x88c>
 800b916:	e720      	b.n	800b75a <__ssvfscanf_r+0x6ce>
 800b918:	e783      	b.n	800b822 <__ssvfscanf_r+0x796>
 800b91a:	6a3b      	ldr	r3, [r7, #32]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d025      	beq.n	800b96c <__ssvfscanf_r+0x8e0>
 800b920:	2118      	movs	r1, #24
 800b922:	2048      	movs	r0, #72	; 0x48
 800b924:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b926:	1809      	adds	r1, r1, r0
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	19c9      	adds	r1, r1, r7
 800b92c:	781a      	ldrb	r2, [r3, #0]
 800b92e:	5c8a      	ldrb	r2, [r1, r2]
 800b930:	2a00      	cmp	r2, #0
 800b932:	d103      	bne.n	800b93c <__ssvfscanf_r+0x8b0>
 800b934:	2c00      	cmp	r4, #0
 800b936:	d000      	beq.n	800b93a <__ssvfscanf_r+0x8ae>
 800b938:	e66c      	b.n	800b614 <__ssvfscanf_r+0x588>
 800b93a:	e4a4      	b.n	800b286 <__ssvfscanf_r+0x1fa>
 800b93c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b93e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b940:	6852      	ldr	r2, [r2, #4]
 800b942:	3301      	adds	r3, #1
 800b944:	600b      	str	r3, [r1, #0]
 800b946:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b948:	3a01      	subs	r2, #1
 800b94a:	3401      	adds	r4, #1
 800b94c:	604a      	str	r2, [r1, #4]
 800b94e:	429c      	cmp	r4, r3
 800b950:	d100      	bne.n	800b954 <__ssvfscanf_r+0x8c8>
 800b952:	e65f      	b.n	800b614 <__ssvfscanf_r+0x588>
 800b954:	2a00      	cmp	r2, #0
 800b956:	dce3      	bgt.n	800b920 <__ssvfscanf_r+0x894>
 800b958:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b95a:	f002 fb2b 	bl	800dfb4 <__ssrefill_r>
 800b95e:	2800      	cmp	r0, #0
 800b960:	d0de      	beq.n	800b920 <__ssvfscanf_r+0x894>
 800b962:	e657      	b.n	800b614 <__ssvfscanf_r+0x588>
 800b964:	0000fff6 	.word	0x0000fff6
 800b968:	20000438 	.word	0x20000438
 800b96c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b96e:	0032      	movs	r2, r6
 800b970:	cb20      	ldmia	r3!, {r5}
 800b972:	61fb      	str	r3, [r7, #28]
 800b974:	2380      	movs	r3, #128	; 0x80
 800b976:	401a      	ands	r2, r3
 800b978:	421e      	tst	r6, r3
 800b97a:	d100      	bne.n	800b97e <__ssvfscanf_r+0x8f2>
 800b97c:	e086      	b.n	800ba8c <__ssvfscanf_r+0xa00>
 800b97e:	2d00      	cmp	r5, #0
 800b980:	d100      	bne.n	800b984 <__ssvfscanf_r+0x8f8>
 800b982:	e480      	b.n	800b286 <__ssvfscanf_r+0x1fa>
 800b984:	2020      	movs	r0, #32
 800b986:	f7fb fcb3 	bl	80072f0 <malloc>
 800b98a:	6338      	str	r0, [r7, #48]	; 0x30
 800b98c:	2800      	cmp	r0, #0
 800b98e:	d100      	bne.n	800b992 <__ssvfscanf_r+0x906>
 800b990:	e452      	b.n	800b238 <__ssvfscanf_r+0x1ac>
 800b992:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b994:	6028      	str	r0, [r5, #0]
 800b996:	88de      	ldrh	r6, [r3, #6]
 800b998:	889c      	ldrh	r4, [r3, #4]
 800b99a:	6818      	ldr	r0, [r3, #0]
 800b99c:	42a6      	cmp	r6, r4
 800b99e:	d30e      	bcc.n	800b9be <__ssvfscanf_r+0x932>
 800b9a0:	4bc3      	ldr	r3, [pc, #780]	; (800bcb0 <__ssvfscanf_r+0xc24>)
 800b9a2:	429c      	cmp	r4, r3
 800b9a4:	d900      	bls.n	800b9a8 <__ssvfscanf_r+0x91c>
 800b9a6:	e542      	b.n	800b42e <__ssvfscanf_r+0x3a2>
 800b9a8:	3408      	adds	r4, #8
 800b9aa:	b2a4      	uxth	r4, r4
 800b9ac:	00a1      	lsls	r1, r4, #2
 800b9ae:	f001 fe67 	bl	800d680 <realloc>
 800b9b2:	2800      	cmp	r0, #0
 800b9b4:	d100      	bne.n	800b9b8 <__ssvfscanf_r+0x92c>
 800b9b6:	e53a      	b.n	800b42e <__ssvfscanf_r+0x3a2>
 800b9b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9ba:	6018      	str	r0, [r3, #0]
 800b9bc:	809c      	strh	r4, [r3, #4]
 800b9be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b9c0:	1c72      	adds	r2, r6, #1
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	00b6      	lsls	r6, r6, #2
 800b9c6:	50f5      	str	r5, [r6, r3]
 800b9c8:	2320      	movs	r3, #32
 800b9ca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b9cc:	002e      	movs	r6, r5
 800b9ce:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800b9d0:	80ca      	strh	r2, [r1, #6]
 800b9d2:	623b      	str	r3, [r7, #32]
 800b9d4:	002c      	movs	r4, r5
 800b9d6:	2118      	movs	r1, #24
 800b9d8:	2048      	movs	r0, #72	; 0x48
 800b9da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b9dc:	1809      	adds	r1, r1, r0
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	19c9      	adds	r1, r1, r7
 800b9e2:	781a      	ldrb	r2, [r3, #0]
 800b9e4:	5c8a      	ldrb	r2, [r1, r2]
 800b9e6:	2a00      	cmp	r2, #0
 800b9e8:	d101      	bne.n	800b9ee <__ssvfscanf_r+0x962>
 800b9ea:	633d      	str	r5, [r7, #48]	; 0x30
 800b9ec:	e031      	b.n	800ba52 <__ssvfscanf_r+0x9c6>
 800b9ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b9f0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b9f2:	6852      	ldr	r2, [r2, #4]
 800b9f4:	3a01      	subs	r2, #1
 800b9f6:	604a      	str	r2, [r1, #4]
 800b9f8:	1c5a      	adds	r2, r3, #1
 800b9fa:	600a      	str	r2, [r1, #0]
 800b9fc:	781b      	ldrb	r3, [r3, #0]
 800b9fe:	1c6a      	adds	r2, r5, #1
 800ba00:	633a      	str	r2, [r7, #48]	; 0x30
 800ba02:	702b      	strb	r3, [r5, #0]
 800ba04:	2e00      	cmp	r6, #0
 800ba06:	d010      	beq.n	800ba2a <__ssvfscanf_r+0x99e>
 800ba08:	6a3b      	ldr	r3, [r7, #32]
 800ba0a:	1b15      	subs	r5, r2, r4
 800ba0c:	429d      	cmp	r5, r3
 800ba0e:	d30c      	bcc.n	800ba2a <__ssvfscanf_r+0x99e>
 800ba10:	005b      	lsls	r3, r3, #1
 800ba12:	0020      	movs	r0, r4
 800ba14:	0019      	movs	r1, r3
 800ba16:	623b      	str	r3, [r7, #32]
 800ba18:	f001 fe32 	bl	800d680 <realloc>
 800ba1c:	1e04      	subs	r4, r0, #0
 800ba1e:	d101      	bne.n	800ba24 <__ssvfscanf_r+0x998>
 800ba20:	f7ff fc0a 	bl	800b238 <__ssvfscanf_r+0x1ac>
 800ba24:	1943      	adds	r3, r0, r5
 800ba26:	633b      	str	r3, [r7, #48]	; 0x30
 800ba28:	6030      	str	r0, [r6, #0]
 800ba2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba2c:	3b01      	subs	r3, #1
 800ba2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d00e      	beq.n	800ba52 <__ssvfscanf_r+0x9c6>
 800ba34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ba36:	685b      	ldr	r3, [r3, #4]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	dc2a      	bgt.n	800ba92 <__ssvfscanf_r+0xa06>
 800ba3c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ba3e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ba40:	f002 fab8 	bl	800dfb4 <__ssrefill_r>
 800ba44:	2800      	cmp	r0, #0
 800ba46:	d024      	beq.n	800ba92 <__ssvfscanf_r+0xa06>
 800ba48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba4a:	42a3      	cmp	r3, r4
 800ba4c:	d101      	bne.n	800ba52 <__ssvfscanf_r+0x9c6>
 800ba4e:	f7ff fbec 	bl	800b22a <__ssvfscanf_r+0x19e>
 800ba52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba54:	1b1d      	subs	r5, r3, r4
 800ba56:	42a3      	cmp	r3, r4
 800ba58:	d101      	bne.n	800ba5e <__ssvfscanf_r+0x9d2>
 800ba5a:	f7ff fc14 	bl	800b286 <__ssvfscanf_r+0x1fa>
 800ba5e:	2300      	movs	r3, #0
 800ba60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba62:	7013      	strb	r3, [r2, #0]
 800ba64:	429e      	cmp	r6, r3
 800ba66:	d009      	beq.n	800ba7c <__ssvfscanf_r+0x9f0>
 800ba68:	6a3b      	ldr	r3, [r7, #32]
 800ba6a:	1c69      	adds	r1, r5, #1
 800ba6c:	428b      	cmp	r3, r1
 800ba6e:	d905      	bls.n	800ba7c <__ssvfscanf_r+0x9f0>
 800ba70:	6830      	ldr	r0, [r6, #0]
 800ba72:	f001 fe05 	bl	800d680 <realloc>
 800ba76:	2800      	cmp	r0, #0
 800ba78:	d000      	beq.n	800ba7c <__ssvfscanf_r+0x9f0>
 800ba7a:	6030      	str	r0, [r6, #0]
 800ba7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba7e:	3301      	adds	r3, #1
 800ba80:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ba82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba84:	195b      	adds	r3, r3, r5
 800ba86:	63bb      	str	r3, [r7, #56]	; 0x38
 800ba88:	69fb      	ldr	r3, [r7, #28]
 800ba8a:	e477      	b.n	800b37c <__ssvfscanf_r+0x2f0>
 800ba8c:	0016      	movs	r6, r2
 800ba8e:	623a      	str	r2, [r7, #32]
 800ba90:	e7a0      	b.n	800b9d4 <__ssvfscanf_r+0x948>
 800ba92:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800ba94:	e79f      	b.n	800b9d6 <__ssvfscanf_r+0x94a>
 800ba96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d101      	bne.n	800baa0 <__ssvfscanf_r+0xa14>
 800ba9c:	3b01      	subs	r3, #1
 800ba9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800baa0:	2210      	movs	r2, #16
 800baa2:	2301      	movs	r3, #1
 800baa4:	0034      	movs	r4, r6
 800baa6:	4032      	ands	r2, r6
 800baa8:	401c      	ands	r4, r3
 800baaa:	61fa      	str	r2, [r7, #28]
 800baac:	421e      	tst	r6, r3
 800baae:	d100      	bne.n	800bab2 <__ssvfscanf_r+0xa26>
 800bab0:	e102      	b.n	800bcb8 <__ssvfscanf_r+0xc2c>
 800bab2:	2a00      	cmp	r2, #0
 800bab4:	d000      	beq.n	800bab8 <__ssvfscanf_r+0xa2c>
 800bab6:	e09f      	b.n	800bbf8 <__ssvfscanf_r+0xb6c>
 800bab8:	2080      	movs	r0, #128	; 0x80
 800baba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800babc:	cb10      	ldmia	r3!, {r4}
 800babe:	60fb      	str	r3, [r7, #12]
 800bac0:	4206      	tst	r6, r0
 800bac2:	d100      	bne.n	800bac6 <__ssvfscanf_r+0xa3a>
 800bac4:	e0a1      	b.n	800bc0a <__ssvfscanf_r+0xb7e>
 800bac6:	2c00      	cmp	r4, #0
 800bac8:	d100      	bne.n	800bacc <__ssvfscanf_r+0xa40>
 800baca:	e4aa      	b.n	800b422 <__ssvfscanf_r+0x396>
 800bacc:	f7fb fc10 	bl	80072f0 <malloc>
 800bad0:	6338      	str	r0, [r7, #48]	; 0x30
 800bad2:	2800      	cmp	r0, #0
 800bad4:	d100      	bne.n	800bad8 <__ssvfscanf_r+0xa4c>
 800bad6:	e4a1      	b.n	800b41c <__ssvfscanf_r+0x390>
 800bad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bada:	6023      	str	r3, [r4, #0]
 800badc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bade:	88de      	ldrh	r6, [r3, #6]
 800bae0:	889d      	ldrh	r5, [r3, #4]
 800bae2:	42ae      	cmp	r6, r5
 800bae4:	d310      	bcc.n	800bb08 <__ssvfscanf_r+0xa7c>
 800bae6:	4b72      	ldr	r3, [pc, #456]	; (800bcb0 <__ssvfscanf_r+0xc24>)
 800bae8:	429d      	cmp	r5, r3
 800baea:	d900      	bls.n	800baee <__ssvfscanf_r+0xa62>
 800baec:	e496      	b.n	800b41c <__ssvfscanf_r+0x390>
 800baee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800baf0:	3508      	adds	r5, #8
 800baf2:	b2ad      	uxth	r5, r5
 800baf4:	6818      	ldr	r0, [r3, #0]
 800baf6:	00a9      	lsls	r1, r5, #2
 800baf8:	f001 fdc2 	bl	800d680 <realloc>
 800bafc:	2800      	cmp	r0, #0
 800bafe:	d100      	bne.n	800bb02 <__ssvfscanf_r+0xa76>
 800bb00:	e48c      	b.n	800b41c <__ssvfscanf_r+0x390>
 800bb02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb04:	6018      	str	r0, [r3, #0]
 800bb06:	809d      	strh	r5, [r3, #4]
 800bb08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb0a:	1c72      	adds	r2, r6, #1
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	00b6      	lsls	r6, r6, #2
 800bb10:	50f4      	str	r4, [r6, r3]
 800bb12:	2320      	movs	r3, #32
 800bb14:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bb16:	0025      	movs	r5, r4
 800bb18:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800bb1a:	80ca      	strh	r2, [r1, #6]
 800bb1c:	613b      	str	r3, [r7, #16]
 800bb1e:	2300      	movs	r3, #0
 800bb20:	623b      	str	r3, [r7, #32]
 800bb22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bb24:	4a63      	ldr	r2, [pc, #396]	; (800bcb4 <__ssvfscanf_r+0xc28>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	781b      	ldrb	r3, [r3, #0]
 800bb2a:	5cd3      	ldrb	r3, [r2, r3]
 800bb2c:	2208      	movs	r2, #8
 800bb2e:	4213      	tst	r3, r2
 800bb30:	d149      	bne.n	800bbc6 <__ssvfscanf_r+0xb3a>
 800bb32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d046      	beq.n	800bbc6 <__ssvfscanf_r+0xb3a>
 800bb38:	f7fc feb2 	bl	80088a0 <__locale_mb_cur_max>
 800bb3c:	6a3b      	ldr	r3, [r7, #32]
 800bb3e:	4298      	cmp	r0, r3
 800bb40:	d101      	bne.n	800bb46 <__ssvfscanf_r+0xaba>
 800bb42:	f7ff fb72 	bl	800b22a <__ssvfscanf_r+0x19e>
 800bb46:	6a3a      	ldr	r2, [r7, #32]
 800bb48:	2048      	movs	r0, #72	; 0x48
 800bb4a:	1c56      	adds	r6, r2, #1
 800bb4c:	228c      	movs	r2, #140	; 0x8c
 800bb4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bb50:	0052      	lsls	r2, r2, #1
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	1812      	adds	r2, r2, r0
 800bb56:	7819      	ldrb	r1, [r3, #0]
 800bb58:	6a38      	ldr	r0, [r7, #32]
 800bb5a:	19d2      	adds	r2, r2, r7
 800bb5c:	5411      	strb	r1, [r2, r0]
 800bb5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bb60:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bb62:	6852      	ldr	r2, [r2, #4]
 800bb64:	3301      	adds	r3, #1
 800bb66:	600b      	str	r3, [r1, #0]
 800bb68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb6a:	3a01      	subs	r2, #1
 800bb6c:	604a      	str	r2, [r1, #4]
 800bb6e:	2b03      	cmp	r3, #3
 800bb70:	d102      	bne.n	800bb78 <__ssvfscanf_r+0xaec>
 800bb72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bb74:	2b04      	cmp	r3, #4
 800bb76:	d007      	beq.n	800bb88 <__ssvfscanf_r+0xafc>
 800bb78:	2048      	movs	r0, #72	; 0x48
 800bb7a:	2310      	movs	r3, #16
 800bb7c:	181b      	adds	r3, r3, r0
 800bb7e:	2208      	movs	r2, #8
 800bb80:	2100      	movs	r1, #0
 800bb82:	19d8      	adds	r0, r3, r7
 800bb84:	f7fc fe48 	bl	8008818 <memset>
 800bb88:	2148      	movs	r1, #72	; 0x48
 800bb8a:	2310      	movs	r3, #16
 800bb8c:	228c      	movs	r2, #140	; 0x8c
 800bb8e:	185b      	adds	r3, r3, r1
 800bb90:	0052      	lsls	r2, r2, #1
 800bb92:	19db      	adds	r3, r3, r7
 800bb94:	1852      	adds	r2, r2, r1
 800bb96:	9300      	str	r3, [sp, #0]
 800bb98:	0021      	movs	r1, r4
 800bb9a:	0033      	movs	r3, r6
 800bb9c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bb9e:	19d2      	adds	r2, r2, r7
 800bba0:	f002 f908 	bl	800ddb4 <_mbrtowc_r>
 800bba4:	0003      	movs	r3, r0
 800bba6:	62b8      	str	r0, [r7, #40]	; 0x28
 800bba8:	3301      	adds	r3, #1
 800bbaa:	d101      	bne.n	800bbb0 <__ssvfscanf_r+0xb24>
 800bbac:	f7ff fb3d 	bl	800b22a <__ssvfscanf_r+0x19e>
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	d12f      	bne.n	800bc14 <__ssvfscanf_r+0xb88>
 800bbb4:	6020      	str	r0, [r4, #0]
 800bbb6:	6820      	ldr	r0, [r4, #0]
 800bbb8:	f002 f91a 	bl	800ddf0 <iswspace>
 800bbbc:	6238      	str	r0, [r7, #32]
 800bbbe:	2800      	cmp	r0, #0
 800bbc0:	d04a      	beq.n	800bc58 <__ssvfscanf_r+0xbcc>
 800bbc2:	2e00      	cmp	r6, #0
 800bbc4:	d13c      	bne.n	800bc40 <__ssvfscanf_r+0xbb4>
 800bbc6:	69fb      	ldr	r3, [r7, #28]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d000      	beq.n	800bbce <__ssvfscanf_r+0xb42>
 800bbcc:	e640      	b.n	800b850 <__ssvfscanf_r+0x7c4>
 800bbce:	6023      	str	r3, [r4, #0]
 800bbd0:	2d00      	cmp	r5, #0
 800bbd2:	d100      	bne.n	800bbd6 <__ssvfscanf_r+0xb4a>
 800bbd4:	e639      	b.n	800b84a <__ssvfscanf_r+0x7be>
 800bbd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd8:	693a      	ldr	r2, [r7, #16]
 800bbda:	1ae4      	subs	r4, r4, r3
 800bbdc:	10a3      	asrs	r3, r4, #2
 800bbde:	3301      	adds	r3, #1
 800bbe0:	429a      	cmp	r2, r3
 800bbe2:	d800      	bhi.n	800bbe6 <__ssvfscanf_r+0xb5a>
 800bbe4:	e631      	b.n	800b84a <__ssvfscanf_r+0x7be>
 800bbe6:	6828      	ldr	r0, [r5, #0]
 800bbe8:	1d21      	adds	r1, r4, #4
 800bbea:	f001 fd49 	bl	800d680 <realloc>
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	d100      	bne.n	800bbf4 <__ssvfscanf_r+0xb68>
 800bbf2:	e62a      	b.n	800b84a <__ssvfscanf_r+0x7be>
 800bbf4:	6028      	str	r0, [r5, #0]
 800bbf6:	e628      	b.n	800b84a <__ssvfscanf_r+0x7be>
 800bbf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbfa:	60fb      	str	r3, [r7, #12]
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	001d      	movs	r5, r3
 800bc00:	613b      	str	r3, [r7, #16]
 800bc02:	633b      	str	r3, [r7, #48]	; 0x30
 800bc04:	334c      	adds	r3, #76	; 0x4c
 800bc06:	18fc      	adds	r4, r7, r3
 800bc08:	e789      	b.n	800bb1e <__ssvfscanf_r+0xa92>
 800bc0a:	69fb      	ldr	r3, [r7, #28]
 800bc0c:	001d      	movs	r5, r3
 800bc0e:	613b      	str	r3, [r7, #16]
 800bc10:	633b      	str	r3, [r7, #48]	; 0x30
 800bc12:	e784      	b.n	800bb1e <__ssvfscanf_r+0xa92>
 800bc14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc16:	623e      	str	r6, [r7, #32]
 800bc18:	3302      	adds	r3, #2
 800bc1a:	d1cc      	bne.n	800bbb6 <__ssvfscanf_r+0xb2a>
 800bc1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	dd00      	ble.n	800bc26 <__ssvfscanf_r+0xb9a>
 800bc24:	e77d      	b.n	800bb22 <__ssvfscanf_r+0xa96>
 800bc26:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bc28:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bc2a:	f002 f9c3 	bl	800dfb4 <__ssrefill_r>
 800bc2e:	2800      	cmp	r0, #0
 800bc30:	d100      	bne.n	800bc34 <__ssvfscanf_r+0xba8>
 800bc32:	e776      	b.n	800bb22 <__ssvfscanf_r+0xa96>
 800bc34:	6a3b      	ldr	r3, [r7, #32]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d001      	beq.n	800bc3e <__ssvfscanf_r+0xbb2>
 800bc3a:	f7ff faf6 	bl	800b22a <__ssvfscanf_r+0x19e>
 800bc3e:	e7c2      	b.n	800bbc6 <__ssvfscanf_r+0xb3a>
 800bc40:	238c      	movs	r3, #140	; 0x8c
 800bc42:	2248      	movs	r2, #72	; 0x48
 800bc44:	005b      	lsls	r3, r3, #1
 800bc46:	189b      	adds	r3, r3, r2
 800bc48:	3e01      	subs	r6, #1
 800bc4a:	19db      	adds	r3, r3, r7
 800bc4c:	5cf1      	ldrb	r1, [r6, r3]
 800bc4e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bc50:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bc52:	f002 f973 	bl	800df3c <_sungetc_r>
 800bc56:	e7b4      	b.n	800bbc2 <__ssvfscanf_r+0xb36>
 800bc58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc5a:	199b      	adds	r3, r3, r6
 800bc5c:	63bb      	str	r3, [r7, #56]	; 0x38
 800bc5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc60:	2b03      	cmp	r3, #3
 800bc62:	d102      	bne.n	800bc6a <__ssvfscanf_r+0xbde>
 800bc64:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bc66:	2b04      	cmp	r3, #4
 800bc68:	d002      	beq.n	800bc70 <__ssvfscanf_r+0xbe4>
 800bc6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc6c:	3b01      	subs	r3, #1
 800bc6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc70:	69fb      	ldr	r3, [r7, #28]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d1d2      	bne.n	800bc1c <__ssvfscanf_r+0xb90>
 800bc76:	3404      	adds	r4, #4
 800bc78:	2d00      	cmp	r5, #0
 800bc7a:	d016      	beq.n	800bcaa <__ssvfscanf_r+0xc1e>
 800bc7c:	69fa      	ldr	r2, [r7, #28]
 800bc7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc80:	623a      	str	r2, [r7, #32]
 800bc82:	693a      	ldr	r2, [r7, #16]
 800bc84:	1ae6      	subs	r6, r4, r3
 800bc86:	10b3      	asrs	r3, r6, #2
 800bc88:	4293      	cmp	r3, r2
 800bc8a:	d3c7      	bcc.n	800bc1c <__ssvfscanf_r+0xb90>
 800bc8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc8e:	00d1      	lsls	r1, r2, #3
 800bc90:	f001 fcf6 	bl	800d680 <realloc>
 800bc94:	6338      	str	r0, [r7, #48]	; 0x30
 800bc96:	2800      	cmp	r0, #0
 800bc98:	d101      	bne.n	800bc9e <__ssvfscanf_r+0xc12>
 800bc9a:	f7ff fbbf 	bl	800b41c <__ssvfscanf_r+0x390>
 800bc9e:	693b      	ldr	r3, [r7, #16]
 800bca0:	1984      	adds	r4, r0, r6
 800bca2:	005b      	lsls	r3, r3, #1
 800bca4:	6028      	str	r0, [r5, #0]
 800bca6:	613b      	str	r3, [r7, #16]
 800bca8:	e7b8      	b.n	800bc1c <__ssvfscanf_r+0xb90>
 800bcaa:	623d      	str	r5, [r7, #32]
 800bcac:	e7b6      	b.n	800bc1c <__ssvfscanf_r+0xb90>
 800bcae:	46c0      	nop			; (mov r8, r8)
 800bcb0:	0000fff6 	.word	0x0000fff6
 800bcb4:	0800f4f9 	.word	0x0800f4f9
 800bcb8:	69fb      	ldr	r3, [r7, #28]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d01c      	beq.n	800bcf8 <__ssvfscanf_r+0xc6c>
 800bcbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bcc0:	49bf      	ldr	r1, [pc, #764]	; (800bfc0 <__ssvfscanf_r+0xf34>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	781a      	ldrb	r2, [r3, #0]
 800bcc6:	5c8a      	ldrb	r2, [r1, r2]
 800bcc8:	2108      	movs	r1, #8
 800bcca:	420a      	tst	r2, r1
 800bccc:	d000      	beq.n	800bcd0 <__ssvfscanf_r+0xc44>
 800bcce:	e4a1      	b.n	800b614 <__ssvfscanf_r+0x588>
 800bcd0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bcd2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bcd4:	6852      	ldr	r2, [r2, #4]
 800bcd6:	3301      	adds	r3, #1
 800bcd8:	600b      	str	r3, [r1, #0]
 800bcda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bcdc:	3a01      	subs	r2, #1
 800bcde:	3401      	adds	r4, #1
 800bce0:	604a      	str	r2, [r1, #4]
 800bce2:	429c      	cmp	r4, r3
 800bce4:	d100      	bne.n	800bce8 <__ssvfscanf_r+0xc5c>
 800bce6:	e495      	b.n	800b614 <__ssvfscanf_r+0x588>
 800bce8:	2a00      	cmp	r2, #0
 800bcea:	dce8      	bgt.n	800bcbe <__ssvfscanf_r+0xc32>
 800bcec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bcee:	f002 f961 	bl	800dfb4 <__ssrefill_r>
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	d0e3      	beq.n	800bcbe <__ssvfscanf_r+0xc32>
 800bcf6:	e48d      	b.n	800b614 <__ssvfscanf_r+0x588>
 800bcf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcfa:	0032      	movs	r2, r6
 800bcfc:	cb10      	ldmia	r3!, {r4}
 800bcfe:	61fb      	str	r3, [r7, #28]
 800bd00:	2380      	movs	r3, #128	; 0x80
 800bd02:	401a      	ands	r2, r3
 800bd04:	421e      	tst	r6, r3
 800bd06:	d039      	beq.n	800bd7c <__ssvfscanf_r+0xcf0>
 800bd08:	2c00      	cmp	r4, #0
 800bd0a:	d101      	bne.n	800bd10 <__ssvfscanf_r+0xc84>
 800bd0c:	f7ff fabb 	bl	800b286 <__ssvfscanf_r+0x1fa>
 800bd10:	2020      	movs	r0, #32
 800bd12:	f7fb faed 	bl	80072f0 <malloc>
 800bd16:	6338      	str	r0, [r7, #48]	; 0x30
 800bd18:	2800      	cmp	r0, #0
 800bd1a:	d101      	bne.n	800bd20 <__ssvfscanf_r+0xc94>
 800bd1c:	f7ff fa8c 	bl	800b238 <__ssvfscanf_r+0x1ac>
 800bd20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd22:	6020      	str	r0, [r4, #0]
 800bd24:	88de      	ldrh	r6, [r3, #6]
 800bd26:	889d      	ldrh	r5, [r3, #4]
 800bd28:	6818      	ldr	r0, [r3, #0]
 800bd2a:	42ae      	cmp	r6, r5
 800bd2c:	d310      	bcc.n	800bd50 <__ssvfscanf_r+0xcc4>
 800bd2e:	4ba5      	ldr	r3, [pc, #660]	; (800bfc4 <__ssvfscanf_r+0xf38>)
 800bd30:	429d      	cmp	r5, r3
 800bd32:	d901      	bls.n	800bd38 <__ssvfscanf_r+0xcac>
 800bd34:	f7ff fb7b 	bl	800b42e <__ssvfscanf_r+0x3a2>
 800bd38:	3508      	adds	r5, #8
 800bd3a:	b2ad      	uxth	r5, r5
 800bd3c:	00a9      	lsls	r1, r5, #2
 800bd3e:	f001 fc9f 	bl	800d680 <realloc>
 800bd42:	2800      	cmp	r0, #0
 800bd44:	d101      	bne.n	800bd4a <__ssvfscanf_r+0xcbe>
 800bd46:	f7ff fb72 	bl	800b42e <__ssvfscanf_r+0x3a2>
 800bd4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd4c:	6018      	str	r0, [r3, #0]
 800bd4e:	809d      	strh	r5, [r3, #4]
 800bd50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd52:	1c72      	adds	r2, r6, #1
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	00b6      	lsls	r6, r6, #2
 800bd58:	50f4      	str	r4, [r6, r3]
 800bd5a:	2320      	movs	r3, #32
 800bd5c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bd5e:	0026      	movs	r6, r4
 800bd60:	80ca      	strh	r2, [r1, #6]
 800bd62:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800bd64:	633b      	str	r3, [r7, #48]	; 0x30
 800bd66:	0025      	movs	r5, r4
 800bd68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bd6a:	4995      	ldr	r1, [pc, #596]	; (800bfc0 <__ssvfscanf_r+0xf34>)
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	781a      	ldrb	r2, [r3, #0]
 800bd70:	5c8a      	ldrb	r2, [r1, r2]
 800bd72:	2108      	movs	r1, #8
 800bd74:	420a      	tst	r2, r1
 800bd76:	d004      	beq.n	800bd82 <__ssvfscanf_r+0xcf6>
 800bd78:	623c      	str	r4, [r7, #32]
 800bd7a:	e031      	b.n	800bde0 <__ssvfscanf_r+0xd54>
 800bd7c:	0016      	movs	r6, r2
 800bd7e:	633a      	str	r2, [r7, #48]	; 0x30
 800bd80:	e7f1      	b.n	800bd66 <__ssvfscanf_r+0xcda>
 800bd82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bd84:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bd86:	6852      	ldr	r2, [r2, #4]
 800bd88:	3a01      	subs	r2, #1
 800bd8a:	604a      	str	r2, [r1, #4]
 800bd8c:	1c5a      	adds	r2, r3, #1
 800bd8e:	600a      	str	r2, [r1, #0]
 800bd90:	781b      	ldrb	r3, [r3, #0]
 800bd92:	1c62      	adds	r2, r4, #1
 800bd94:	623a      	str	r2, [r7, #32]
 800bd96:	7023      	strb	r3, [r4, #0]
 800bd98:	2e00      	cmp	r6, #0
 800bd9a:	d010      	beq.n	800bdbe <__ssvfscanf_r+0xd32>
 800bd9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd9e:	1b54      	subs	r4, r2, r5
 800bda0:	429c      	cmp	r4, r3
 800bda2:	d30c      	bcc.n	800bdbe <__ssvfscanf_r+0xd32>
 800bda4:	005b      	lsls	r3, r3, #1
 800bda6:	0028      	movs	r0, r5
 800bda8:	0019      	movs	r1, r3
 800bdaa:	633b      	str	r3, [r7, #48]	; 0x30
 800bdac:	f001 fc68 	bl	800d680 <realloc>
 800bdb0:	1e05      	subs	r5, r0, #0
 800bdb2:	d101      	bne.n	800bdb8 <__ssvfscanf_r+0xd2c>
 800bdb4:	f7ff fa40 	bl	800b238 <__ssvfscanf_r+0x1ac>
 800bdb8:	1903      	adds	r3, r0, r4
 800bdba:	623b      	str	r3, [r7, #32]
 800bdbc:	6030      	str	r0, [r6, #0]
 800bdbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdc0:	3b01      	subs	r3, #1
 800bdc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d00b      	beq.n	800bde0 <__ssvfscanf_r+0xd54>
 800bdc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bdca:	685b      	ldr	r3, [r3, #4]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	dd01      	ble.n	800bdd4 <__ssvfscanf_r+0xd48>
 800bdd0:	6a3c      	ldr	r4, [r7, #32]
 800bdd2:	e7c9      	b.n	800bd68 <__ssvfscanf_r+0xcdc>
 800bdd4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bdd6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bdd8:	f002 f8ec 	bl	800dfb4 <__ssrefill_r>
 800bddc:	2800      	cmp	r0, #0
 800bdde:	d0f7      	beq.n	800bdd0 <__ssvfscanf_r+0xd44>
 800bde0:	2300      	movs	r3, #0
 800bde2:	6a3a      	ldr	r2, [r7, #32]
 800bde4:	7013      	strb	r3, [r2, #0]
 800bde6:	1b55      	subs	r5, r2, r5
 800bde8:	2e00      	cmp	r6, #0
 800bdea:	d009      	beq.n	800be00 <__ssvfscanf_r+0xd74>
 800bdec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdee:	1c69      	adds	r1, r5, #1
 800bdf0:	428b      	cmp	r3, r1
 800bdf2:	d905      	bls.n	800be00 <__ssvfscanf_r+0xd74>
 800bdf4:	6830      	ldr	r0, [r6, #0]
 800bdf6:	f001 fc43 	bl	800d680 <realloc>
 800bdfa:	2800      	cmp	r0, #0
 800bdfc:	d000      	beq.n	800be00 <__ssvfscanf_r+0xd74>
 800bdfe:	6030      	str	r0, [r6, #0]
 800be00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be02:	195b      	adds	r3, r3, r5
 800be04:	63bb      	str	r3, [r7, #56]	; 0x38
 800be06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be08:	3301      	adds	r3, #1
 800be0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800be0c:	e63c      	b.n	800ba88 <__ssvfscanf_r+0x9fc>
 800be0e:	22ae      	movs	r2, #174	; 0xae
 800be10:	2100      	movs	r1, #0
 800be12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be14:	0052      	lsls	r2, r2, #1
 800be16:	3b01      	subs	r3, #1
 800be18:	6239      	str	r1, [r7, #32]
 800be1a:	4293      	cmp	r3, r2
 800be1c:	d906      	bls.n	800be2c <__ssvfscanf_r+0xda0>
 800be1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be20:	3b5e      	subs	r3, #94	; 0x5e
 800be22:	3bff      	subs	r3, #255	; 0xff
 800be24:	623b      	str	r3, [r7, #32]
 800be26:	235e      	movs	r3, #94	; 0x5e
 800be28:	33ff      	adds	r3, #255	; 0xff
 800be2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be2c:	24d8      	movs	r4, #216	; 0xd8
 800be2e:	2300      	movs	r3, #0
 800be30:	2248      	movs	r2, #72	; 0x48
 800be32:	0124      	lsls	r4, r4, #4
 800be34:	4334      	orrs	r4, r6
 800be36:	2680      	movs	r6, #128	; 0x80
 800be38:	61fb      	str	r3, [r7, #28]
 800be3a:	3319      	adds	r3, #25
 800be3c:	33ff      	adds	r3, #255	; 0xff
 800be3e:	189b      	adds	r3, r3, r2
 800be40:	19dd      	adds	r5, r3, r7
 800be42:	00b6      	lsls	r6, r6, #2
 800be44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be46:	681a      	ldr	r2, [r3, #0]
 800be48:	7813      	ldrb	r3, [r2, #0]
 800be4a:	2b39      	cmp	r3, #57	; 0x39
 800be4c:	d80f      	bhi.n	800be6e <__ssvfscanf_r+0xde2>
 800be4e:	2b2a      	cmp	r3, #42	; 0x2a
 800be50:	d91b      	bls.n	800be8a <__ssvfscanf_r+0xdfe>
 800be52:	0018      	movs	r0, r3
 800be54:	382b      	subs	r0, #43	; 0x2b
 800be56:	280e      	cmp	r0, #14
 800be58:	d817      	bhi.n	800be8a <__ssvfscanf_r+0xdfe>
 800be5a:	f7f4 f95b 	bl	8000114 <__gnu_thumb1_case_uqi>
 800be5e:	168f      	.short	0x168f
 800be60:	5416168f 	.word	0x5416168f
 800be64:	80808080 	.word	0x80808080
 800be68:	87808080 	.word	0x87808080
 800be6c:	87          	.byte	0x87
 800be6d:	00          	.byte	0x00
 800be6e:	2b66      	cmp	r3, #102	; 0x66
 800be70:	d83a      	bhi.n	800bee8 <__ssvfscanf_r+0xe5c>
 800be72:	2b60      	cmp	r3, #96	; 0x60
 800be74:	d803      	bhi.n	800be7e <__ssvfscanf_r+0xdf2>
 800be76:	2b46      	cmp	r3, #70	; 0x46
 800be78:	d805      	bhi.n	800be86 <__ssvfscanf_r+0xdfa>
 800be7a:	2b40      	cmp	r3, #64	; 0x40
 800be7c:	d905      	bls.n	800be8a <__ssvfscanf_r+0xdfe>
 800be7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800be80:	290a      	cmp	r1, #10
 800be82:	dc71      	bgt.n	800bf68 <__ssvfscanf_r+0xedc>
 800be84:	e001      	b.n	800be8a <__ssvfscanf_r+0xdfe>
 800be86:	2b58      	cmp	r3, #88	; 0x58
 800be88:	d030      	beq.n	800beec <__ssvfscanf_r+0xe60>
 800be8a:	05e3      	lsls	r3, r4, #23
 800be8c:	d515      	bpl.n	800beba <__ssvfscanf_r+0xe2e>
 800be8e:	238c      	movs	r3, #140	; 0x8c
 800be90:	2248      	movs	r2, #72	; 0x48
 800be92:	005b      	lsls	r3, r3, #1
 800be94:	189b      	adds	r3, r3, r2
 800be96:	19db      	adds	r3, r3, r7
 800be98:	429d      	cmp	r5, r3
 800be9a:	d905      	bls.n	800bea8 <__ssvfscanf_r+0xe1c>
 800be9c:	3d01      	subs	r5, #1
 800be9e:	7829      	ldrb	r1, [r5, #0]
 800bea0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bea2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bea4:	f002 f84a 	bl	800df3c <_sungetc_r>
 800bea8:	238c      	movs	r3, #140	; 0x8c
 800beaa:	2248      	movs	r2, #72	; 0x48
 800beac:	005b      	lsls	r3, r3, #1
 800beae:	189b      	adds	r3, r3, r2
 800beb0:	19db      	adds	r3, r3, r7
 800beb2:	429d      	cmp	r5, r3
 800beb4:	d101      	bne.n	800beba <__ssvfscanf_r+0xe2e>
 800beb6:	f7ff f9e6 	bl	800b286 <__ssvfscanf_r+0x1fa>
 800beba:	2310      	movs	r3, #16
 800bebc:	0022      	movs	r2, r4
 800bebe:	401a      	ands	r2, r3
 800bec0:	421c      	tst	r4, r3
 800bec2:	d171      	bne.n	800bfa8 <__ssvfscanf_r+0xf1c>
 800bec4:	218c      	movs	r1, #140	; 0x8c
 800bec6:	2048      	movs	r0, #72	; 0x48
 800bec8:	0049      	lsls	r1, r1, #1
 800beca:	1809      	adds	r1, r1, r0
 800becc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bece:	697e      	ldr	r6, [r7, #20]
 800bed0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bed2:	19c9      	adds	r1, r1, r7
 800bed4:	702a      	strb	r2, [r5, #0]
 800bed6:	47b0      	blx	r6
 800bed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beda:	1d1e      	adds	r6, r3, #4
 800bedc:	06a3      	lsls	r3, r4, #26
 800bede:	d559      	bpl.n	800bf94 <__ssvfscanf_r+0xf08>
 800bee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	6018      	str	r0, [r3, #0]
 800bee6:	e05b      	b.n	800bfa0 <__ssvfscanf_r+0xf14>
 800bee8:	2b78      	cmp	r3, #120	; 0x78
 800beea:	d1ce      	bne.n	800be8a <__ssvfscanf_r+0xdfe>
 800beec:	21c0      	movs	r1, #192	; 0xc0
 800beee:	00c9      	lsls	r1, r1, #3
 800bef0:	4021      	ands	r1, r4
 800bef2:	42b1      	cmp	r1, r6
 800bef4:	d1c9      	bne.n	800be8a <__ssvfscanf_r+0xdfe>
 800bef6:	4934      	ldr	r1, [pc, #208]	; (800bfc8 <__ssvfscanf_r+0xf3c>)
 800bef8:	4021      	ands	r1, r4
 800befa:	24a0      	movs	r4, #160	; 0xa0
 800befc:	00e4      	lsls	r4, r4, #3
 800befe:	430c      	orrs	r4, r1
 800bf00:	2110      	movs	r1, #16
 800bf02:	6279      	str	r1, [r7, #36]	; 0x24
 800bf04:	e00b      	b.n	800bf1e <__ssvfscanf_r+0xe92>
 800bf06:	0521      	lsls	r1, r4, #20
 800bf08:	d509      	bpl.n	800bf1e <__ssvfscanf_r+0xe92>
 800bf0a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bf0c:	2900      	cmp	r1, #0
 800bf0e:	d102      	bne.n	800bf16 <__ssvfscanf_r+0xe8a>
 800bf10:	3108      	adds	r1, #8
 800bf12:	4334      	orrs	r4, r6
 800bf14:	6279      	str	r1, [r7, #36]	; 0x24
 800bf16:	0561      	lsls	r1, r4, #21
 800bf18:	d504      	bpl.n	800bf24 <__ssvfscanf_r+0xe98>
 800bf1a:	492c      	ldr	r1, [pc, #176]	; (800bfcc <__ssvfscanf_r+0xf40>)
 800bf1c:	400c      	ands	r4, r1
 800bf1e:	702b      	strb	r3, [r5, #0]
 800bf20:	3501      	adds	r5, #1
 800bf22:	e00c      	b.n	800bf3e <__ssvfscanf_r+0xeb2>
 800bf24:	4b2a      	ldr	r3, [pc, #168]	; (800bfd0 <__ssvfscanf_r+0xf44>)
 800bf26:	401c      	ands	r4, r3
 800bf28:	6a3b      	ldr	r3, [r7, #32]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d004      	beq.n	800bf38 <__ssvfscanf_r+0xeac>
 800bf2e:	3b01      	subs	r3, #1
 800bf30:	623b      	str	r3, [r7, #32]
 800bf32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf34:	3301      	adds	r3, #1
 800bf36:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf38:	69fb      	ldr	r3, [r7, #28]
 800bf3a:	3301      	adds	r3, #1
 800bf3c:	61fb      	str	r3, [r7, #28]
 800bf3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bf40:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bf42:	685b      	ldr	r3, [r3, #4]
 800bf44:	3b01      	subs	r3, #1
 800bf46:	604b      	str	r3, [r1, #4]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	dd1c      	ble.n	800bf86 <__ssvfscanf_r+0xefa>
 800bf4c:	3201      	adds	r2, #1
 800bf4e:	600a      	str	r2, [r1, #0]
 800bf50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf52:	3b01      	subs	r3, #1
 800bf54:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d000      	beq.n	800bf5c <__ssvfscanf_r+0xed0>
 800bf5a:	e773      	b.n	800be44 <__ssvfscanf_r+0xdb8>
 800bf5c:	e795      	b.n	800be8a <__ssvfscanf_r+0xdfe>
 800bf5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bf60:	491c      	ldr	r1, [pc, #112]	; (800bfd4 <__ssvfscanf_r+0xf48>)
 800bf62:	0040      	lsls	r0, r0, #1
 800bf64:	5e41      	ldrsh	r1, [r0, r1]
 800bf66:	6279      	str	r1, [r7, #36]	; 0x24
 800bf68:	491b      	ldr	r1, [pc, #108]	; (800bfd8 <__ssvfscanf_r+0xf4c>)
 800bf6a:	e7d7      	b.n	800bf1c <__ssvfscanf_r+0xe90>
 800bf6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bf6e:	4919      	ldr	r1, [pc, #100]	; (800bfd4 <__ssvfscanf_r+0xf48>)
 800bf70:	0040      	lsls	r0, r0, #1
 800bf72:	5e41      	ldrsh	r1, [r0, r1]
 800bf74:	6279      	str	r1, [r7, #36]	; 0x24
 800bf76:	2908      	cmp	r1, #8
 800bf78:	dcf6      	bgt.n	800bf68 <__ssvfscanf_r+0xedc>
 800bf7a:	e786      	b.n	800be8a <__ssvfscanf_r+0xdfe>
 800bf7c:	2180      	movs	r1, #128	; 0x80
 800bf7e:	420c      	tst	r4, r1
 800bf80:	d083      	beq.n	800be8a <__ssvfscanf_r+0xdfe>
 800bf82:	438c      	bics	r4, r1
 800bf84:	e7cb      	b.n	800bf1e <__ssvfscanf_r+0xe92>
 800bf86:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bf88:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bf8a:	f002 f813 	bl	800dfb4 <__ssrefill_r>
 800bf8e:	2800      	cmp	r0, #0
 800bf90:	d0de      	beq.n	800bf50 <__ssvfscanf_r+0xec4>
 800bf92:	e77a      	b.n	800be8a <__ssvfscanf_r+0xdfe>
 800bf94:	2308      	movs	r3, #8
 800bf96:	421c      	tst	r4, r3
 800bf98:	d020      	beq.n	800bfdc <__ssvfscanf_r+0xf50>
 800bf9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	7018      	strb	r0, [r3, #0]
 800bfa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa2:	633e      	str	r6, [r7, #48]	; 0x30
 800bfa4:	3301      	adds	r3, #1
 800bfa6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bfa8:	238c      	movs	r3, #140	; 0x8c
 800bfaa:	2248      	movs	r2, #72	; 0x48
 800bfac:	005b      	lsls	r3, r3, #1
 800bfae:	189b      	adds	r3, r3, r2
 800bfb0:	19db      	adds	r3, r3, r7
 800bfb2:	1aed      	subs	r5, r5, r3
 800bfb4:	69fb      	ldr	r3, [r7, #28]
 800bfb6:	18ed      	adds	r5, r5, r3
 800bfb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfba:	195b      	adds	r3, r3, r5
 800bfbc:	f7ff f92d 	bl	800b21a <__ssvfscanf_r+0x18e>
 800bfc0:	0800f4f9 	.word	0x0800f4f9
 800bfc4:	0000fff6 	.word	0x0000fff6
 800bfc8:	fffffdff 	.word	0xfffffdff
 800bfcc:	fffffa7f 	.word	0xfffffa7f
 800bfd0:	fffffc7f 	.word	0xfffffc7f
 800bfd4:	0800f826 	.word	0x0800f826
 800bfd8:	fffff47f 	.word	0xfffff47f
 800bfdc:	0763      	lsls	r3, r4, #29
 800bfde:	d503      	bpl.n	800bfe8 <__ssvfscanf_r+0xf5c>
 800bfe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	8018      	strh	r0, [r3, #0]
 800bfe6:	e7db      	b.n	800bfa0 <__ssvfscanf_r+0xf14>
 800bfe8:	2301      	movs	r3, #1
 800bfea:	0022      	movs	r2, r4
 800bfec:	401a      	ands	r2, r3
 800bfee:	421c      	tst	r4, r3
 800bff0:	d000      	beq.n	800bff4 <__ssvfscanf_r+0xf68>
 800bff2:	e775      	b.n	800bee0 <__ssvfscanf_r+0xe54>
 800bff4:	07a4      	lsls	r4, r4, #30
 800bff6:	d400      	bmi.n	800bffa <__ssvfscanf_r+0xf6e>
 800bff8:	e772      	b.n	800bee0 <__ssvfscanf_r+0xe54>
 800bffa:	4ba8      	ldr	r3, [pc, #672]	; (800c29c <__ssvfscanf_r+0x1210>)
 800bffc:	6979      	ldr	r1, [r7, #20]
 800bffe:	4299      	cmp	r1, r3
 800c000:	d10c      	bne.n	800c01c <__ssvfscanf_r+0xf90>
 800c002:	218c      	movs	r1, #140	; 0x8c
 800c004:	2048      	movs	r0, #72	; 0x48
 800c006:	0049      	lsls	r1, r1, #1
 800c008:	1809      	adds	r1, r1, r0
 800c00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c00c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c00e:	19c9      	adds	r1, r1, r7
 800c010:	f001 fecc 	bl	800ddac <_strtoull_r>
 800c014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	c303      	stmia	r3!, {r0, r1}
 800c01a:	e7c1      	b.n	800bfa0 <__ssvfscanf_r+0xf14>
 800c01c:	218c      	movs	r1, #140	; 0x8c
 800c01e:	2048      	movs	r0, #72	; 0x48
 800c020:	0049      	lsls	r1, r1, #1
 800c022:	1809      	adds	r1, r1, r0
 800c024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c026:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c028:	19c9      	adds	r1, r1, r7
 800c02a:	f001 fe0d 	bl	800dc48 <_strtoll_r>
 800c02e:	e7f1      	b.n	800c014 <__ssvfscanf_r+0xf88>
 800c030:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c032:	f000 fb9f 	bl	800c774 <_localeconv_r>
 800c036:	22ae      	movs	r2, #174	; 0xae
 800c038:	2100      	movs	r1, #0
 800c03a:	6803      	ldr	r3, [r0, #0]
 800c03c:	0052      	lsls	r2, r2, #1
 800c03e:	603b      	str	r3, [r7, #0]
 800c040:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c042:	60f9      	str	r1, [r7, #12]
 800c044:	3b01      	subs	r3, #1
 800c046:	4293      	cmp	r3, r2
 800c048:	d906      	bls.n	800c058 <__ssvfscanf_r+0xfcc>
 800c04a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c04c:	3b5e      	subs	r3, #94	; 0x5e
 800c04e:	3bff      	subs	r3, #255	; 0xff
 800c050:	60fb      	str	r3, [r7, #12]
 800c052:	235e      	movs	r3, #94	; 0x5e
 800c054:	33ff      	adds	r3, #255	; 0xff
 800c056:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c058:	23f0      	movs	r3, #240	; 0xf0
 800c05a:	00db      	lsls	r3, r3, #3
 800c05c:	431e      	orrs	r6, r3
 800c05e:	238c      	movs	r3, #140	; 0x8c
 800c060:	2248      	movs	r2, #72	; 0x48
 800c062:	2400      	movs	r4, #0
 800c064:	005b      	lsls	r3, r3, #1
 800c066:	189b      	adds	r3, r3, r2
 800c068:	623c      	str	r4, [r7, #32]
 800c06a:	607c      	str	r4, [r7, #4]
 800c06c:	60bc      	str	r4, [r7, #8]
 800c06e:	61fc      	str	r4, [r7, #28]
 800c070:	613c      	str	r4, [r7, #16]
 800c072:	19dd      	adds	r5, r3, r7
 800c074:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	781a      	ldrb	r2, [r3, #0]
 800c07a:	0010      	movs	r0, r2
 800c07c:	382b      	subs	r0, #43	; 0x2b
 800c07e:	284e      	cmp	r0, #78	; 0x4e
 800c080:	d900      	bls.n	800c084 <__ssvfscanf_r+0xff8>
 800c082:	e133      	b.n	800c2ec <__ssvfscanf_r+0x1260>
 800c084:	f7f4 f850 	bl	8000128 <__gnu_thumb1_case_uhi>
 800c088:	0132009b 	.word	0x0132009b
 800c08c:	0132009b 	.word	0x0132009b
 800c090:	004f0132 	.word	0x004f0132
 800c094:	00720072 	.word	0x00720072
 800c098:	00720072 	.word	0x00720072
 800c09c:	00720072 	.word	0x00720072
 800c0a0:	00720072 	.word	0x00720072
 800c0a4:	01320072 	.word	0x01320072
 800c0a8:	01320132 	.word	0x01320132
 800c0ac:	01320132 	.word	0x01320132
 800c0b0:	01320132 	.word	0x01320132
 800c0b4:	007b00bc 	.word	0x007b00bc
 800c0b8:	007b007b 	.word	0x007b007b
 800c0bc:	00f7012f 	.word	0x00f7012f
 800c0c0:	01320132 	.word	0x01320132
 800c0c4:	013200e3 	.word	0x013200e3
 800c0c8:	01320132 	.word	0x01320132
 800c0cc:	00a00132 	.word	0x00a00132
 800c0d0:	01120132 	.word	0x01120132
 800c0d4:	01320132 	.word	0x01320132
 800c0d8:	01010132 	.word	0x01010132
 800c0dc:	01320132 	.word	0x01320132
 800c0e0:	00820132 	.word	0x00820132
 800c0e4:	01320105 	.word	0x01320105
 800c0e8:	01320132 	.word	0x01320132
 800c0ec:	01320132 	.word	0x01320132
 800c0f0:	01320132 	.word	0x01320132
 800c0f4:	007b00bc 	.word	0x007b00bc
 800c0f8:	007b007b 	.word	0x007b007b
 800c0fc:	00f7012f 	.word	0x00f7012f
 800c100:	01320132 	.word	0x01320132
 800c104:	013200e3 	.word	0x013200e3
 800c108:	01320132 	.word	0x01320132
 800c10c:	00a00132 	.word	0x00a00132
 800c110:	01120132 	.word	0x01120132
 800c114:	01320132 	.word	0x01320132
 800c118:	01010132 	.word	0x01010132
 800c11c:	01320132 	.word	0x01320132
 800c120:	00820132 	.word	0x00820132
 800c124:	0105      	.short	0x0105
 800c126:	05f1      	lsls	r1, r6, #23
 800c128:	d520      	bpl.n	800c16c <__ssvfscanf_r+0x10e0>
 800c12a:	2280      	movs	r2, #128	; 0x80
 800c12c:	4396      	bics	r6, r2
 800c12e:	69fa      	ldr	r2, [r7, #28]
 800c130:	3201      	adds	r2, #1
 800c132:	61fa      	str	r2, [r7, #28]
 800c134:	68fa      	ldr	r2, [r7, #12]
 800c136:	2a00      	cmp	r2, #0
 800c138:	d004      	beq.n	800c144 <__ssvfscanf_r+0x10b8>
 800c13a:	3a01      	subs	r2, #1
 800c13c:	60fa      	str	r2, [r7, #12]
 800c13e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c140:	3201      	adds	r2, #1
 800c142:	63fa      	str	r2, [r7, #60]	; 0x3c
 800c144:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c146:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c148:	3a01      	subs	r2, #1
 800c14a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800c14c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c14e:	3201      	adds	r2, #1
 800c150:	63ba      	str	r2, [r7, #56]	; 0x38
 800c152:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c154:	6852      	ldr	r2, [r2, #4]
 800c156:	3a01      	subs	r2, #1
 800c158:	604a      	str	r2, [r1, #4]
 800c15a:	2a00      	cmp	r2, #0
 800c15c:	dc00      	bgt.n	800c160 <__ssvfscanf_r+0x10d4>
 800c15e:	e0d6      	b.n	800c30e <__ssvfscanf_r+0x1282>
 800c160:	3301      	adds	r3, #1
 800c162:	600b      	str	r3, [r1, #0]
 800c164:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c166:	2b00      	cmp	r3, #0
 800c168:	d184      	bne.n	800c074 <__ssvfscanf_r+0xfe8>
 800c16a:	e057      	b.n	800c21c <__ssvfscanf_r+0x1190>
 800c16c:	6a39      	ldr	r1, [r7, #32]
 800c16e:	1909      	adds	r1, r1, r4
 800c170:	2900      	cmp	r1, #0
 800c172:	d153      	bne.n	800c21c <__ssvfscanf_r+0x1190>
 800c174:	494a      	ldr	r1, [pc, #296]	; (800c2a0 <__ssvfscanf_r+0x1214>)
 800c176:	400e      	ands	r6, r1
 800c178:	702a      	strb	r2, [r5, #0]
 800c17a:	3501      	adds	r5, #1
 800c17c:	e7e2      	b.n	800c144 <__ssvfscanf_r+0x10b8>
 800c17e:	0531      	lsls	r1, r6, #20
 800c180:	d54c      	bpl.n	800c21c <__ssvfscanf_r+0x1190>
 800c182:	6a39      	ldr	r1, [r7, #32]
 800c184:	1909      	adds	r1, r1, r4
 800c186:	2900      	cmp	r1, #0
 800c188:	d040      	beq.n	800c20c <__ssvfscanf_r+0x1180>
 800c18a:	e047      	b.n	800c21c <__ssvfscanf_r+0x1190>
 800c18c:	2198      	movs	r1, #152	; 0x98
 800c18e:	2080      	movs	r0, #128	; 0x80
 800c190:	0109      	lsls	r1, r1, #4
 800c192:	4031      	ands	r1, r6
 800c194:	0040      	lsls	r0, r0, #1
 800c196:	4281      	cmp	r1, r0
 800c198:	d140      	bne.n	800c21c <__ssvfscanf_r+0x1190>
 800c19a:	69f9      	ldr	r1, [r7, #28]
 800c19c:	2901      	cmp	r1, #1
 800c19e:	d13d      	bne.n	800c21c <__ssvfscanf_r+0x1190>
 800c1a0:	2080      	movs	r0, #128	; 0x80
 800c1a2:	4940      	ldr	r1, [pc, #256]	; (800c2a4 <__ssvfscanf_r+0x1218>)
 800c1a4:	0100      	lsls	r0, r0, #4
 800c1a6:	400e      	ands	r6, r1
 800c1a8:	3132      	adds	r1, #50	; 0x32
 800c1aa:	31ff      	adds	r1, #255	; 0xff
 800c1ac:	7029      	strb	r1, [r5, #0]
 800c1ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c1b0:	4306      	orrs	r6, r0
 800c1b2:	3901      	subs	r1, #1
 800c1b4:	63f9      	str	r1, [r7, #60]	; 0x3c
 800c1b6:	3501      	adds	r5, #1
 800c1b8:	2100      	movs	r1, #0
 800c1ba:	61f9      	str	r1, [r7, #28]
 800c1bc:	e7dc      	b.n	800c178 <__ssvfscanf_r+0x10ec>
 800c1be:	2180      	movs	r1, #128	; 0x80
 800c1c0:	420e      	tst	r6, r1
 800c1c2:	d02b      	beq.n	800c21c <__ssvfscanf_r+0x1190>
 800c1c4:	438e      	bics	r6, r1
 800c1c6:	e7d7      	b.n	800c178 <__ssvfscanf_r+0x10ec>
 800c1c8:	6a39      	ldr	r1, [r7, #32]
 800c1ca:	2900      	cmp	r1, #0
 800c1cc:	d10d      	bne.n	800c1ea <__ssvfscanf_r+0x115e>
 800c1ce:	69f9      	ldr	r1, [r7, #28]
 800c1d0:	2900      	cmp	r1, #0
 800c1d2:	d10e      	bne.n	800c1f2 <__ssvfscanf_r+0x1166>
 800c1d4:	21e0      	movs	r1, #224	; 0xe0
 800c1d6:	0030      	movs	r0, r6
 800c1d8:	00c9      	lsls	r1, r1, #3
 800c1da:	4008      	ands	r0, r1
 800c1dc:	4288      	cmp	r0, r1
 800c1de:	d108      	bne.n	800c1f2 <__ssvfscanf_r+0x1166>
 800c1e0:	4931      	ldr	r1, [pc, #196]	; (800c2a8 <__ssvfscanf_r+0x121c>)
 800c1e2:	400e      	ands	r6, r1
 800c1e4:	2101      	movs	r1, #1
 800c1e6:	6239      	str	r1, [r7, #32]
 800c1e8:	e7c6      	b.n	800c178 <__ssvfscanf_r+0x10ec>
 800c1ea:	6a39      	ldr	r1, [r7, #32]
 800c1ec:	2902      	cmp	r1, #2
 800c1ee:	d100      	bne.n	800c1f2 <__ssvfscanf_r+0x1166>
 800c1f0:	e089      	b.n	800c306 <__ssvfscanf_r+0x127a>
 800c1f2:	2c01      	cmp	r4, #1
 800c1f4:	d001      	beq.n	800c1fa <__ssvfscanf_r+0x116e>
 800c1f6:	2c04      	cmp	r4, #4
 800c1f8:	d110      	bne.n	800c21c <__ssvfscanf_r+0x1190>
 800c1fa:	3401      	adds	r4, #1
 800c1fc:	b2e4      	uxtb	r4, r4
 800c1fe:	e7bb      	b.n	800c178 <__ssvfscanf_r+0x10ec>
 800c200:	0531      	lsls	r1, r6, #20
 800c202:	d508      	bpl.n	800c216 <__ssvfscanf_r+0x118a>
 800c204:	6a39      	ldr	r1, [r7, #32]
 800c206:	1909      	adds	r1, r1, r4
 800c208:	2900      	cmp	r1, #0
 800c20a:	d104      	bne.n	800c216 <__ssvfscanf_r+0x118a>
 800c20c:	4824      	ldr	r0, [pc, #144]	; (800c2a0 <__ssvfscanf_r+0x1214>)
 800c20e:	000c      	movs	r4, r1
 800c210:	4006      	ands	r6, r0
 800c212:	6239      	str	r1, [r7, #32]
 800c214:	e7b0      	b.n	800c178 <__ssvfscanf_r+0x10ec>
 800c216:	6a39      	ldr	r1, [r7, #32]
 800c218:	2901      	cmp	r1, #1
 800c21a:	d076      	beq.n	800c30a <__ssvfscanf_r+0x127e>
 800c21c:	69fb      	ldr	r3, [r7, #28]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d001      	beq.n	800c226 <__ssvfscanf_r+0x119a>
 800c222:	4b20      	ldr	r3, [pc, #128]	; (800c2a4 <__ssvfscanf_r+0x1218>)
 800c224:	401e      	ands	r6, r3
 800c226:	6a3b      	ldr	r3, [r7, #32]
 800c228:	3b01      	subs	r3, #1
 800c22a:	2b01      	cmp	r3, #1
 800c22c:	d877      	bhi.n	800c31e <__ssvfscanf_r+0x1292>
 800c22e:	238c      	movs	r3, #140	; 0x8c
 800c230:	2248      	movs	r2, #72	; 0x48
 800c232:	005b      	lsls	r3, r3, #1
 800c234:	189b      	adds	r3, r3, r2
 800c236:	19db      	adds	r3, r3, r7
 800c238:	429d      	cmp	r5, r3
 800c23a:	d801      	bhi.n	800c240 <__ssvfscanf_r+0x11b4>
 800c23c:	f7ff f823 	bl	800b286 <__ssvfscanf_r+0x1fa>
 800c240:	3d01      	subs	r5, #1
 800c242:	7829      	ldrb	r1, [r5, #0]
 800c244:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c246:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c248:	f001 fe78 	bl	800df3c <_sungetc_r>
 800c24c:	e7ef      	b.n	800c22e <__ssvfscanf_r+0x11a2>
 800c24e:	2c00      	cmp	r4, #0
 800c250:	d10c      	bne.n	800c26c <__ssvfscanf_r+0x11e0>
 800c252:	69f9      	ldr	r1, [r7, #28]
 800c254:	2900      	cmp	r1, #0
 800c256:	d1e4      	bne.n	800c222 <__ssvfscanf_r+0x1196>
 800c258:	21e0      	movs	r1, #224	; 0xe0
 800c25a:	0030      	movs	r0, r6
 800c25c:	00c9      	lsls	r1, r1, #3
 800c25e:	4008      	ands	r0, r1
 800c260:	4288      	cmp	r0, r1
 800c262:	d1e0      	bne.n	800c226 <__ssvfscanf_r+0x119a>
 800c264:	4910      	ldr	r1, [pc, #64]	; (800c2a8 <__ssvfscanf_r+0x121c>)
 800c266:	3401      	adds	r4, #1
 800c268:	400e      	ands	r6, r1
 800c26a:	e785      	b.n	800c178 <__ssvfscanf_r+0x10ec>
 800c26c:	20fd      	movs	r0, #253	; 0xfd
 800c26e:	1ee1      	subs	r1, r4, #3
 800c270:	4201      	tst	r1, r0
 800c272:	d1d3      	bne.n	800c21c <__ssvfscanf_r+0x1190>
 800c274:	e7c1      	b.n	800c1fa <__ssvfscanf_r+0x116e>
 800c276:	0531      	lsls	r1, r6, #20
 800c278:	d503      	bpl.n	800c282 <__ssvfscanf_r+0x11f6>
 800c27a:	6a39      	ldr	r1, [r7, #32]
 800c27c:	1909      	adds	r1, r1, r4
 800c27e:	2900      	cmp	r1, #0
 800c280:	d0c4      	beq.n	800c20c <__ssvfscanf_r+0x1180>
 800c282:	2c02      	cmp	r4, #2
 800c284:	d1ca      	bne.n	800c21c <__ssvfscanf_r+0x1190>
 800c286:	2403      	movs	r4, #3
 800c288:	e776      	b.n	800c178 <__ssvfscanf_r+0x10ec>
 800c28a:	2c06      	cmp	r4, #6
 800c28c:	d1c6      	bne.n	800c21c <__ssvfscanf_r+0x1190>
 800c28e:	2407      	movs	r4, #7
 800c290:	e772      	b.n	800c178 <__ssvfscanf_r+0x10ec>
 800c292:	2c07      	cmp	r4, #7
 800c294:	d1c2      	bne.n	800c21c <__ssvfscanf_r+0x1190>
 800c296:	2408      	movs	r4, #8
 800c298:	e76e      	b.n	800c178 <__ssvfscanf_r+0x10ec>
 800c29a:	46c0      	nop			; (mov r8, r8)
 800c29c:	0800dae5 	.word	0x0800dae5
 800c2a0:	fffffe7f 	.word	0xfffffe7f
 800c2a4:	fffffeff 	.word	0xfffffeff
 800c2a8:	fffff87f 	.word	0xfffff87f
 800c2ac:	0531      	lsls	r1, r6, #20
 800c2ae:	d5b5      	bpl.n	800c21c <__ssvfscanf_r+0x1190>
 800c2b0:	21a0      	movs	r1, #160	; 0xa0
 800c2b2:	2080      	movs	r0, #128	; 0x80
 800c2b4:	00c9      	lsls	r1, r1, #3
 800c2b6:	00c0      	lsls	r0, r0, #3
 800c2b8:	4031      	ands	r1, r6
 800c2ba:	4281      	cmp	r1, r0
 800c2bc:	d004      	beq.n	800c2c8 <__ssvfscanf_r+0x123c>
 800c2be:	4206      	tst	r6, r0
 800c2c0:	d0ac      	beq.n	800c21c <__ssvfscanf_r+0x1190>
 800c2c2:	69f9      	ldr	r1, [r7, #28]
 800c2c4:	2900      	cmp	r1, #0
 800c2c6:	d0ae      	beq.n	800c226 <__ssvfscanf_r+0x119a>
 800c2c8:	2180      	movs	r1, #128	; 0x80
 800c2ca:	0089      	lsls	r1, r1, #2
 800c2cc:	420e      	tst	r6, r1
 800c2ce:	d104      	bne.n	800c2da <__ssvfscanf_r+0x124e>
 800c2d0:	69f9      	ldr	r1, [r7, #28]
 800c2d2:	6938      	ldr	r0, [r7, #16]
 800c2d4:	607d      	str	r5, [r7, #4]
 800c2d6:	1a09      	subs	r1, r1, r0
 800c2d8:	60b9      	str	r1, [r7, #8]
 800c2da:	20c0      	movs	r0, #192	; 0xc0
 800c2dc:	4973      	ldr	r1, [pc, #460]	; (800c4ac <__ssvfscanf_r+0x1420>)
 800c2de:	0040      	lsls	r0, r0, #1
 800c2e0:	400e      	ands	r6, r1
 800c2e2:	4306      	orrs	r6, r0
 800c2e4:	e768      	b.n	800c1b8 <__ssvfscanf_r+0x112c>
 800c2e6:	0531      	lsls	r1, r6, #20
 800c2e8:	d5e2      	bpl.n	800c2b0 <__ssvfscanf_r+0x1224>
 800c2ea:	e74a      	b.n	800c182 <__ssvfscanf_r+0x10f6>
 800c2ec:	6839      	ldr	r1, [r7, #0]
 800c2ee:	7809      	ldrb	r1, [r1, #0]
 800c2f0:	4291      	cmp	r1, r2
 800c2f2:	d193      	bne.n	800c21c <__ssvfscanf_r+0x1190>
 800c2f4:	2180      	movs	r1, #128	; 0x80
 800c2f6:	0089      	lsls	r1, r1, #2
 800c2f8:	420e      	tst	r6, r1
 800c2fa:	d08f      	beq.n	800c21c <__ssvfscanf_r+0x1190>
 800c2fc:	496c      	ldr	r1, [pc, #432]	; (800c4b0 <__ssvfscanf_r+0x1424>)
 800c2fe:	400e      	ands	r6, r1
 800c300:	69f9      	ldr	r1, [r7, #28]
 800c302:	6139      	str	r1, [r7, #16]
 800c304:	e738      	b.n	800c178 <__ssvfscanf_r+0x10ec>
 800c306:	2103      	movs	r1, #3
 800c308:	e76d      	b.n	800c1e6 <__ssvfscanf_r+0x115a>
 800c30a:	2102      	movs	r1, #2
 800c30c:	e76b      	b.n	800c1e6 <__ssvfscanf_r+0x115a>
 800c30e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c310:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c312:	f001 fe4f 	bl	800dfb4 <__ssrefill_r>
 800c316:	2800      	cmp	r0, #0
 800c318:	d100      	bne.n	800c31c <__ssvfscanf_r+0x1290>
 800c31a:	e723      	b.n	800c164 <__ssvfscanf_r+0x10d8>
 800c31c:	e77e      	b.n	800c21c <__ssvfscanf_r+0x1190>
 800c31e:	1e63      	subs	r3, r4, #1
 800c320:	2b06      	cmp	r3, #6
 800c322:	d825      	bhi.n	800c370 <__ssvfscanf_r+0x12e4>
 800c324:	2c02      	cmp	r4, #2
 800c326:	d837      	bhi.n	800c398 <__ssvfscanf_r+0x130c>
 800c328:	238c      	movs	r3, #140	; 0x8c
 800c32a:	2248      	movs	r2, #72	; 0x48
 800c32c:	005b      	lsls	r3, r3, #1
 800c32e:	189b      	adds	r3, r3, r2
 800c330:	19db      	adds	r3, r3, r7
 800c332:	429d      	cmp	r5, r3
 800c334:	d801      	bhi.n	800c33a <__ssvfscanf_r+0x12ae>
 800c336:	f7fe ffa6 	bl	800b286 <__ssvfscanf_r+0x1fa>
 800c33a:	3d01      	subs	r5, #1
 800c33c:	7829      	ldrb	r1, [r5, #0]
 800c33e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c340:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c342:	f001 fdfb 	bl	800df3c <_sungetc_r>
 800c346:	e7ef      	b.n	800c328 <__ssvfscanf_r+0x129c>
 800c348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c34a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c34c:	3b01      	subs	r3, #1
 800c34e:	7819      	ldrb	r1, [r3, #0]
 800c350:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c352:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c354:	f001 fdf2 	bl	800df3c <_sungetc_r>
 800c358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c35a:	6a3a      	ldr	r2, [r7, #32]
 800c35c:	189b      	adds	r3, r3, r2
 800c35e:	b2db      	uxtb	r3, r3
 800c360:	2b03      	cmp	r3, #3
 800c362:	d8f1      	bhi.n	800c348 <__ssvfscanf_r+0x12bc>
 800c364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c366:	3c03      	subs	r4, #3
 800c368:	b2e4      	uxtb	r4, r4
 800c36a:	1b1b      	subs	r3, r3, r4
 800c36c:	1b2d      	subs	r5, r5, r4
 800c36e:	63bb      	str	r3, [r7, #56]	; 0x38
 800c370:	05f3      	lsls	r3, r6, #23
 800c372:	d52f      	bpl.n	800c3d4 <__ssvfscanf_r+0x1348>
 800c374:	0573      	lsls	r3, r6, #21
 800c376:	d514      	bpl.n	800c3a2 <__ssvfscanf_r+0x1316>
 800c378:	238c      	movs	r3, #140	; 0x8c
 800c37a:	2248      	movs	r2, #72	; 0x48
 800c37c:	005b      	lsls	r3, r3, #1
 800c37e:	189b      	adds	r3, r3, r2
 800c380:	19db      	adds	r3, r3, r7
 800c382:	429d      	cmp	r5, r3
 800c384:	d801      	bhi.n	800c38a <__ssvfscanf_r+0x12fe>
 800c386:	f7fe ff7e 	bl	800b286 <__ssvfscanf_r+0x1fa>
 800c38a:	3d01      	subs	r5, #1
 800c38c:	7829      	ldrb	r1, [r5, #0]
 800c38e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c390:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c392:	f001 fdd3 	bl	800df3c <_sungetc_r>
 800c396:	e7ef      	b.n	800c378 <__ssvfscanf_r+0x12ec>
 800c398:	1b63      	subs	r3, r4, r5
 800c39a:	b2db      	uxtb	r3, r3
 800c39c:	63fd      	str	r5, [r7, #60]	; 0x3c
 800c39e:	623b      	str	r3, [r7, #32]
 800c3a0:	e7da      	b.n	800c358 <__ssvfscanf_r+0x12cc>
 800c3a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3a4:	1e6c      	subs	r4, r5, #1
 800c3a6:	7821      	ldrb	r1, [r4, #0]
 800c3a8:	3b01      	subs	r3, #1
 800c3aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3ac:	2965      	cmp	r1, #101	; 0x65
 800c3ae:	d00a      	beq.n	800c3c6 <__ssvfscanf_r+0x133a>
 800c3b0:	2945      	cmp	r1, #69	; 0x45
 800c3b2:	d008      	beq.n	800c3c6 <__ssvfscanf_r+0x133a>
 800c3b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c3b6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c3b8:	f001 fdc0 	bl	800df3c <_sungetc_r>
 800c3bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3be:	1eac      	subs	r4, r5, #2
 800c3c0:	3b02      	subs	r3, #2
 800c3c2:	7821      	ldrb	r1, [r4, #0]
 800c3c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3c6:	0025      	movs	r5, r4
 800c3c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c3ca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c3cc:	f001 fdb6 	bl	800df3c <_sungetc_r>
 800c3d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c3d2:	63bb      	str	r3, [r7, #56]	; 0x38
 800c3d4:	2310      	movs	r3, #16
 800c3d6:	0032      	movs	r2, r6
 800c3d8:	401a      	ands	r2, r3
 800c3da:	421e      	tst	r6, r3
 800c3dc:	d001      	beq.n	800c3e2 <__ssvfscanf_r+0x1356>
 800c3de:	f7fe fe71 	bl	800b0c4 <__ssvfscanf_r+0x38>
 800c3e2:	23c0      	movs	r3, #192	; 0xc0
 800c3e4:	2180      	movs	r1, #128	; 0x80
 800c3e6:	00db      	lsls	r3, r3, #3
 800c3e8:	702a      	strb	r2, [r5, #0]
 800c3ea:	4033      	ands	r3, r6
 800c3ec:	00c9      	lsls	r1, r1, #3
 800c3ee:	428b      	cmp	r3, r1
 800c3f0:	d11f      	bne.n	800c432 <__ssvfscanf_r+0x13a6>
 800c3f2:	693b      	ldr	r3, [r7, #16]
 800c3f4:	69fa      	ldr	r2, [r7, #28]
 800c3f6:	69f9      	ldr	r1, [r7, #28]
 800c3f8:	1a9a      	subs	r2, r3, r2
 800c3fa:	428b      	cmp	r3, r1
 800c3fc:	d125      	bne.n	800c44a <__ssvfscanf_r+0x13be>
 800c3fe:	238c      	movs	r3, #140	; 0x8c
 800c400:	2148      	movs	r1, #72	; 0x48
 800c402:	005b      	lsls	r3, r3, #1
 800c404:	185b      	adds	r3, r3, r1
 800c406:	19d9      	adds	r1, r3, r7
 800c408:	2200      	movs	r2, #0
 800c40a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c40c:	f7fb ffca 	bl	80083a4 <_strtod_r>
 800c410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c412:	0004      	movs	r4, r0
 800c414:	3304      	adds	r3, #4
 800c416:	000d      	movs	r5, r1
 800c418:	623b      	str	r3, [r7, #32]
 800c41a:	07f3      	lsls	r3, r6, #31
 800c41c:	d523      	bpl.n	800c466 <__ssvfscanf_r+0x13da>
 800c41e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	601c      	str	r4, [r3, #0]
 800c424:	605d      	str	r5, [r3, #4]
 800c426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c428:	3301      	adds	r3, #1
 800c42a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c42c:	6a3b      	ldr	r3, [r7, #32]
 800c42e:	f7fe ffa5 	bl	800b37c <__ssvfscanf_r+0x2f0>
 800c432:	68bb      	ldr	r3, [r7, #8]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d0e2      	beq.n	800c3fe <__ssvfscanf_r+0x1372>
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c43c:	1c59      	adds	r1, r3, #1
 800c43e:	230a      	movs	r3, #10
 800c440:	f7fc f84c 	bl	80084dc <_strtol_r>
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	687d      	ldr	r5, [r7, #4]
 800c448:	1ac2      	subs	r2, r0, r3
 800c44a:	2148      	movs	r1, #72	; 0x48
 800c44c:	4b19      	ldr	r3, [pc, #100]	; (800c4b4 <__ssvfscanf_r+0x1428>)
 800c44e:	185b      	adds	r3, r3, r1
 800c450:	19db      	adds	r3, r3, r7
 800c452:	429d      	cmp	r5, r3
 800c454:	d302      	bcc.n	800c45c <__ssvfscanf_r+0x13d0>
 800c456:	4b18      	ldr	r3, [pc, #96]	; (800c4b8 <__ssvfscanf_r+0x142c>)
 800c458:	185b      	adds	r3, r3, r1
 800c45a:	19dd      	adds	r5, r3, r7
 800c45c:	0028      	movs	r0, r5
 800c45e:	4917      	ldr	r1, [pc, #92]	; (800c4bc <__ssvfscanf_r+0x1430>)
 800c460:	f7fc f944 	bl	80086ec <sprintf>
 800c464:	e7cb      	b.n	800c3fe <__ssvfscanf_r+0x1372>
 800c466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c46c:	07b6      	lsls	r6, r6, #30
 800c46e:	d4d8      	bmi.n	800c422 <__ssvfscanf_r+0x1396>
 800c470:	0002      	movs	r2, r0
 800c472:	000b      	movs	r3, r1
 800c474:	f7f5 ff3e 	bl	80022f4 <__aeabi_dcmpun>
 800c478:	2800      	cmp	r0, #0
 800c47a:	d005      	beq.n	800c488 <__ssvfscanf_r+0x13fc>
 800c47c:	4810      	ldr	r0, [pc, #64]	; (800c4c0 <__ssvfscanf_r+0x1434>)
 800c47e:	f7fc fabf 	bl	8008a00 <nanf>
 800c482:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c484:	6018      	str	r0, [r3, #0]
 800c486:	e7ce      	b.n	800c426 <__ssvfscanf_r+0x139a>
 800c488:	0020      	movs	r0, r4
 800c48a:	0029      	movs	r1, r5
 800c48c:	f7f5 ffdc 	bl	8002448 <__aeabi_d2f>
 800c490:	e7f7      	b.n	800c482 <__ssvfscanf_r+0x13f6>
 800c492:	00a3      	lsls	r3, r4, #2
 800c494:	18ed      	adds	r5, r5, r3
 800c496:	682b      	ldr	r3, [r5, #0]
 800c498:	3401      	adds	r4, #1
 800c49a:	6818      	ldr	r0, [r3, #0]
 800c49c:	f7fa ff32 	bl	8007304 <free>
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	682b      	ldr	r3, [r5, #0]
 800c4a4:	601a      	str	r2, [r3, #0]
 800c4a6:	f7fe ffc3 	bl	800b430 <__ssvfscanf_r+0x3a4>
 800c4aa:	46c0      	nop			; (mov r8, r8)
 800c4ac:	fffff07f 	.word	0xfffff07f
 800c4b0:	fffffd7f 	.word	0xfffffd7f
 800c4b4:	0000026b 	.word	0x0000026b
 800c4b8:	0000026a 	.word	0x0000026a
 800c4bc:	0800f820 	.word	0x0800f820
 800c4c0:	0800f883 	.word	0x0800f883

0800c4c4 <_fclose_r>:
 800c4c4:	b570      	push	{r4, r5, r6, lr}
 800c4c6:	0005      	movs	r5, r0
 800c4c8:	1e0c      	subs	r4, r1, #0
 800c4ca:	d102      	bne.n	800c4d2 <_fclose_r+0xe>
 800c4cc:	2600      	movs	r6, #0
 800c4ce:	0030      	movs	r0, r6
 800c4d0:	bd70      	pop	{r4, r5, r6, pc}
 800c4d2:	2800      	cmp	r0, #0
 800c4d4:	d004      	beq.n	800c4e0 <_fclose_r+0x1c>
 800c4d6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d101      	bne.n	800c4e0 <_fclose_r+0x1c>
 800c4dc:	f7fc f89e 	bl	800861c <__sinit>
 800c4e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c4e2:	07db      	lsls	r3, r3, #31
 800c4e4:	d405      	bmi.n	800c4f2 <_fclose_r+0x2e>
 800c4e6:	89a3      	ldrh	r3, [r4, #12]
 800c4e8:	059b      	lsls	r3, r3, #22
 800c4ea:	d402      	bmi.n	800c4f2 <_fclose_r+0x2e>
 800c4ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4ee:	f7fc fa6b 	bl	80089c8 <__retarget_lock_acquire_recursive>
 800c4f2:	220c      	movs	r2, #12
 800c4f4:	5ea3      	ldrsh	r3, [r4, r2]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d109      	bne.n	800c50e <_fclose_r+0x4a>
 800c4fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c4fc:	3301      	adds	r3, #1
 800c4fe:	0016      	movs	r6, r2
 800c500:	401e      	ands	r6, r3
 800c502:	421a      	tst	r2, r3
 800c504:	d1e2      	bne.n	800c4cc <_fclose_r+0x8>
 800c506:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c508:	f7fc fa5f 	bl	80089ca <__retarget_lock_release_recursive>
 800c50c:	e7df      	b.n	800c4ce <_fclose_r+0xa>
 800c50e:	0021      	movs	r1, r4
 800c510:	0028      	movs	r0, r5
 800c512:	f000 f837 	bl	800c584 <__sflush_r>
 800c516:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c518:	0006      	movs	r6, r0
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d006      	beq.n	800c52c <_fclose_r+0x68>
 800c51e:	0028      	movs	r0, r5
 800c520:	69e1      	ldr	r1, [r4, #28]
 800c522:	4798      	blx	r3
 800c524:	2800      	cmp	r0, #0
 800c526:	da01      	bge.n	800c52c <_fclose_r+0x68>
 800c528:	2601      	movs	r6, #1
 800c52a:	4276      	negs	r6, r6
 800c52c:	89a3      	ldrh	r3, [r4, #12]
 800c52e:	061b      	lsls	r3, r3, #24
 800c530:	d503      	bpl.n	800c53a <_fclose_r+0x76>
 800c532:	0028      	movs	r0, r5
 800c534:	6921      	ldr	r1, [r4, #16]
 800c536:	f7fc facf 	bl	8008ad8 <_free_r>
 800c53a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c53c:	2900      	cmp	r1, #0
 800c53e:	d008      	beq.n	800c552 <_fclose_r+0x8e>
 800c540:	0023      	movs	r3, r4
 800c542:	3340      	adds	r3, #64	; 0x40
 800c544:	4299      	cmp	r1, r3
 800c546:	d002      	beq.n	800c54e <_fclose_r+0x8a>
 800c548:	0028      	movs	r0, r5
 800c54a:	f7fc fac5 	bl	8008ad8 <_free_r>
 800c54e:	2300      	movs	r3, #0
 800c550:	6323      	str	r3, [r4, #48]	; 0x30
 800c552:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c554:	2900      	cmp	r1, #0
 800c556:	d004      	beq.n	800c562 <_fclose_r+0x9e>
 800c558:	0028      	movs	r0, r5
 800c55a:	f7fc fabd 	bl	8008ad8 <_free_r>
 800c55e:	2300      	movs	r3, #0
 800c560:	6463      	str	r3, [r4, #68]	; 0x44
 800c562:	f7fc f84b 	bl	80085fc <__sfp_lock_acquire>
 800c566:	2300      	movs	r3, #0
 800c568:	81a3      	strh	r3, [r4, #12]
 800c56a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c56c:	07db      	lsls	r3, r3, #31
 800c56e:	d402      	bmi.n	800c576 <_fclose_r+0xb2>
 800c570:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c572:	f7fc fa2a 	bl	80089ca <__retarget_lock_release_recursive>
 800c576:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c578:	f7fc fa25 	bl	80089c6 <__retarget_lock_close_recursive>
 800c57c:	f7fc f846 	bl	800860c <__sfp_lock_release>
 800c580:	e7a5      	b.n	800c4ce <_fclose_r+0xa>
	...

0800c584 <__sflush_r>:
 800c584:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c586:	230c      	movs	r3, #12
 800c588:	5eca      	ldrsh	r2, [r1, r3]
 800c58a:	000c      	movs	r4, r1
 800c58c:	0005      	movs	r5, r0
 800c58e:	b291      	uxth	r1, r2
 800c590:	0713      	lsls	r3, r2, #28
 800c592:	d464      	bmi.n	800c65e <__sflush_r+0xda>
 800c594:	2380      	movs	r3, #128	; 0x80
 800c596:	011b      	lsls	r3, r3, #4
 800c598:	4313      	orrs	r3, r2
 800c59a:	6862      	ldr	r2, [r4, #4]
 800c59c:	81a3      	strh	r3, [r4, #12]
 800c59e:	2a00      	cmp	r2, #0
 800c5a0:	dc04      	bgt.n	800c5ac <__sflush_r+0x28>
 800c5a2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800c5a4:	2a00      	cmp	r2, #0
 800c5a6:	dc01      	bgt.n	800c5ac <__sflush_r+0x28>
 800c5a8:	2000      	movs	r0, #0
 800c5aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c5ac:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800c5ae:	2f00      	cmp	r7, #0
 800c5b0:	d0fa      	beq.n	800c5a8 <__sflush_r+0x24>
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	2080      	movs	r0, #128	; 0x80
 800c5b6:	682e      	ldr	r6, [r5, #0]
 800c5b8:	602a      	str	r2, [r5, #0]
 800c5ba:	001a      	movs	r2, r3
 800c5bc:	0140      	lsls	r0, r0, #5
 800c5be:	69e1      	ldr	r1, [r4, #28]
 800c5c0:	4002      	ands	r2, r0
 800c5c2:	4203      	tst	r3, r0
 800c5c4:	d038      	beq.n	800c638 <__sflush_r+0xb4>
 800c5c6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800c5c8:	89a3      	ldrh	r3, [r4, #12]
 800c5ca:	075b      	lsls	r3, r3, #29
 800c5cc:	d506      	bpl.n	800c5dc <__sflush_r+0x58>
 800c5ce:	6863      	ldr	r3, [r4, #4]
 800c5d0:	1ac0      	subs	r0, r0, r3
 800c5d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d001      	beq.n	800c5dc <__sflush_r+0x58>
 800c5d8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c5da:	1ac0      	subs	r0, r0, r3
 800c5dc:	0002      	movs	r2, r0
 800c5de:	2300      	movs	r3, #0
 800c5e0:	0028      	movs	r0, r5
 800c5e2:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800c5e4:	69e1      	ldr	r1, [r4, #28]
 800c5e6:	47b8      	blx	r7
 800c5e8:	89a2      	ldrh	r2, [r4, #12]
 800c5ea:	1c43      	adds	r3, r0, #1
 800c5ec:	d106      	bne.n	800c5fc <__sflush_r+0x78>
 800c5ee:	6829      	ldr	r1, [r5, #0]
 800c5f0:	291d      	cmp	r1, #29
 800c5f2:	d830      	bhi.n	800c656 <__sflush_r+0xd2>
 800c5f4:	4b2c      	ldr	r3, [pc, #176]	; (800c6a8 <__sflush_r+0x124>)
 800c5f6:	410b      	asrs	r3, r1
 800c5f8:	07db      	lsls	r3, r3, #31
 800c5fa:	d42c      	bmi.n	800c656 <__sflush_r+0xd2>
 800c5fc:	4b2b      	ldr	r3, [pc, #172]	; (800c6ac <__sflush_r+0x128>)
 800c5fe:	4013      	ands	r3, r2
 800c600:	2200      	movs	r2, #0
 800c602:	6062      	str	r2, [r4, #4]
 800c604:	6922      	ldr	r2, [r4, #16]
 800c606:	b21b      	sxth	r3, r3
 800c608:	81a3      	strh	r3, [r4, #12]
 800c60a:	6022      	str	r2, [r4, #0]
 800c60c:	04db      	lsls	r3, r3, #19
 800c60e:	d505      	bpl.n	800c61c <__sflush_r+0x98>
 800c610:	1c43      	adds	r3, r0, #1
 800c612:	d102      	bne.n	800c61a <__sflush_r+0x96>
 800c614:	682b      	ldr	r3, [r5, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d100      	bne.n	800c61c <__sflush_r+0x98>
 800c61a:	6520      	str	r0, [r4, #80]	; 0x50
 800c61c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c61e:	602e      	str	r6, [r5, #0]
 800c620:	2900      	cmp	r1, #0
 800c622:	d0c1      	beq.n	800c5a8 <__sflush_r+0x24>
 800c624:	0023      	movs	r3, r4
 800c626:	3340      	adds	r3, #64	; 0x40
 800c628:	4299      	cmp	r1, r3
 800c62a:	d002      	beq.n	800c632 <__sflush_r+0xae>
 800c62c:	0028      	movs	r0, r5
 800c62e:	f7fc fa53 	bl	8008ad8 <_free_r>
 800c632:	2000      	movs	r0, #0
 800c634:	6320      	str	r0, [r4, #48]	; 0x30
 800c636:	e7b8      	b.n	800c5aa <__sflush_r+0x26>
 800c638:	2301      	movs	r3, #1
 800c63a:	0028      	movs	r0, r5
 800c63c:	47b8      	blx	r7
 800c63e:	1c43      	adds	r3, r0, #1
 800c640:	d1c2      	bne.n	800c5c8 <__sflush_r+0x44>
 800c642:	682b      	ldr	r3, [r5, #0]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d0bf      	beq.n	800c5c8 <__sflush_r+0x44>
 800c648:	2b1d      	cmp	r3, #29
 800c64a:	d001      	beq.n	800c650 <__sflush_r+0xcc>
 800c64c:	2b16      	cmp	r3, #22
 800c64e:	d101      	bne.n	800c654 <__sflush_r+0xd0>
 800c650:	602e      	str	r6, [r5, #0]
 800c652:	e7a9      	b.n	800c5a8 <__sflush_r+0x24>
 800c654:	89a2      	ldrh	r2, [r4, #12]
 800c656:	2340      	movs	r3, #64	; 0x40
 800c658:	4313      	orrs	r3, r2
 800c65a:	81a3      	strh	r3, [r4, #12]
 800c65c:	e7a5      	b.n	800c5aa <__sflush_r+0x26>
 800c65e:	6926      	ldr	r6, [r4, #16]
 800c660:	2e00      	cmp	r6, #0
 800c662:	d0a1      	beq.n	800c5a8 <__sflush_r+0x24>
 800c664:	6827      	ldr	r7, [r4, #0]
 800c666:	6026      	str	r6, [r4, #0]
 800c668:	1bbb      	subs	r3, r7, r6
 800c66a:	9301      	str	r3, [sp, #4]
 800c66c:	2300      	movs	r3, #0
 800c66e:	0789      	lsls	r1, r1, #30
 800c670:	d100      	bne.n	800c674 <__sflush_r+0xf0>
 800c672:	6963      	ldr	r3, [r4, #20]
 800c674:	60a3      	str	r3, [r4, #8]
 800c676:	9b01      	ldr	r3, [sp, #4]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	dc00      	bgt.n	800c67e <__sflush_r+0xfa>
 800c67c:	e794      	b.n	800c5a8 <__sflush_r+0x24>
 800c67e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c680:	0032      	movs	r2, r6
 800c682:	001f      	movs	r7, r3
 800c684:	0028      	movs	r0, r5
 800c686:	9b01      	ldr	r3, [sp, #4]
 800c688:	69e1      	ldr	r1, [r4, #28]
 800c68a:	47b8      	blx	r7
 800c68c:	2800      	cmp	r0, #0
 800c68e:	dc06      	bgt.n	800c69e <__sflush_r+0x11a>
 800c690:	2340      	movs	r3, #64	; 0x40
 800c692:	2001      	movs	r0, #1
 800c694:	89a2      	ldrh	r2, [r4, #12]
 800c696:	4240      	negs	r0, r0
 800c698:	4313      	orrs	r3, r2
 800c69a:	81a3      	strh	r3, [r4, #12]
 800c69c:	e785      	b.n	800c5aa <__sflush_r+0x26>
 800c69e:	9b01      	ldr	r3, [sp, #4]
 800c6a0:	1836      	adds	r6, r6, r0
 800c6a2:	1a1b      	subs	r3, r3, r0
 800c6a4:	9301      	str	r3, [sp, #4]
 800c6a6:	e7e6      	b.n	800c676 <__sflush_r+0xf2>
 800c6a8:	dfbffffe 	.word	0xdfbffffe
 800c6ac:	fffff7ff 	.word	0xfffff7ff

0800c6b0 <_fflush_r>:
 800c6b0:	b570      	push	{r4, r5, r6, lr}
 800c6b2:	0005      	movs	r5, r0
 800c6b4:	000c      	movs	r4, r1
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	d004      	beq.n	800c6c4 <_fflush_r+0x14>
 800c6ba:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d101      	bne.n	800c6c4 <_fflush_r+0x14>
 800c6c0:	f7fb ffac 	bl	800861c <__sinit>
 800c6c4:	220c      	movs	r2, #12
 800c6c6:	5ea3      	ldrsh	r3, [r4, r2]
 800c6c8:	1e1e      	subs	r6, r3, #0
 800c6ca:	d015      	beq.n	800c6f8 <_fflush_r+0x48>
 800c6cc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c6ce:	07d2      	lsls	r2, r2, #31
 800c6d0:	d404      	bmi.n	800c6dc <_fflush_r+0x2c>
 800c6d2:	059b      	lsls	r3, r3, #22
 800c6d4:	d402      	bmi.n	800c6dc <_fflush_r+0x2c>
 800c6d6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c6d8:	f7fc f976 	bl	80089c8 <__retarget_lock_acquire_recursive>
 800c6dc:	0021      	movs	r1, r4
 800c6de:	0028      	movs	r0, r5
 800c6e0:	f7ff ff50 	bl	800c584 <__sflush_r>
 800c6e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c6e6:	0006      	movs	r6, r0
 800c6e8:	07db      	lsls	r3, r3, #31
 800c6ea:	d405      	bmi.n	800c6f8 <_fflush_r+0x48>
 800c6ec:	89a3      	ldrh	r3, [r4, #12]
 800c6ee:	059b      	lsls	r3, r3, #22
 800c6f0:	d402      	bmi.n	800c6f8 <_fflush_r+0x48>
 800c6f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c6f4:	f7fc f969 	bl	80089ca <__retarget_lock_release_recursive>
 800c6f8:	0030      	movs	r0, r6
 800c6fa:	bd70      	pop	{r4, r5, r6, pc}

0800c6fc <__sccl>:
 800c6fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6fe:	780b      	ldrb	r3, [r1, #0]
 800c700:	0004      	movs	r4, r0
 800c702:	2b5e      	cmp	r3, #94	; 0x5e
 800c704:	d019      	beq.n	800c73a <__sccl+0x3e>
 800c706:	2200      	movs	r2, #0
 800c708:	1c4d      	adds	r5, r1, #1
 800c70a:	0021      	movs	r1, r4
 800c70c:	1c60      	adds	r0, r4, #1
 800c70e:	30ff      	adds	r0, #255	; 0xff
 800c710:	700a      	strb	r2, [r1, #0]
 800c712:	3101      	adds	r1, #1
 800c714:	4281      	cmp	r1, r0
 800c716:	d1fb      	bne.n	800c710 <__sccl+0x14>
 800c718:	1e68      	subs	r0, r5, #1
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d00c      	beq.n	800c738 <__sccl+0x3c>
 800c71e:	2101      	movs	r1, #1
 800c720:	262d      	movs	r6, #45	; 0x2d
 800c722:	404a      	eors	r2, r1
 800c724:	0028      	movs	r0, r5
 800c726:	54e2      	strb	r2, [r4, r3]
 800c728:	7801      	ldrb	r1, [r0, #0]
 800c72a:	1c45      	adds	r5, r0, #1
 800c72c:	292d      	cmp	r1, #45	; 0x2d
 800c72e:	d00c      	beq.n	800c74a <__sccl+0x4e>
 800c730:	295d      	cmp	r1, #93	; 0x5d
 800c732:	d01d      	beq.n	800c770 <__sccl+0x74>
 800c734:	2900      	cmp	r1, #0
 800c736:	d104      	bne.n	800c742 <__sccl+0x46>
 800c738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c73a:	2201      	movs	r2, #1
 800c73c:	784b      	ldrb	r3, [r1, #1]
 800c73e:	1c8d      	adds	r5, r1, #2
 800c740:	e7e3      	b.n	800c70a <__sccl+0xe>
 800c742:	000b      	movs	r3, r1
 800c744:	e7ee      	b.n	800c724 <__sccl+0x28>
 800c746:	0033      	movs	r3, r6
 800c748:	e7ec      	b.n	800c724 <__sccl+0x28>
 800c74a:	7841      	ldrb	r1, [r0, #1]
 800c74c:	295d      	cmp	r1, #93	; 0x5d
 800c74e:	d0fa      	beq.n	800c746 <__sccl+0x4a>
 800c750:	428b      	cmp	r3, r1
 800c752:	dcf8      	bgt.n	800c746 <__sccl+0x4a>
 800c754:	001d      	movs	r5, r3
 800c756:	3002      	adds	r0, #2
 800c758:	3501      	adds	r5, #1
 800c75a:	5562      	strb	r2, [r4, r5]
 800c75c:	42a9      	cmp	r1, r5
 800c75e:	dcfb      	bgt.n	800c758 <__sccl+0x5c>
 800c760:	2500      	movs	r5, #0
 800c762:	1c5f      	adds	r7, r3, #1
 800c764:	428b      	cmp	r3, r1
 800c766:	da01      	bge.n	800c76c <__sccl+0x70>
 800c768:	1acd      	subs	r5, r1, r3
 800c76a:	3d01      	subs	r5, #1
 800c76c:	197b      	adds	r3, r7, r5
 800c76e:	e7db      	b.n	800c728 <__sccl+0x2c>
 800c770:	0028      	movs	r0, r5
 800c772:	e7e1      	b.n	800c738 <__sccl+0x3c>

0800c774 <_localeconv_r>:
 800c774:	4800      	ldr	r0, [pc, #0]	; (800c778 <_localeconv_r+0x4>)
 800c776:	4770      	bx	lr
 800c778:	20000528 	.word	0x20000528

0800c77c <__libc_fini_array>:
 800c77c:	b570      	push	{r4, r5, r6, lr}
 800c77e:	4c07      	ldr	r4, [pc, #28]	; (800c79c <__libc_fini_array+0x20>)
 800c780:	4d07      	ldr	r5, [pc, #28]	; (800c7a0 <__libc_fini_array+0x24>)
 800c782:	1b64      	subs	r4, r4, r5
 800c784:	10a4      	asrs	r4, r4, #2
 800c786:	2c00      	cmp	r4, #0
 800c788:	d102      	bne.n	800c790 <__libc_fini_array+0x14>
 800c78a:	f002 fdcd 	bl	800f328 <_fini>
 800c78e:	bd70      	pop	{r4, r5, r6, pc}
 800c790:	3c01      	subs	r4, #1
 800c792:	00a3      	lsls	r3, r4, #2
 800c794:	58eb      	ldr	r3, [r5, r3]
 800c796:	4798      	blx	r3
 800c798:	e7f5      	b.n	800c786 <__libc_fini_array+0xa>
 800c79a:	46c0      	nop			; (mov r8, r8)
 800c79c:	0800f920 	.word	0x0800f920
 800c7a0:	0800f91c 	.word	0x0800f91c

0800c7a4 <memchr>:
 800c7a4:	b2c9      	uxtb	r1, r1
 800c7a6:	1882      	adds	r2, r0, r2
 800c7a8:	4290      	cmp	r0, r2
 800c7aa:	d101      	bne.n	800c7b0 <memchr+0xc>
 800c7ac:	2000      	movs	r0, #0
 800c7ae:	4770      	bx	lr
 800c7b0:	7803      	ldrb	r3, [r0, #0]
 800c7b2:	428b      	cmp	r3, r1
 800c7b4:	d0fb      	beq.n	800c7ae <memchr+0xa>
 800c7b6:	3001      	adds	r0, #1
 800c7b8:	e7f6      	b.n	800c7a8 <memchr+0x4>
	...

0800c7bc <frexp>:
 800c7bc:	b570      	push	{r4, r5, r6, lr}
 800c7be:	0014      	movs	r4, r2
 800c7c0:	2500      	movs	r5, #0
 800c7c2:	6025      	str	r5, [r4, #0]
 800c7c4:	4d10      	ldr	r5, [pc, #64]	; (800c808 <frexp+0x4c>)
 800c7c6:	004b      	lsls	r3, r1, #1
 800c7c8:	000a      	movs	r2, r1
 800c7ca:	085b      	lsrs	r3, r3, #1
 800c7cc:	42ab      	cmp	r3, r5
 800c7ce:	dc1a      	bgt.n	800c806 <frexp+0x4a>
 800c7d0:	001d      	movs	r5, r3
 800c7d2:	4305      	orrs	r5, r0
 800c7d4:	d017      	beq.n	800c806 <frexp+0x4a>
 800c7d6:	4d0d      	ldr	r5, [pc, #52]	; (800c80c <frexp+0x50>)
 800c7d8:	4229      	tst	r1, r5
 800c7da:	d109      	bne.n	800c7f0 <frexp+0x34>
 800c7dc:	2200      	movs	r2, #0
 800c7de:	4b0c      	ldr	r3, [pc, #48]	; (800c810 <frexp+0x54>)
 800c7e0:	f7f4 ff44 	bl	800166c <__aeabi_dmul>
 800c7e4:	2536      	movs	r5, #54	; 0x36
 800c7e6:	000a      	movs	r2, r1
 800c7e8:	004b      	lsls	r3, r1, #1
 800c7ea:	426d      	negs	r5, r5
 800c7ec:	085b      	lsrs	r3, r3, #1
 800c7ee:	6025      	str	r5, [r4, #0]
 800c7f0:	4d08      	ldr	r5, [pc, #32]	; (800c814 <frexp+0x58>)
 800c7f2:	151b      	asrs	r3, r3, #20
 800c7f4:	195b      	adds	r3, r3, r5
 800c7f6:	6825      	ldr	r5, [r4, #0]
 800c7f8:	18eb      	adds	r3, r5, r3
 800c7fa:	6023      	str	r3, [r4, #0]
 800c7fc:	4b06      	ldr	r3, [pc, #24]	; (800c818 <frexp+0x5c>)
 800c7fe:	401a      	ands	r2, r3
 800c800:	4b06      	ldr	r3, [pc, #24]	; (800c81c <frexp+0x60>)
 800c802:	4313      	orrs	r3, r2
 800c804:	0019      	movs	r1, r3
 800c806:	bd70      	pop	{r4, r5, r6, pc}
 800c808:	7fefffff 	.word	0x7fefffff
 800c80c:	7ff00000 	.word	0x7ff00000
 800c810:	43500000 	.word	0x43500000
 800c814:	fffffc02 	.word	0xfffffc02
 800c818:	800fffff 	.word	0x800fffff
 800c81c:	3fe00000 	.word	0x3fe00000

0800c820 <__register_exitproc>:
 800c820:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c822:	4f1c      	ldr	r7, [pc, #112]	; (800c894 <__register_exitproc+0x74>)
 800c824:	0004      	movs	r4, r0
 800c826:	6838      	ldr	r0, [r7, #0]
 800c828:	0016      	movs	r6, r2
 800c82a:	9301      	str	r3, [sp, #4]
 800c82c:	9100      	str	r1, [sp, #0]
 800c82e:	f7fc f8cb 	bl	80089c8 <__retarget_lock_acquire_recursive>
 800c832:	4a19      	ldr	r2, [pc, #100]	; (800c898 <__register_exitproc+0x78>)
 800c834:	6813      	ldr	r3, [r2, #0]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d101      	bne.n	800c83e <__register_exitproc+0x1e>
 800c83a:	4b18      	ldr	r3, [pc, #96]	; (800c89c <__register_exitproc+0x7c>)
 800c83c:	6013      	str	r3, [r2, #0]
 800c83e:	685a      	ldr	r2, [r3, #4]
 800c840:	6838      	ldr	r0, [r7, #0]
 800c842:	2a1f      	cmp	r2, #31
 800c844:	dd04      	ble.n	800c850 <__register_exitproc+0x30>
 800c846:	f7fc f8c0 	bl	80089ca <__retarget_lock_release_recursive>
 800c84a:	2001      	movs	r0, #1
 800c84c:	4240      	negs	r0, r0
 800c84e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c850:	2c00      	cmp	r4, #0
 800c852:	d014      	beq.n	800c87e <__register_exitproc+0x5e>
 800c854:	0091      	lsls	r1, r2, #2
 800c856:	1859      	adds	r1, r3, r1
 800c858:	000f      	movs	r7, r1
 800c85a:	3788      	adds	r7, #136	; 0x88
 800c85c:	603e      	str	r6, [r7, #0]
 800c85e:	2701      	movs	r7, #1
 800c860:	001e      	movs	r6, r3
 800c862:	4097      	lsls	r7, r2
 800c864:	3685      	adds	r6, #133	; 0x85
 800c866:	36ff      	adds	r6, #255	; 0xff
 800c868:	6875      	ldr	r5, [r6, #4]
 800c86a:	31fc      	adds	r1, #252	; 0xfc
 800c86c:	433d      	orrs	r5, r7
 800c86e:	6075      	str	r5, [r6, #4]
 800c870:	9d01      	ldr	r5, [sp, #4]
 800c872:	60cd      	str	r5, [r1, #12]
 800c874:	2c02      	cmp	r4, #2
 800c876:	d102      	bne.n	800c87e <__register_exitproc+0x5e>
 800c878:	68b1      	ldr	r1, [r6, #8]
 800c87a:	4339      	orrs	r1, r7
 800c87c:	60b1      	str	r1, [r6, #8]
 800c87e:	1c51      	adds	r1, r2, #1
 800c880:	6059      	str	r1, [r3, #4]
 800c882:	3202      	adds	r2, #2
 800c884:	9900      	ldr	r1, [sp, #0]
 800c886:	0092      	lsls	r2, r2, #2
 800c888:	50d1      	str	r1, [r2, r3]
 800c88a:	f7fc f89e 	bl	80089ca <__retarget_lock_release_recursive>
 800c88e:	2000      	movs	r0, #0
 800c890:	e7dd      	b.n	800c84e <__register_exitproc+0x2e>
 800c892:	46c0      	nop			; (mov r8, r8)
 800c894:	200006cc 	.word	0x200006cc
 800c898:	20000cc4 	.word	0x20000cc4
 800c89c:	20000cc8 	.word	0x20000cc8

0800c8a0 <__assert_func>:
 800c8a0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c8a2:	0014      	movs	r4, r2
 800c8a4:	001a      	movs	r2, r3
 800c8a6:	4b09      	ldr	r3, [pc, #36]	; (800c8cc <__assert_func+0x2c>)
 800c8a8:	0005      	movs	r5, r0
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	000e      	movs	r6, r1
 800c8ae:	68d8      	ldr	r0, [r3, #12]
 800c8b0:	4b07      	ldr	r3, [pc, #28]	; (800c8d0 <__assert_func+0x30>)
 800c8b2:	2c00      	cmp	r4, #0
 800c8b4:	d101      	bne.n	800c8ba <__assert_func+0x1a>
 800c8b6:	4b07      	ldr	r3, [pc, #28]	; (800c8d4 <__assert_func+0x34>)
 800c8b8:	001c      	movs	r4, r3
 800c8ba:	4907      	ldr	r1, [pc, #28]	; (800c8d8 <__assert_func+0x38>)
 800c8bc:	9301      	str	r3, [sp, #4]
 800c8be:	9402      	str	r4, [sp, #8]
 800c8c0:	002b      	movs	r3, r5
 800c8c2:	9600      	str	r6, [sp, #0]
 800c8c4:	f001 faa6 	bl	800de14 <fiprintf>
 800c8c8:	f002 fb8e 	bl	800efe8 <abort>
 800c8cc:	200006c8 	.word	0x200006c8
 800c8d0:	0800f848 	.word	0x0800f848
 800c8d4:	0800f883 	.word	0x0800f883
 800c8d8:	0800f855 	.word	0x0800f855

0800c8dc <_calloc_r>:
 800c8dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8de:	2400      	movs	r4, #0
 800c8e0:	0c0b      	lsrs	r3, r1, #16
 800c8e2:	0c16      	lsrs	r6, r2, #16
 800c8e4:	42a3      	cmp	r3, r4
 800c8e6:	d133      	bne.n	800c950 <_calloc_r+0x74>
 800c8e8:	42a6      	cmp	r6, r4
 800c8ea:	d121      	bne.n	800c930 <_calloc_r+0x54>
 800c8ec:	b28b      	uxth	r3, r1
 800c8ee:	b291      	uxth	r1, r2
 800c8f0:	4359      	muls	r1, r3
 800c8f2:	f7fa fd11 	bl	8007318 <_malloc_r>
 800c8f6:	1e05      	subs	r5, r0, #0
 800c8f8:	d033      	beq.n	800c962 <_calloc_r+0x86>
 800c8fa:	0003      	movs	r3, r0
 800c8fc:	3b08      	subs	r3, #8
 800c8fe:	685a      	ldr	r2, [r3, #4]
 800c900:	2303      	movs	r3, #3
 800c902:	439a      	bics	r2, r3
 800c904:	3a04      	subs	r2, #4
 800c906:	2a24      	cmp	r2, #36	; 0x24
 800c908:	d832      	bhi.n	800c970 <_calloc_r+0x94>
 800c90a:	0003      	movs	r3, r0
 800c90c:	2a13      	cmp	r2, #19
 800c90e:	d90a      	bls.n	800c926 <_calloc_r+0x4a>
 800c910:	6004      	str	r4, [r0, #0]
 800c912:	6044      	str	r4, [r0, #4]
 800c914:	3308      	adds	r3, #8
 800c916:	2a1b      	cmp	r2, #27
 800c918:	d905      	bls.n	800c926 <_calloc_r+0x4a>
 800c91a:	6084      	str	r4, [r0, #8]
 800c91c:	60c4      	str	r4, [r0, #12]
 800c91e:	2a24      	cmp	r2, #36	; 0x24
 800c920:	d021      	beq.n	800c966 <_calloc_r+0x8a>
 800c922:	0003      	movs	r3, r0
 800c924:	3310      	adds	r3, #16
 800c926:	2200      	movs	r2, #0
 800c928:	601a      	str	r2, [r3, #0]
 800c92a:	605a      	str	r2, [r3, #4]
 800c92c:	609a      	str	r2, [r3, #8]
 800c92e:	e018      	b.n	800c962 <_calloc_r+0x86>
 800c930:	1c33      	adds	r3, r6, #0
 800c932:	1c0d      	adds	r5, r1, #0
 800c934:	b289      	uxth	r1, r1
 800c936:	b292      	uxth	r2, r2
 800c938:	434a      	muls	r2, r1
 800c93a:	b2ad      	uxth	r5, r5
 800c93c:	b299      	uxth	r1, r3
 800c93e:	4369      	muls	r1, r5
 800c940:	0c13      	lsrs	r3, r2, #16
 800c942:	18c9      	adds	r1, r1, r3
 800c944:	0c0b      	lsrs	r3, r1, #16
 800c946:	d107      	bne.n	800c958 <_calloc_r+0x7c>
 800c948:	0409      	lsls	r1, r1, #16
 800c94a:	b292      	uxth	r2, r2
 800c94c:	4311      	orrs	r1, r2
 800c94e:	e7d0      	b.n	800c8f2 <_calloc_r+0x16>
 800c950:	2e00      	cmp	r6, #0
 800c952:	d101      	bne.n	800c958 <_calloc_r+0x7c>
 800c954:	1c15      	adds	r5, r2, #0
 800c956:	e7ed      	b.n	800c934 <_calloc_r+0x58>
 800c958:	f7fc f80a 	bl	8008970 <__errno>
 800c95c:	230c      	movs	r3, #12
 800c95e:	2500      	movs	r5, #0
 800c960:	6003      	str	r3, [r0, #0]
 800c962:	0028      	movs	r0, r5
 800c964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c966:	0003      	movs	r3, r0
 800c968:	6104      	str	r4, [r0, #16]
 800c96a:	3318      	adds	r3, #24
 800c96c:	6144      	str	r4, [r0, #20]
 800c96e:	e7da      	b.n	800c926 <_calloc_r+0x4a>
 800c970:	2100      	movs	r1, #0
 800c972:	f7fb ff51 	bl	8008818 <memset>
 800c976:	e7f4      	b.n	800c962 <_calloc_r+0x86>

0800c978 <quorem>:
 800c978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c97a:	6902      	ldr	r2, [r0, #16]
 800c97c:	690b      	ldr	r3, [r1, #16]
 800c97e:	b089      	sub	sp, #36	; 0x24
 800c980:	0007      	movs	r7, r0
 800c982:	9104      	str	r1, [sp, #16]
 800c984:	2000      	movs	r0, #0
 800c986:	429a      	cmp	r2, r3
 800c988:	db69      	blt.n	800ca5e <quorem+0xe6>
 800c98a:	3b01      	subs	r3, #1
 800c98c:	009c      	lsls	r4, r3, #2
 800c98e:	9301      	str	r3, [sp, #4]
 800c990:	000b      	movs	r3, r1
 800c992:	3314      	adds	r3, #20
 800c994:	9306      	str	r3, [sp, #24]
 800c996:	191b      	adds	r3, r3, r4
 800c998:	9305      	str	r3, [sp, #20]
 800c99a:	003b      	movs	r3, r7
 800c99c:	3314      	adds	r3, #20
 800c99e:	9303      	str	r3, [sp, #12]
 800c9a0:	191c      	adds	r4, r3, r4
 800c9a2:	9b05      	ldr	r3, [sp, #20]
 800c9a4:	6826      	ldr	r6, [r4, #0]
 800c9a6:	681d      	ldr	r5, [r3, #0]
 800c9a8:	0030      	movs	r0, r6
 800c9aa:	3501      	adds	r5, #1
 800c9ac:	0029      	movs	r1, r5
 800c9ae:	f7f3 fbc5 	bl	800013c <__udivsi3>
 800c9b2:	9002      	str	r0, [sp, #8]
 800c9b4:	42ae      	cmp	r6, r5
 800c9b6:	d329      	bcc.n	800ca0c <quorem+0x94>
 800c9b8:	9b06      	ldr	r3, [sp, #24]
 800c9ba:	2600      	movs	r6, #0
 800c9bc:	469c      	mov	ip, r3
 800c9be:	9d03      	ldr	r5, [sp, #12]
 800c9c0:	9606      	str	r6, [sp, #24]
 800c9c2:	4662      	mov	r2, ip
 800c9c4:	ca08      	ldmia	r2!, {r3}
 800c9c6:	6828      	ldr	r0, [r5, #0]
 800c9c8:	4694      	mov	ip, r2
 800c9ca:	9a02      	ldr	r2, [sp, #8]
 800c9cc:	b299      	uxth	r1, r3
 800c9ce:	4351      	muls	r1, r2
 800c9d0:	0c1b      	lsrs	r3, r3, #16
 800c9d2:	4353      	muls	r3, r2
 800c9d4:	1989      	adds	r1, r1, r6
 800c9d6:	0c0a      	lsrs	r2, r1, #16
 800c9d8:	189b      	adds	r3, r3, r2
 800c9da:	9307      	str	r3, [sp, #28]
 800c9dc:	0c1e      	lsrs	r6, r3, #16
 800c9de:	9b06      	ldr	r3, [sp, #24]
 800c9e0:	b282      	uxth	r2, r0
 800c9e2:	18d2      	adds	r2, r2, r3
 800c9e4:	466b      	mov	r3, sp
 800c9e6:	b289      	uxth	r1, r1
 800c9e8:	8b9b      	ldrh	r3, [r3, #28]
 800c9ea:	1a52      	subs	r2, r2, r1
 800c9ec:	0c01      	lsrs	r1, r0, #16
 800c9ee:	1ac9      	subs	r1, r1, r3
 800c9f0:	1413      	asrs	r3, r2, #16
 800c9f2:	18cb      	adds	r3, r1, r3
 800c9f4:	1419      	asrs	r1, r3, #16
 800c9f6:	b292      	uxth	r2, r2
 800c9f8:	041b      	lsls	r3, r3, #16
 800c9fa:	4313      	orrs	r3, r2
 800c9fc:	c508      	stmia	r5!, {r3}
 800c9fe:	9b05      	ldr	r3, [sp, #20]
 800ca00:	9106      	str	r1, [sp, #24]
 800ca02:	4563      	cmp	r3, ip
 800ca04:	d2dd      	bcs.n	800c9c2 <quorem+0x4a>
 800ca06:	6823      	ldr	r3, [r4, #0]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d030      	beq.n	800ca6e <quorem+0xf6>
 800ca0c:	0038      	movs	r0, r7
 800ca0e:	9904      	ldr	r1, [sp, #16]
 800ca10:	f7fc ff04 	bl	800981c <__mcmp>
 800ca14:	2800      	cmp	r0, #0
 800ca16:	db21      	blt.n	800ca5c <quorem+0xe4>
 800ca18:	0038      	movs	r0, r7
 800ca1a:	2600      	movs	r6, #0
 800ca1c:	9b02      	ldr	r3, [sp, #8]
 800ca1e:	9c04      	ldr	r4, [sp, #16]
 800ca20:	3301      	adds	r3, #1
 800ca22:	9302      	str	r3, [sp, #8]
 800ca24:	3014      	adds	r0, #20
 800ca26:	3414      	adds	r4, #20
 800ca28:	6803      	ldr	r3, [r0, #0]
 800ca2a:	cc02      	ldmia	r4!, {r1}
 800ca2c:	b29d      	uxth	r5, r3
 800ca2e:	19ad      	adds	r5, r5, r6
 800ca30:	b28a      	uxth	r2, r1
 800ca32:	1aaa      	subs	r2, r5, r2
 800ca34:	0c09      	lsrs	r1, r1, #16
 800ca36:	0c1b      	lsrs	r3, r3, #16
 800ca38:	1a5b      	subs	r3, r3, r1
 800ca3a:	1411      	asrs	r1, r2, #16
 800ca3c:	185b      	adds	r3, r3, r1
 800ca3e:	141e      	asrs	r6, r3, #16
 800ca40:	b292      	uxth	r2, r2
 800ca42:	041b      	lsls	r3, r3, #16
 800ca44:	4313      	orrs	r3, r2
 800ca46:	c008      	stmia	r0!, {r3}
 800ca48:	9b05      	ldr	r3, [sp, #20]
 800ca4a:	42a3      	cmp	r3, r4
 800ca4c:	d2ec      	bcs.n	800ca28 <quorem+0xb0>
 800ca4e:	9b01      	ldr	r3, [sp, #4]
 800ca50:	9a03      	ldr	r2, [sp, #12]
 800ca52:	009b      	lsls	r3, r3, #2
 800ca54:	18d3      	adds	r3, r2, r3
 800ca56:	681a      	ldr	r2, [r3, #0]
 800ca58:	2a00      	cmp	r2, #0
 800ca5a:	d015      	beq.n	800ca88 <quorem+0x110>
 800ca5c:	9802      	ldr	r0, [sp, #8]
 800ca5e:	b009      	add	sp, #36	; 0x24
 800ca60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca62:	6823      	ldr	r3, [r4, #0]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d106      	bne.n	800ca76 <quorem+0xfe>
 800ca68:	9b01      	ldr	r3, [sp, #4]
 800ca6a:	3b01      	subs	r3, #1
 800ca6c:	9301      	str	r3, [sp, #4]
 800ca6e:	9b03      	ldr	r3, [sp, #12]
 800ca70:	3c04      	subs	r4, #4
 800ca72:	42a3      	cmp	r3, r4
 800ca74:	d3f5      	bcc.n	800ca62 <quorem+0xea>
 800ca76:	9b01      	ldr	r3, [sp, #4]
 800ca78:	613b      	str	r3, [r7, #16]
 800ca7a:	e7c7      	b.n	800ca0c <quorem+0x94>
 800ca7c:	681a      	ldr	r2, [r3, #0]
 800ca7e:	2a00      	cmp	r2, #0
 800ca80:	d106      	bne.n	800ca90 <quorem+0x118>
 800ca82:	9a01      	ldr	r2, [sp, #4]
 800ca84:	3a01      	subs	r2, #1
 800ca86:	9201      	str	r2, [sp, #4]
 800ca88:	9a03      	ldr	r2, [sp, #12]
 800ca8a:	3b04      	subs	r3, #4
 800ca8c:	429a      	cmp	r2, r3
 800ca8e:	d3f5      	bcc.n	800ca7c <quorem+0x104>
 800ca90:	9b01      	ldr	r3, [sp, #4]
 800ca92:	613b      	str	r3, [r7, #16]
 800ca94:	e7e2      	b.n	800ca5c <quorem+0xe4>
	...

0800ca98 <_dtoa_r>:
 800ca98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca9a:	0014      	movs	r4, r2
 800ca9c:	001d      	movs	r5, r3
 800ca9e:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800caa0:	b09d      	sub	sp, #116	; 0x74
 800caa2:	9408      	str	r4, [sp, #32]
 800caa4:	9509      	str	r5, [sp, #36]	; 0x24
 800caa6:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800caa8:	9004      	str	r0, [sp, #16]
 800caaa:	2900      	cmp	r1, #0
 800caac:	d009      	beq.n	800cac2 <_dtoa_r+0x2a>
 800caae:	2301      	movs	r3, #1
 800cab0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cab2:	4093      	lsls	r3, r2
 800cab4:	604a      	str	r2, [r1, #4]
 800cab6:	608b      	str	r3, [r1, #8]
 800cab8:	f7fc fc56 	bl	8009368 <_Bfree>
 800cabc:	2300      	movs	r3, #0
 800cabe:	9a04      	ldr	r2, [sp, #16]
 800cac0:	6393      	str	r3, [r2, #56]	; 0x38
 800cac2:	2d00      	cmp	r5, #0
 800cac4:	da1e      	bge.n	800cb04 <_dtoa_r+0x6c>
 800cac6:	2301      	movs	r3, #1
 800cac8:	6033      	str	r3, [r6, #0]
 800caca:	006b      	lsls	r3, r5, #1
 800cacc:	085b      	lsrs	r3, r3, #1
 800cace:	9309      	str	r3, [sp, #36]	; 0x24
 800cad0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cad2:	4bb5      	ldr	r3, [pc, #724]	; (800cda8 <_dtoa_r+0x310>)
 800cad4:	4ab4      	ldr	r2, [pc, #720]	; (800cda8 <_dtoa_r+0x310>)
 800cad6:	403b      	ands	r3, r7
 800cad8:	4293      	cmp	r3, r2
 800cada:	d116      	bne.n	800cb0a <_dtoa_r+0x72>
 800cadc:	4bb3      	ldr	r3, [pc, #716]	; (800cdac <_dtoa_r+0x314>)
 800cade:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800cae0:	6013      	str	r3, [r2, #0]
 800cae2:	033b      	lsls	r3, r7, #12
 800cae4:	0b1b      	lsrs	r3, r3, #12
 800cae6:	4323      	orrs	r3, r4
 800cae8:	d101      	bne.n	800caee <_dtoa_r+0x56>
 800caea:	f000 fdb2 	bl	800d652 <_dtoa_r+0xbba>
 800caee:	4bb0      	ldr	r3, [pc, #704]	; (800cdb0 <_dtoa_r+0x318>)
 800caf0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800caf2:	9306      	str	r3, [sp, #24]
 800caf4:	2a00      	cmp	r2, #0
 800caf6:	d002      	beq.n	800cafe <_dtoa_r+0x66>
 800caf8:	4bae      	ldr	r3, [pc, #696]	; (800cdb4 <_dtoa_r+0x31c>)
 800cafa:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800cafc:	6013      	str	r3, [r2, #0]
 800cafe:	9806      	ldr	r0, [sp, #24]
 800cb00:	b01d      	add	sp, #116	; 0x74
 800cb02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb04:	2300      	movs	r3, #0
 800cb06:	6033      	str	r3, [r6, #0]
 800cb08:	e7e2      	b.n	800cad0 <_dtoa_r+0x38>
 800cb0a:	9a08      	ldr	r2, [sp, #32]
 800cb0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb0e:	9210      	str	r2, [sp, #64]	; 0x40
 800cb10:	9311      	str	r3, [sp, #68]	; 0x44
 800cb12:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cb14:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cb16:	2200      	movs	r2, #0
 800cb18:	2300      	movs	r3, #0
 800cb1a:	f7f3 fc95 	bl	8000448 <__aeabi_dcmpeq>
 800cb1e:	1e06      	subs	r6, r0, #0
 800cb20:	d009      	beq.n	800cb36 <_dtoa_r+0x9e>
 800cb22:	2301      	movs	r3, #1
 800cb24:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800cb26:	6013      	str	r3, [r2, #0]
 800cb28:	4ba3      	ldr	r3, [pc, #652]	; (800cdb8 <_dtoa_r+0x320>)
 800cb2a:	9306      	str	r3, [sp, #24]
 800cb2c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d0e5      	beq.n	800cafe <_dtoa_r+0x66>
 800cb32:	4ba2      	ldr	r3, [pc, #648]	; (800cdbc <_dtoa_r+0x324>)
 800cb34:	e7e1      	b.n	800cafa <_dtoa_r+0x62>
 800cb36:	ab1a      	add	r3, sp, #104	; 0x68
 800cb38:	9301      	str	r3, [sp, #4]
 800cb3a:	ab1b      	add	r3, sp, #108	; 0x6c
 800cb3c:	9300      	str	r3, [sp, #0]
 800cb3e:	9804      	ldr	r0, [sp, #16]
 800cb40:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cb42:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cb44:	f7fc ff86 	bl	8009a54 <__d2b>
 800cb48:	007a      	lsls	r2, r7, #1
 800cb4a:	9005      	str	r0, [sp, #20]
 800cb4c:	0d52      	lsrs	r2, r2, #21
 800cb4e:	d100      	bne.n	800cb52 <_dtoa_r+0xba>
 800cb50:	e07b      	b.n	800cc4a <_dtoa_r+0x1b2>
 800cb52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cb54:	9617      	str	r6, [sp, #92]	; 0x5c
 800cb56:	0319      	lsls	r1, r3, #12
 800cb58:	4b99      	ldr	r3, [pc, #612]	; (800cdc0 <_dtoa_r+0x328>)
 800cb5a:	0b09      	lsrs	r1, r1, #12
 800cb5c:	430b      	orrs	r3, r1
 800cb5e:	4999      	ldr	r1, [pc, #612]	; (800cdc4 <_dtoa_r+0x32c>)
 800cb60:	1857      	adds	r7, r2, r1
 800cb62:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cb64:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cb66:	0019      	movs	r1, r3
 800cb68:	2200      	movs	r2, #0
 800cb6a:	4b97      	ldr	r3, [pc, #604]	; (800cdc8 <_dtoa_r+0x330>)
 800cb6c:	f7f5 f840 	bl	8001bf0 <__aeabi_dsub>
 800cb70:	4a96      	ldr	r2, [pc, #600]	; (800cdcc <_dtoa_r+0x334>)
 800cb72:	4b97      	ldr	r3, [pc, #604]	; (800cdd0 <_dtoa_r+0x338>)
 800cb74:	f7f4 fd7a 	bl	800166c <__aeabi_dmul>
 800cb78:	4a96      	ldr	r2, [pc, #600]	; (800cdd4 <_dtoa_r+0x33c>)
 800cb7a:	4b97      	ldr	r3, [pc, #604]	; (800cdd8 <_dtoa_r+0x340>)
 800cb7c:	f7f3 fe1c 	bl	80007b8 <__aeabi_dadd>
 800cb80:	0004      	movs	r4, r0
 800cb82:	0038      	movs	r0, r7
 800cb84:	000d      	movs	r5, r1
 800cb86:	f7f5 fc09 	bl	800239c <__aeabi_i2d>
 800cb8a:	4a94      	ldr	r2, [pc, #592]	; (800cddc <_dtoa_r+0x344>)
 800cb8c:	4b94      	ldr	r3, [pc, #592]	; (800cde0 <_dtoa_r+0x348>)
 800cb8e:	f7f4 fd6d 	bl	800166c <__aeabi_dmul>
 800cb92:	0002      	movs	r2, r0
 800cb94:	000b      	movs	r3, r1
 800cb96:	0020      	movs	r0, r4
 800cb98:	0029      	movs	r1, r5
 800cb9a:	f7f3 fe0d 	bl	80007b8 <__aeabi_dadd>
 800cb9e:	0004      	movs	r4, r0
 800cba0:	000d      	movs	r5, r1
 800cba2:	f7f5 fbc5 	bl	8002330 <__aeabi_d2iz>
 800cba6:	2200      	movs	r2, #0
 800cba8:	9003      	str	r0, [sp, #12]
 800cbaa:	2300      	movs	r3, #0
 800cbac:	0020      	movs	r0, r4
 800cbae:	0029      	movs	r1, r5
 800cbb0:	f7f3 fc50 	bl	8000454 <__aeabi_dcmplt>
 800cbb4:	2800      	cmp	r0, #0
 800cbb6:	d00b      	beq.n	800cbd0 <_dtoa_r+0x138>
 800cbb8:	9803      	ldr	r0, [sp, #12]
 800cbba:	f7f5 fbef 	bl	800239c <__aeabi_i2d>
 800cbbe:	002b      	movs	r3, r5
 800cbc0:	0022      	movs	r2, r4
 800cbc2:	f7f3 fc41 	bl	8000448 <__aeabi_dcmpeq>
 800cbc6:	4243      	negs	r3, r0
 800cbc8:	4158      	adcs	r0, r3
 800cbca:	9b03      	ldr	r3, [sp, #12]
 800cbcc:	1a1b      	subs	r3, r3, r0
 800cbce:	9303      	str	r3, [sp, #12]
 800cbd0:	2301      	movs	r3, #1
 800cbd2:	9316      	str	r3, [sp, #88]	; 0x58
 800cbd4:	9b03      	ldr	r3, [sp, #12]
 800cbd6:	2b16      	cmp	r3, #22
 800cbd8:	d810      	bhi.n	800cbfc <_dtoa_r+0x164>
 800cbda:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cbdc:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cbde:	9a03      	ldr	r2, [sp, #12]
 800cbe0:	4b80      	ldr	r3, [pc, #512]	; (800cde4 <_dtoa_r+0x34c>)
 800cbe2:	00d2      	lsls	r2, r2, #3
 800cbe4:	189b      	adds	r3, r3, r2
 800cbe6:	681a      	ldr	r2, [r3, #0]
 800cbe8:	685b      	ldr	r3, [r3, #4]
 800cbea:	f7f3 fc33 	bl	8000454 <__aeabi_dcmplt>
 800cbee:	2800      	cmp	r0, #0
 800cbf0:	d047      	beq.n	800cc82 <_dtoa_r+0x1ea>
 800cbf2:	9b03      	ldr	r3, [sp, #12]
 800cbf4:	3b01      	subs	r3, #1
 800cbf6:	9303      	str	r3, [sp, #12]
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	9316      	str	r3, [sp, #88]	; 0x58
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800cc00:	920a      	str	r2, [sp, #40]	; 0x28
 800cc02:	1bdb      	subs	r3, r3, r7
 800cc04:	1e5a      	subs	r2, r3, #1
 800cc06:	d53e      	bpl.n	800cc86 <_dtoa_r+0x1ee>
 800cc08:	2201      	movs	r2, #1
 800cc0a:	1ad3      	subs	r3, r2, r3
 800cc0c:	930a      	str	r3, [sp, #40]	; 0x28
 800cc0e:	2300      	movs	r3, #0
 800cc10:	930c      	str	r3, [sp, #48]	; 0x30
 800cc12:	9b03      	ldr	r3, [sp, #12]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	db38      	blt.n	800cc8a <_dtoa_r+0x1f2>
 800cc18:	9a03      	ldr	r2, [sp, #12]
 800cc1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc1c:	4694      	mov	ip, r2
 800cc1e:	4463      	add	r3, ip
 800cc20:	930c      	str	r3, [sp, #48]	; 0x30
 800cc22:	2300      	movs	r3, #0
 800cc24:	9213      	str	r2, [sp, #76]	; 0x4c
 800cc26:	930d      	str	r3, [sp, #52]	; 0x34
 800cc28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cc2a:	2401      	movs	r4, #1
 800cc2c:	2b09      	cmp	r3, #9
 800cc2e:	d867      	bhi.n	800cd00 <_dtoa_r+0x268>
 800cc30:	2b05      	cmp	r3, #5
 800cc32:	dd02      	ble.n	800cc3a <_dtoa_r+0x1a2>
 800cc34:	2400      	movs	r4, #0
 800cc36:	3b04      	subs	r3, #4
 800cc38:	9322      	str	r3, [sp, #136]	; 0x88
 800cc3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cc3c:	1e98      	subs	r0, r3, #2
 800cc3e:	2803      	cmp	r0, #3
 800cc40:	d867      	bhi.n	800cd12 <_dtoa_r+0x27a>
 800cc42:	f7f3 fa67 	bl	8000114 <__gnu_thumb1_case_uqi>
 800cc46:	3a2b      	.short	0x3a2b
 800cc48:	5b38      	.short	0x5b38
 800cc4a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cc4c:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800cc4e:	18f6      	adds	r6, r6, r3
 800cc50:	4b65      	ldr	r3, [pc, #404]	; (800cde8 <_dtoa_r+0x350>)
 800cc52:	18f2      	adds	r2, r6, r3
 800cc54:	2a20      	cmp	r2, #32
 800cc56:	dd0f      	ble.n	800cc78 <_dtoa_r+0x1e0>
 800cc58:	2340      	movs	r3, #64	; 0x40
 800cc5a:	1a9b      	subs	r3, r3, r2
 800cc5c:	409f      	lsls	r7, r3
 800cc5e:	4b63      	ldr	r3, [pc, #396]	; (800cdec <_dtoa_r+0x354>)
 800cc60:	0038      	movs	r0, r7
 800cc62:	18f3      	adds	r3, r6, r3
 800cc64:	40dc      	lsrs	r4, r3
 800cc66:	4320      	orrs	r0, r4
 800cc68:	f7f5 fbc8 	bl	80023fc <__aeabi_ui2d>
 800cc6c:	2201      	movs	r2, #1
 800cc6e:	4b60      	ldr	r3, [pc, #384]	; (800cdf0 <_dtoa_r+0x358>)
 800cc70:	1e77      	subs	r7, r6, #1
 800cc72:	18cb      	adds	r3, r1, r3
 800cc74:	9217      	str	r2, [sp, #92]	; 0x5c
 800cc76:	e776      	b.n	800cb66 <_dtoa_r+0xce>
 800cc78:	2320      	movs	r3, #32
 800cc7a:	0020      	movs	r0, r4
 800cc7c:	1a9b      	subs	r3, r3, r2
 800cc7e:	4098      	lsls	r0, r3
 800cc80:	e7f2      	b.n	800cc68 <_dtoa_r+0x1d0>
 800cc82:	9016      	str	r0, [sp, #88]	; 0x58
 800cc84:	e7ba      	b.n	800cbfc <_dtoa_r+0x164>
 800cc86:	920c      	str	r2, [sp, #48]	; 0x30
 800cc88:	e7c3      	b.n	800cc12 <_dtoa_r+0x17a>
 800cc8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc8c:	9a03      	ldr	r2, [sp, #12]
 800cc8e:	1a9b      	subs	r3, r3, r2
 800cc90:	930a      	str	r3, [sp, #40]	; 0x28
 800cc92:	4253      	negs	r3, r2
 800cc94:	930d      	str	r3, [sp, #52]	; 0x34
 800cc96:	2300      	movs	r3, #0
 800cc98:	9313      	str	r3, [sp, #76]	; 0x4c
 800cc9a:	e7c5      	b.n	800cc28 <_dtoa_r+0x190>
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	930f      	str	r3, [sp, #60]	; 0x3c
 800cca0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cca2:	930b      	str	r3, [sp, #44]	; 0x2c
 800cca4:	9307      	str	r3, [sp, #28]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	dc13      	bgt.n	800ccd2 <_dtoa_r+0x23a>
 800ccaa:	2301      	movs	r3, #1
 800ccac:	001a      	movs	r2, r3
 800ccae:	930b      	str	r3, [sp, #44]	; 0x2c
 800ccb0:	9307      	str	r3, [sp, #28]
 800ccb2:	9223      	str	r2, [sp, #140]	; 0x8c
 800ccb4:	e00d      	b.n	800ccd2 <_dtoa_r+0x23a>
 800ccb6:	2301      	movs	r3, #1
 800ccb8:	e7f1      	b.n	800cc9e <_dtoa_r+0x206>
 800ccba:	2300      	movs	r3, #0
 800ccbc:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800ccbe:	930f      	str	r3, [sp, #60]	; 0x3c
 800ccc0:	4694      	mov	ip, r2
 800ccc2:	9b03      	ldr	r3, [sp, #12]
 800ccc4:	4463      	add	r3, ip
 800ccc6:	930b      	str	r3, [sp, #44]	; 0x2c
 800ccc8:	3301      	adds	r3, #1
 800ccca:	9307      	str	r3, [sp, #28]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	dc00      	bgt.n	800ccd2 <_dtoa_r+0x23a>
 800ccd0:	2301      	movs	r3, #1
 800ccd2:	2100      	movs	r1, #0
 800ccd4:	2204      	movs	r2, #4
 800ccd6:	0010      	movs	r0, r2
 800ccd8:	3014      	adds	r0, #20
 800ccda:	4298      	cmp	r0, r3
 800ccdc:	d91d      	bls.n	800cd1a <_dtoa_r+0x282>
 800ccde:	9b04      	ldr	r3, [sp, #16]
 800cce0:	0018      	movs	r0, r3
 800cce2:	63d9      	str	r1, [r3, #60]	; 0x3c
 800cce4:	f7fc fb18 	bl	8009318 <_Balloc>
 800cce8:	9006      	str	r0, [sp, #24]
 800ccea:	2800      	cmp	r0, #0
 800ccec:	d118      	bne.n	800cd20 <_dtoa_r+0x288>
 800ccee:	21b0      	movs	r1, #176	; 0xb0
 800ccf0:	4b40      	ldr	r3, [pc, #256]	; (800cdf4 <_dtoa_r+0x35c>)
 800ccf2:	4841      	ldr	r0, [pc, #260]	; (800cdf8 <_dtoa_r+0x360>)
 800ccf4:	9a06      	ldr	r2, [sp, #24]
 800ccf6:	31ff      	adds	r1, #255	; 0xff
 800ccf8:	f7ff fdd2 	bl	800c8a0 <__assert_func>
 800ccfc:	2301      	movs	r3, #1
 800ccfe:	e7dd      	b.n	800ccbc <_dtoa_r+0x224>
 800cd00:	2300      	movs	r3, #0
 800cd02:	940f      	str	r4, [sp, #60]	; 0x3c
 800cd04:	9322      	str	r3, [sp, #136]	; 0x88
 800cd06:	3b01      	subs	r3, #1
 800cd08:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd0a:	9307      	str	r3, [sp, #28]
 800cd0c:	2200      	movs	r2, #0
 800cd0e:	3313      	adds	r3, #19
 800cd10:	e7cf      	b.n	800ccb2 <_dtoa_r+0x21a>
 800cd12:	2301      	movs	r3, #1
 800cd14:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd16:	3b02      	subs	r3, #2
 800cd18:	e7f6      	b.n	800cd08 <_dtoa_r+0x270>
 800cd1a:	3101      	adds	r1, #1
 800cd1c:	0052      	lsls	r2, r2, #1
 800cd1e:	e7da      	b.n	800ccd6 <_dtoa_r+0x23e>
 800cd20:	9b04      	ldr	r3, [sp, #16]
 800cd22:	9a06      	ldr	r2, [sp, #24]
 800cd24:	639a      	str	r2, [r3, #56]	; 0x38
 800cd26:	9b07      	ldr	r3, [sp, #28]
 800cd28:	2b0e      	cmp	r3, #14
 800cd2a:	d900      	bls.n	800cd2e <_dtoa_r+0x296>
 800cd2c:	e0e3      	b.n	800cef6 <_dtoa_r+0x45e>
 800cd2e:	2c00      	cmp	r4, #0
 800cd30:	d100      	bne.n	800cd34 <_dtoa_r+0x29c>
 800cd32:	e0e0      	b.n	800cef6 <_dtoa_r+0x45e>
 800cd34:	9b03      	ldr	r3, [sp, #12]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	dd62      	ble.n	800ce00 <_dtoa_r+0x368>
 800cd3a:	210f      	movs	r1, #15
 800cd3c:	9a03      	ldr	r2, [sp, #12]
 800cd3e:	4b29      	ldr	r3, [pc, #164]	; (800cde4 <_dtoa_r+0x34c>)
 800cd40:	400a      	ands	r2, r1
 800cd42:	00d2      	lsls	r2, r2, #3
 800cd44:	189b      	adds	r3, r3, r2
 800cd46:	681e      	ldr	r6, [r3, #0]
 800cd48:	685f      	ldr	r7, [r3, #4]
 800cd4a:	9b03      	ldr	r3, [sp, #12]
 800cd4c:	2402      	movs	r4, #2
 800cd4e:	111d      	asrs	r5, r3, #4
 800cd50:	05db      	lsls	r3, r3, #23
 800cd52:	d50a      	bpl.n	800cd6a <_dtoa_r+0x2d2>
 800cd54:	4b29      	ldr	r3, [pc, #164]	; (800cdfc <_dtoa_r+0x364>)
 800cd56:	400d      	ands	r5, r1
 800cd58:	6a1a      	ldr	r2, [r3, #32]
 800cd5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd5c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cd5e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cd60:	f7f4 f88a 	bl	8000e78 <__aeabi_ddiv>
 800cd64:	9008      	str	r0, [sp, #32]
 800cd66:	9109      	str	r1, [sp, #36]	; 0x24
 800cd68:	3401      	adds	r4, #1
 800cd6a:	4b24      	ldr	r3, [pc, #144]	; (800cdfc <_dtoa_r+0x364>)
 800cd6c:	930e      	str	r3, [sp, #56]	; 0x38
 800cd6e:	2d00      	cmp	r5, #0
 800cd70:	d108      	bne.n	800cd84 <_dtoa_r+0x2ec>
 800cd72:	9808      	ldr	r0, [sp, #32]
 800cd74:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cd76:	0032      	movs	r2, r6
 800cd78:	003b      	movs	r3, r7
 800cd7a:	f7f4 f87d 	bl	8000e78 <__aeabi_ddiv>
 800cd7e:	9008      	str	r0, [sp, #32]
 800cd80:	9109      	str	r1, [sp, #36]	; 0x24
 800cd82:	e058      	b.n	800ce36 <_dtoa_r+0x39e>
 800cd84:	2301      	movs	r3, #1
 800cd86:	421d      	tst	r5, r3
 800cd88:	d009      	beq.n	800cd9e <_dtoa_r+0x306>
 800cd8a:	18e4      	adds	r4, r4, r3
 800cd8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd8e:	0030      	movs	r0, r6
 800cd90:	681a      	ldr	r2, [r3, #0]
 800cd92:	685b      	ldr	r3, [r3, #4]
 800cd94:	0039      	movs	r1, r7
 800cd96:	f7f4 fc69 	bl	800166c <__aeabi_dmul>
 800cd9a:	0006      	movs	r6, r0
 800cd9c:	000f      	movs	r7, r1
 800cd9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cda0:	106d      	asrs	r5, r5, #1
 800cda2:	3308      	adds	r3, #8
 800cda4:	e7e2      	b.n	800cd6c <_dtoa_r+0x2d4>
 800cda6:	46c0      	nop			; (mov r8, r8)
 800cda8:	7ff00000 	.word	0x7ff00000
 800cdac:	0000270f 	.word	0x0000270f
 800cdb0:	0800f88d 	.word	0x0800f88d
 800cdb4:	0800f890 	.word	0x0800f890
 800cdb8:	0800f7fe 	.word	0x0800f7fe
 800cdbc:	0800f7ff 	.word	0x0800f7ff
 800cdc0:	3ff00000 	.word	0x3ff00000
 800cdc4:	fffffc01 	.word	0xfffffc01
 800cdc8:	3ff80000 	.word	0x3ff80000
 800cdcc:	636f4361 	.word	0x636f4361
 800cdd0:	3fd287a7 	.word	0x3fd287a7
 800cdd4:	8b60c8b3 	.word	0x8b60c8b3
 800cdd8:	3fc68a28 	.word	0x3fc68a28
 800cddc:	509f79fb 	.word	0x509f79fb
 800cde0:	3fd34413 	.word	0x3fd34413
 800cde4:	0800f6f8 	.word	0x0800f6f8
 800cde8:	00000432 	.word	0x00000432
 800cdec:	00000412 	.word	0x00000412
 800cdf0:	fe100000 	.word	0xfe100000
 800cdf4:	0800f601 	.word	0x0800f601
 800cdf8:	0800f891 	.word	0x0800f891
 800cdfc:	0800f6d0 	.word	0x0800f6d0
 800ce00:	9b03      	ldr	r3, [sp, #12]
 800ce02:	2402      	movs	r4, #2
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d016      	beq.n	800ce36 <_dtoa_r+0x39e>
 800ce08:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ce0a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ce0c:	220f      	movs	r2, #15
 800ce0e:	425d      	negs	r5, r3
 800ce10:	402a      	ands	r2, r5
 800ce12:	4bdd      	ldr	r3, [pc, #884]	; (800d188 <_dtoa_r+0x6f0>)
 800ce14:	00d2      	lsls	r2, r2, #3
 800ce16:	189b      	adds	r3, r3, r2
 800ce18:	681a      	ldr	r2, [r3, #0]
 800ce1a:	685b      	ldr	r3, [r3, #4]
 800ce1c:	f7f4 fc26 	bl	800166c <__aeabi_dmul>
 800ce20:	2701      	movs	r7, #1
 800ce22:	2300      	movs	r3, #0
 800ce24:	9008      	str	r0, [sp, #32]
 800ce26:	9109      	str	r1, [sp, #36]	; 0x24
 800ce28:	4ed8      	ldr	r6, [pc, #864]	; (800d18c <_dtoa_r+0x6f4>)
 800ce2a:	112d      	asrs	r5, r5, #4
 800ce2c:	2d00      	cmp	r5, #0
 800ce2e:	d000      	beq.n	800ce32 <_dtoa_r+0x39a>
 800ce30:	e091      	b.n	800cf56 <_dtoa_r+0x4be>
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d1a3      	bne.n	800cd7e <_dtoa_r+0x2e6>
 800ce36:	9e08      	ldr	r6, [sp, #32]
 800ce38:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ce3a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d100      	bne.n	800ce42 <_dtoa_r+0x3aa>
 800ce40:	e094      	b.n	800cf6c <_dtoa_r+0x4d4>
 800ce42:	2200      	movs	r2, #0
 800ce44:	0030      	movs	r0, r6
 800ce46:	0039      	movs	r1, r7
 800ce48:	4bd1      	ldr	r3, [pc, #836]	; (800d190 <_dtoa_r+0x6f8>)
 800ce4a:	f7f3 fb03 	bl	8000454 <__aeabi_dcmplt>
 800ce4e:	2800      	cmp	r0, #0
 800ce50:	d100      	bne.n	800ce54 <_dtoa_r+0x3bc>
 800ce52:	e08b      	b.n	800cf6c <_dtoa_r+0x4d4>
 800ce54:	9b07      	ldr	r3, [sp, #28]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d100      	bne.n	800ce5c <_dtoa_r+0x3c4>
 800ce5a:	e087      	b.n	800cf6c <_dtoa_r+0x4d4>
 800ce5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	dd45      	ble.n	800ceee <_dtoa_r+0x456>
 800ce62:	9b03      	ldr	r3, [sp, #12]
 800ce64:	2200      	movs	r2, #0
 800ce66:	3b01      	subs	r3, #1
 800ce68:	930e      	str	r3, [sp, #56]	; 0x38
 800ce6a:	0030      	movs	r0, r6
 800ce6c:	4bc9      	ldr	r3, [pc, #804]	; (800d194 <_dtoa_r+0x6fc>)
 800ce6e:	0039      	movs	r1, r7
 800ce70:	f7f4 fbfc 	bl	800166c <__aeabi_dmul>
 800ce74:	9008      	str	r0, [sp, #32]
 800ce76:	9109      	str	r1, [sp, #36]	; 0x24
 800ce78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce7a:	3401      	adds	r4, #1
 800ce7c:	0020      	movs	r0, r4
 800ce7e:	9e08      	ldr	r6, [sp, #32]
 800ce80:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ce82:	9312      	str	r3, [sp, #72]	; 0x48
 800ce84:	f7f5 fa8a 	bl	800239c <__aeabi_i2d>
 800ce88:	0032      	movs	r2, r6
 800ce8a:	003b      	movs	r3, r7
 800ce8c:	f7f4 fbee 	bl	800166c <__aeabi_dmul>
 800ce90:	2200      	movs	r2, #0
 800ce92:	4bc1      	ldr	r3, [pc, #772]	; (800d198 <_dtoa_r+0x700>)
 800ce94:	f7f3 fc90 	bl	80007b8 <__aeabi_dadd>
 800ce98:	4ac0      	ldr	r2, [pc, #768]	; (800d19c <_dtoa_r+0x704>)
 800ce9a:	9014      	str	r0, [sp, #80]	; 0x50
 800ce9c:	9115      	str	r1, [sp, #84]	; 0x54
 800ce9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cea0:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800cea2:	4694      	mov	ip, r2
 800cea4:	9308      	str	r3, [sp, #32]
 800cea6:	9409      	str	r4, [sp, #36]	; 0x24
 800cea8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ceaa:	4463      	add	r3, ip
 800ceac:	9318      	str	r3, [sp, #96]	; 0x60
 800ceae:	9309      	str	r3, [sp, #36]	; 0x24
 800ceb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d15e      	bne.n	800cf74 <_dtoa_r+0x4dc>
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	4bb9      	ldr	r3, [pc, #740]	; (800d1a0 <_dtoa_r+0x708>)
 800ceba:	0030      	movs	r0, r6
 800cebc:	0039      	movs	r1, r7
 800cebe:	f7f4 fe97 	bl	8001bf0 <__aeabi_dsub>
 800cec2:	9a08      	ldr	r2, [sp, #32]
 800cec4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800cec6:	0004      	movs	r4, r0
 800cec8:	000d      	movs	r5, r1
 800ceca:	f7f3 fad7 	bl	800047c <__aeabi_dcmpgt>
 800cece:	2800      	cmp	r0, #0
 800ced0:	d000      	beq.n	800ced4 <_dtoa_r+0x43c>
 800ced2:	e2b3      	b.n	800d43c <_dtoa_r+0x9a4>
 800ced4:	48b3      	ldr	r0, [pc, #716]	; (800d1a4 <_dtoa_r+0x70c>)
 800ced6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ced8:	4684      	mov	ip, r0
 800ceda:	4461      	add	r1, ip
 800cedc:	000b      	movs	r3, r1
 800cede:	0020      	movs	r0, r4
 800cee0:	0029      	movs	r1, r5
 800cee2:	9a08      	ldr	r2, [sp, #32]
 800cee4:	f7f3 fab6 	bl	8000454 <__aeabi_dcmplt>
 800cee8:	2800      	cmp	r0, #0
 800ceea:	d000      	beq.n	800ceee <_dtoa_r+0x456>
 800ceec:	e2a3      	b.n	800d436 <_dtoa_r+0x99e>
 800ceee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cef0:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800cef2:	9308      	str	r3, [sp, #32]
 800cef4:	9409      	str	r4, [sp, #36]	; 0x24
 800cef6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	da00      	bge.n	800cefe <_dtoa_r+0x466>
 800cefc:	e179      	b.n	800d1f2 <_dtoa_r+0x75a>
 800cefe:	9a03      	ldr	r2, [sp, #12]
 800cf00:	2a0e      	cmp	r2, #14
 800cf02:	dd00      	ble.n	800cf06 <_dtoa_r+0x46e>
 800cf04:	e175      	b.n	800d1f2 <_dtoa_r+0x75a>
 800cf06:	4ba0      	ldr	r3, [pc, #640]	; (800d188 <_dtoa_r+0x6f0>)
 800cf08:	00d2      	lsls	r2, r2, #3
 800cf0a:	189b      	adds	r3, r3, r2
 800cf0c:	681e      	ldr	r6, [r3, #0]
 800cf0e:	685f      	ldr	r7, [r3, #4]
 800cf10:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	db00      	blt.n	800cf18 <_dtoa_r+0x480>
 800cf16:	e0e5      	b.n	800d0e4 <_dtoa_r+0x64c>
 800cf18:	9b07      	ldr	r3, [sp, #28]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	dd00      	ble.n	800cf20 <_dtoa_r+0x488>
 800cf1e:	e0e1      	b.n	800d0e4 <_dtoa_r+0x64c>
 800cf20:	d000      	beq.n	800cf24 <_dtoa_r+0x48c>
 800cf22:	e288      	b.n	800d436 <_dtoa_r+0x99e>
 800cf24:	2200      	movs	r2, #0
 800cf26:	0030      	movs	r0, r6
 800cf28:	0039      	movs	r1, r7
 800cf2a:	4b9d      	ldr	r3, [pc, #628]	; (800d1a0 <_dtoa_r+0x708>)
 800cf2c:	f7f4 fb9e 	bl	800166c <__aeabi_dmul>
 800cf30:	9a08      	ldr	r2, [sp, #32]
 800cf32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf34:	f7f3 faac 	bl	8000490 <__aeabi_dcmpge>
 800cf38:	9e07      	ldr	r6, [sp, #28]
 800cf3a:	0037      	movs	r7, r6
 800cf3c:	2800      	cmp	r0, #0
 800cf3e:	d000      	beq.n	800cf42 <_dtoa_r+0x4aa>
 800cf40:	e25f      	b.n	800d402 <_dtoa_r+0x96a>
 800cf42:	9b06      	ldr	r3, [sp, #24]
 800cf44:	9a06      	ldr	r2, [sp, #24]
 800cf46:	3301      	adds	r3, #1
 800cf48:	9308      	str	r3, [sp, #32]
 800cf4a:	2331      	movs	r3, #49	; 0x31
 800cf4c:	7013      	strb	r3, [r2, #0]
 800cf4e:	9b03      	ldr	r3, [sp, #12]
 800cf50:	3301      	adds	r3, #1
 800cf52:	9303      	str	r3, [sp, #12]
 800cf54:	e25a      	b.n	800d40c <_dtoa_r+0x974>
 800cf56:	423d      	tst	r5, r7
 800cf58:	d005      	beq.n	800cf66 <_dtoa_r+0x4ce>
 800cf5a:	6832      	ldr	r2, [r6, #0]
 800cf5c:	6873      	ldr	r3, [r6, #4]
 800cf5e:	f7f4 fb85 	bl	800166c <__aeabi_dmul>
 800cf62:	003b      	movs	r3, r7
 800cf64:	3401      	adds	r4, #1
 800cf66:	106d      	asrs	r5, r5, #1
 800cf68:	3608      	adds	r6, #8
 800cf6a:	e75f      	b.n	800ce2c <_dtoa_r+0x394>
 800cf6c:	9b03      	ldr	r3, [sp, #12]
 800cf6e:	930e      	str	r3, [sp, #56]	; 0x38
 800cf70:	9b07      	ldr	r3, [sp, #28]
 800cf72:	e783      	b.n	800ce7c <_dtoa_r+0x3e4>
 800cf74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cf76:	4b84      	ldr	r3, [pc, #528]	; (800d188 <_dtoa_r+0x6f0>)
 800cf78:	3a01      	subs	r2, #1
 800cf7a:	00d2      	lsls	r2, r2, #3
 800cf7c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800cf7e:	189b      	adds	r3, r3, r2
 800cf80:	9c08      	ldr	r4, [sp, #32]
 800cf82:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cf84:	681a      	ldr	r2, [r3, #0]
 800cf86:	685b      	ldr	r3, [r3, #4]
 800cf88:	2900      	cmp	r1, #0
 800cf8a:	d051      	beq.n	800d030 <_dtoa_r+0x598>
 800cf8c:	2000      	movs	r0, #0
 800cf8e:	4986      	ldr	r1, [pc, #536]	; (800d1a8 <_dtoa_r+0x710>)
 800cf90:	f7f3 ff72 	bl	8000e78 <__aeabi_ddiv>
 800cf94:	0022      	movs	r2, r4
 800cf96:	002b      	movs	r3, r5
 800cf98:	f7f4 fe2a 	bl	8001bf0 <__aeabi_dsub>
 800cf9c:	9a06      	ldr	r2, [sp, #24]
 800cf9e:	0004      	movs	r4, r0
 800cfa0:	4694      	mov	ip, r2
 800cfa2:	000d      	movs	r5, r1
 800cfa4:	9b06      	ldr	r3, [sp, #24]
 800cfa6:	9314      	str	r3, [sp, #80]	; 0x50
 800cfa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cfaa:	4463      	add	r3, ip
 800cfac:	9318      	str	r3, [sp, #96]	; 0x60
 800cfae:	0039      	movs	r1, r7
 800cfb0:	0030      	movs	r0, r6
 800cfb2:	f7f5 f9bd 	bl	8002330 <__aeabi_d2iz>
 800cfb6:	9012      	str	r0, [sp, #72]	; 0x48
 800cfb8:	f7f5 f9f0 	bl	800239c <__aeabi_i2d>
 800cfbc:	0002      	movs	r2, r0
 800cfbe:	000b      	movs	r3, r1
 800cfc0:	0030      	movs	r0, r6
 800cfc2:	0039      	movs	r1, r7
 800cfc4:	f7f4 fe14 	bl	8001bf0 <__aeabi_dsub>
 800cfc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cfca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cfcc:	3301      	adds	r3, #1
 800cfce:	9308      	str	r3, [sp, #32]
 800cfd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cfd2:	0006      	movs	r6, r0
 800cfd4:	3330      	adds	r3, #48	; 0x30
 800cfd6:	7013      	strb	r3, [r2, #0]
 800cfd8:	0022      	movs	r2, r4
 800cfda:	002b      	movs	r3, r5
 800cfdc:	000f      	movs	r7, r1
 800cfde:	f7f3 fa39 	bl	8000454 <__aeabi_dcmplt>
 800cfe2:	2800      	cmp	r0, #0
 800cfe4:	d174      	bne.n	800d0d0 <_dtoa_r+0x638>
 800cfe6:	0032      	movs	r2, r6
 800cfe8:	003b      	movs	r3, r7
 800cfea:	2000      	movs	r0, #0
 800cfec:	4968      	ldr	r1, [pc, #416]	; (800d190 <_dtoa_r+0x6f8>)
 800cfee:	f7f4 fdff 	bl	8001bf0 <__aeabi_dsub>
 800cff2:	0022      	movs	r2, r4
 800cff4:	002b      	movs	r3, r5
 800cff6:	f7f3 fa2d 	bl	8000454 <__aeabi_dcmplt>
 800cffa:	2800      	cmp	r0, #0
 800cffc:	d000      	beq.n	800d000 <_dtoa_r+0x568>
 800cffe:	e0d7      	b.n	800d1b0 <_dtoa_r+0x718>
 800d000:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d002:	9a08      	ldr	r2, [sp, #32]
 800d004:	4293      	cmp	r3, r2
 800d006:	d100      	bne.n	800d00a <_dtoa_r+0x572>
 800d008:	e771      	b.n	800ceee <_dtoa_r+0x456>
 800d00a:	2200      	movs	r2, #0
 800d00c:	0020      	movs	r0, r4
 800d00e:	0029      	movs	r1, r5
 800d010:	4b60      	ldr	r3, [pc, #384]	; (800d194 <_dtoa_r+0x6fc>)
 800d012:	f7f4 fb2b 	bl	800166c <__aeabi_dmul>
 800d016:	4b5f      	ldr	r3, [pc, #380]	; (800d194 <_dtoa_r+0x6fc>)
 800d018:	0004      	movs	r4, r0
 800d01a:	000d      	movs	r5, r1
 800d01c:	0030      	movs	r0, r6
 800d01e:	0039      	movs	r1, r7
 800d020:	2200      	movs	r2, #0
 800d022:	f7f4 fb23 	bl	800166c <__aeabi_dmul>
 800d026:	9b08      	ldr	r3, [sp, #32]
 800d028:	0006      	movs	r6, r0
 800d02a:	000f      	movs	r7, r1
 800d02c:	9314      	str	r3, [sp, #80]	; 0x50
 800d02e:	e7be      	b.n	800cfae <_dtoa_r+0x516>
 800d030:	0020      	movs	r0, r4
 800d032:	0029      	movs	r1, r5
 800d034:	f7f4 fb1a 	bl	800166c <__aeabi_dmul>
 800d038:	9a06      	ldr	r2, [sp, #24]
 800d03a:	9b06      	ldr	r3, [sp, #24]
 800d03c:	4694      	mov	ip, r2
 800d03e:	9308      	str	r3, [sp, #32]
 800d040:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d042:	9014      	str	r0, [sp, #80]	; 0x50
 800d044:	9115      	str	r1, [sp, #84]	; 0x54
 800d046:	4463      	add	r3, ip
 800d048:	9319      	str	r3, [sp, #100]	; 0x64
 800d04a:	0030      	movs	r0, r6
 800d04c:	0039      	movs	r1, r7
 800d04e:	f7f5 f96f 	bl	8002330 <__aeabi_d2iz>
 800d052:	9018      	str	r0, [sp, #96]	; 0x60
 800d054:	f7f5 f9a2 	bl	800239c <__aeabi_i2d>
 800d058:	0002      	movs	r2, r0
 800d05a:	000b      	movs	r3, r1
 800d05c:	0030      	movs	r0, r6
 800d05e:	0039      	movs	r1, r7
 800d060:	f7f4 fdc6 	bl	8001bf0 <__aeabi_dsub>
 800d064:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800d066:	9b08      	ldr	r3, [sp, #32]
 800d068:	3630      	adds	r6, #48	; 0x30
 800d06a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d06c:	701e      	strb	r6, [r3, #0]
 800d06e:	3301      	adds	r3, #1
 800d070:	0004      	movs	r4, r0
 800d072:	000d      	movs	r5, r1
 800d074:	9308      	str	r3, [sp, #32]
 800d076:	4293      	cmp	r3, r2
 800d078:	d12d      	bne.n	800d0d6 <_dtoa_r+0x63e>
 800d07a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d07c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d07e:	9a06      	ldr	r2, [sp, #24]
 800d080:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d082:	4694      	mov	ip, r2
 800d084:	4463      	add	r3, ip
 800d086:	2200      	movs	r2, #0
 800d088:	9308      	str	r3, [sp, #32]
 800d08a:	4b47      	ldr	r3, [pc, #284]	; (800d1a8 <_dtoa_r+0x710>)
 800d08c:	f7f3 fb94 	bl	80007b8 <__aeabi_dadd>
 800d090:	0002      	movs	r2, r0
 800d092:	000b      	movs	r3, r1
 800d094:	0020      	movs	r0, r4
 800d096:	0029      	movs	r1, r5
 800d098:	f7f3 f9f0 	bl	800047c <__aeabi_dcmpgt>
 800d09c:	2800      	cmp	r0, #0
 800d09e:	d000      	beq.n	800d0a2 <_dtoa_r+0x60a>
 800d0a0:	e086      	b.n	800d1b0 <_dtoa_r+0x718>
 800d0a2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d0a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d0a6:	2000      	movs	r0, #0
 800d0a8:	493f      	ldr	r1, [pc, #252]	; (800d1a8 <_dtoa_r+0x710>)
 800d0aa:	f7f4 fda1 	bl	8001bf0 <__aeabi_dsub>
 800d0ae:	0002      	movs	r2, r0
 800d0b0:	000b      	movs	r3, r1
 800d0b2:	0020      	movs	r0, r4
 800d0b4:	0029      	movs	r1, r5
 800d0b6:	f7f3 f9cd 	bl	8000454 <__aeabi_dcmplt>
 800d0ba:	2800      	cmp	r0, #0
 800d0bc:	d100      	bne.n	800d0c0 <_dtoa_r+0x628>
 800d0be:	e716      	b.n	800ceee <_dtoa_r+0x456>
 800d0c0:	9b08      	ldr	r3, [sp, #32]
 800d0c2:	001a      	movs	r2, r3
 800d0c4:	3a01      	subs	r2, #1
 800d0c6:	9208      	str	r2, [sp, #32]
 800d0c8:	7812      	ldrb	r2, [r2, #0]
 800d0ca:	2a30      	cmp	r2, #48	; 0x30
 800d0cc:	d0f8      	beq.n	800d0c0 <_dtoa_r+0x628>
 800d0ce:	9308      	str	r3, [sp, #32]
 800d0d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d0d2:	9303      	str	r3, [sp, #12]
 800d0d4:	e046      	b.n	800d164 <_dtoa_r+0x6cc>
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	4b2e      	ldr	r3, [pc, #184]	; (800d194 <_dtoa_r+0x6fc>)
 800d0da:	f7f4 fac7 	bl	800166c <__aeabi_dmul>
 800d0de:	0006      	movs	r6, r0
 800d0e0:	000f      	movs	r7, r1
 800d0e2:	e7b2      	b.n	800d04a <_dtoa_r+0x5b2>
 800d0e4:	9b06      	ldr	r3, [sp, #24]
 800d0e6:	9a06      	ldr	r2, [sp, #24]
 800d0e8:	930a      	str	r3, [sp, #40]	; 0x28
 800d0ea:	9b07      	ldr	r3, [sp, #28]
 800d0ec:	9c08      	ldr	r4, [sp, #32]
 800d0ee:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800d0f0:	3b01      	subs	r3, #1
 800d0f2:	189b      	adds	r3, r3, r2
 800d0f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800d0f6:	0032      	movs	r2, r6
 800d0f8:	003b      	movs	r3, r7
 800d0fa:	0020      	movs	r0, r4
 800d0fc:	0029      	movs	r1, r5
 800d0fe:	f7f3 febb 	bl	8000e78 <__aeabi_ddiv>
 800d102:	f7f5 f915 	bl	8002330 <__aeabi_d2iz>
 800d106:	9007      	str	r0, [sp, #28]
 800d108:	f7f5 f948 	bl	800239c <__aeabi_i2d>
 800d10c:	0032      	movs	r2, r6
 800d10e:	003b      	movs	r3, r7
 800d110:	f7f4 faac 	bl	800166c <__aeabi_dmul>
 800d114:	0002      	movs	r2, r0
 800d116:	000b      	movs	r3, r1
 800d118:	0020      	movs	r0, r4
 800d11a:	0029      	movs	r1, r5
 800d11c:	f7f4 fd68 	bl	8001bf0 <__aeabi_dsub>
 800d120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d122:	001a      	movs	r2, r3
 800d124:	3201      	adds	r2, #1
 800d126:	920a      	str	r2, [sp, #40]	; 0x28
 800d128:	9208      	str	r2, [sp, #32]
 800d12a:	9a07      	ldr	r2, [sp, #28]
 800d12c:	3230      	adds	r2, #48	; 0x30
 800d12e:	701a      	strb	r2, [r3, #0]
 800d130:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d132:	429a      	cmp	r2, r3
 800d134:	d14f      	bne.n	800d1d6 <_dtoa_r+0x73e>
 800d136:	0002      	movs	r2, r0
 800d138:	000b      	movs	r3, r1
 800d13a:	f7f3 fb3d 	bl	80007b8 <__aeabi_dadd>
 800d13e:	0032      	movs	r2, r6
 800d140:	003b      	movs	r3, r7
 800d142:	0004      	movs	r4, r0
 800d144:	000d      	movs	r5, r1
 800d146:	f7f3 f999 	bl	800047c <__aeabi_dcmpgt>
 800d14a:	2800      	cmp	r0, #0
 800d14c:	d12e      	bne.n	800d1ac <_dtoa_r+0x714>
 800d14e:	0032      	movs	r2, r6
 800d150:	003b      	movs	r3, r7
 800d152:	0020      	movs	r0, r4
 800d154:	0029      	movs	r1, r5
 800d156:	f7f3 f977 	bl	8000448 <__aeabi_dcmpeq>
 800d15a:	2800      	cmp	r0, #0
 800d15c:	d002      	beq.n	800d164 <_dtoa_r+0x6cc>
 800d15e:	9b07      	ldr	r3, [sp, #28]
 800d160:	07de      	lsls	r6, r3, #31
 800d162:	d423      	bmi.n	800d1ac <_dtoa_r+0x714>
 800d164:	9905      	ldr	r1, [sp, #20]
 800d166:	9804      	ldr	r0, [sp, #16]
 800d168:	f7fc f8fe 	bl	8009368 <_Bfree>
 800d16c:	2300      	movs	r3, #0
 800d16e:	9a08      	ldr	r2, [sp, #32]
 800d170:	7013      	strb	r3, [r2, #0]
 800d172:	9b03      	ldr	r3, [sp, #12]
 800d174:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d176:	3301      	adds	r3, #1
 800d178:	6013      	str	r3, [r2, #0]
 800d17a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d100      	bne.n	800d182 <_dtoa_r+0x6ea>
 800d180:	e4bd      	b.n	800cafe <_dtoa_r+0x66>
 800d182:	9a08      	ldr	r2, [sp, #32]
 800d184:	601a      	str	r2, [r3, #0]
 800d186:	e4ba      	b.n	800cafe <_dtoa_r+0x66>
 800d188:	0800f6f8 	.word	0x0800f6f8
 800d18c:	0800f6d0 	.word	0x0800f6d0
 800d190:	3ff00000 	.word	0x3ff00000
 800d194:	40240000 	.word	0x40240000
 800d198:	401c0000 	.word	0x401c0000
 800d19c:	fcc00000 	.word	0xfcc00000
 800d1a0:	40140000 	.word	0x40140000
 800d1a4:	7cc00000 	.word	0x7cc00000
 800d1a8:	3fe00000 	.word	0x3fe00000
 800d1ac:	9b03      	ldr	r3, [sp, #12]
 800d1ae:	930e      	str	r3, [sp, #56]	; 0x38
 800d1b0:	9b08      	ldr	r3, [sp, #32]
 800d1b2:	9308      	str	r3, [sp, #32]
 800d1b4:	3b01      	subs	r3, #1
 800d1b6:	781a      	ldrb	r2, [r3, #0]
 800d1b8:	2a39      	cmp	r2, #57	; 0x39
 800d1ba:	d108      	bne.n	800d1ce <_dtoa_r+0x736>
 800d1bc:	9a06      	ldr	r2, [sp, #24]
 800d1be:	429a      	cmp	r2, r3
 800d1c0:	d1f7      	bne.n	800d1b2 <_dtoa_r+0x71a>
 800d1c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d1c4:	9906      	ldr	r1, [sp, #24]
 800d1c6:	3201      	adds	r2, #1
 800d1c8:	920e      	str	r2, [sp, #56]	; 0x38
 800d1ca:	2230      	movs	r2, #48	; 0x30
 800d1cc:	700a      	strb	r2, [r1, #0]
 800d1ce:	781a      	ldrb	r2, [r3, #0]
 800d1d0:	3201      	adds	r2, #1
 800d1d2:	701a      	strb	r2, [r3, #0]
 800d1d4:	e77c      	b.n	800d0d0 <_dtoa_r+0x638>
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	4ba9      	ldr	r3, [pc, #676]	; (800d480 <_dtoa_r+0x9e8>)
 800d1da:	f7f4 fa47 	bl	800166c <__aeabi_dmul>
 800d1de:	2200      	movs	r2, #0
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	0004      	movs	r4, r0
 800d1e4:	000d      	movs	r5, r1
 800d1e6:	f7f3 f92f 	bl	8000448 <__aeabi_dcmpeq>
 800d1ea:	2800      	cmp	r0, #0
 800d1ec:	d100      	bne.n	800d1f0 <_dtoa_r+0x758>
 800d1ee:	e782      	b.n	800d0f6 <_dtoa_r+0x65e>
 800d1f0:	e7b8      	b.n	800d164 <_dtoa_r+0x6cc>
 800d1f2:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800d1f4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800d1f6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d1f8:	2f00      	cmp	r7, #0
 800d1fa:	d012      	beq.n	800d222 <_dtoa_r+0x78a>
 800d1fc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d1fe:	2a01      	cmp	r2, #1
 800d200:	dc6e      	bgt.n	800d2e0 <_dtoa_r+0x848>
 800d202:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d204:	2a00      	cmp	r2, #0
 800d206:	d065      	beq.n	800d2d4 <_dtoa_r+0x83c>
 800d208:	4a9e      	ldr	r2, [pc, #632]	; (800d484 <_dtoa_r+0x9ec>)
 800d20a:	189b      	adds	r3, r3, r2
 800d20c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d20e:	2101      	movs	r1, #1
 800d210:	18d2      	adds	r2, r2, r3
 800d212:	920a      	str	r2, [sp, #40]	; 0x28
 800d214:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d216:	9804      	ldr	r0, [sp, #16]
 800d218:	18d3      	adds	r3, r2, r3
 800d21a:	930c      	str	r3, [sp, #48]	; 0x30
 800d21c:	f7fc f986 	bl	800952c <__i2b>
 800d220:	0007      	movs	r7, r0
 800d222:	2c00      	cmp	r4, #0
 800d224:	d00e      	beq.n	800d244 <_dtoa_r+0x7ac>
 800d226:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d228:	2b00      	cmp	r3, #0
 800d22a:	dd0b      	ble.n	800d244 <_dtoa_r+0x7ac>
 800d22c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d22e:	0023      	movs	r3, r4
 800d230:	4294      	cmp	r4, r2
 800d232:	dd00      	ble.n	800d236 <_dtoa_r+0x79e>
 800d234:	0013      	movs	r3, r2
 800d236:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d238:	1ae4      	subs	r4, r4, r3
 800d23a:	1ad2      	subs	r2, r2, r3
 800d23c:	920a      	str	r2, [sp, #40]	; 0x28
 800d23e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d240:	1ad3      	subs	r3, r2, r3
 800d242:	930c      	str	r3, [sp, #48]	; 0x30
 800d244:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d246:	2b00      	cmp	r3, #0
 800d248:	d01e      	beq.n	800d288 <_dtoa_r+0x7f0>
 800d24a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d05c      	beq.n	800d30a <_dtoa_r+0x872>
 800d250:	2d00      	cmp	r5, #0
 800d252:	dd10      	ble.n	800d276 <_dtoa_r+0x7de>
 800d254:	0039      	movs	r1, r7
 800d256:	002a      	movs	r2, r5
 800d258:	9804      	ldr	r0, [sp, #16]
 800d25a:	f7fc fa2f 	bl	80096bc <__pow5mult>
 800d25e:	9a05      	ldr	r2, [sp, #20]
 800d260:	0001      	movs	r1, r0
 800d262:	0007      	movs	r7, r0
 800d264:	9804      	ldr	r0, [sp, #16]
 800d266:	f7fc f979 	bl	800955c <__multiply>
 800d26a:	0006      	movs	r6, r0
 800d26c:	9905      	ldr	r1, [sp, #20]
 800d26e:	9804      	ldr	r0, [sp, #16]
 800d270:	f7fc f87a 	bl	8009368 <_Bfree>
 800d274:	9605      	str	r6, [sp, #20]
 800d276:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d278:	1b5a      	subs	r2, r3, r5
 800d27a:	42ab      	cmp	r3, r5
 800d27c:	d004      	beq.n	800d288 <_dtoa_r+0x7f0>
 800d27e:	9905      	ldr	r1, [sp, #20]
 800d280:	9804      	ldr	r0, [sp, #16]
 800d282:	f7fc fa1b 	bl	80096bc <__pow5mult>
 800d286:	9005      	str	r0, [sp, #20]
 800d288:	2101      	movs	r1, #1
 800d28a:	9804      	ldr	r0, [sp, #16]
 800d28c:	f7fc f94e 	bl	800952c <__i2b>
 800d290:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d292:	0006      	movs	r6, r0
 800d294:	2b00      	cmp	r3, #0
 800d296:	dd3a      	ble.n	800d30e <_dtoa_r+0x876>
 800d298:	001a      	movs	r2, r3
 800d29a:	0001      	movs	r1, r0
 800d29c:	9804      	ldr	r0, [sp, #16]
 800d29e:	f7fc fa0d 	bl	80096bc <__pow5mult>
 800d2a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d2a4:	0006      	movs	r6, r0
 800d2a6:	2500      	movs	r5, #0
 800d2a8:	2b01      	cmp	r3, #1
 800d2aa:	dc38      	bgt.n	800d31e <_dtoa_r+0x886>
 800d2ac:	2500      	movs	r5, #0
 800d2ae:	9b08      	ldr	r3, [sp, #32]
 800d2b0:	42ab      	cmp	r3, r5
 800d2b2:	d130      	bne.n	800d316 <_dtoa_r+0x87e>
 800d2b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2b6:	031b      	lsls	r3, r3, #12
 800d2b8:	42ab      	cmp	r3, r5
 800d2ba:	d12c      	bne.n	800d316 <_dtoa_r+0x87e>
 800d2bc:	4b72      	ldr	r3, [pc, #456]	; (800d488 <_dtoa_r+0x9f0>)
 800d2be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d2c0:	4213      	tst	r3, r2
 800d2c2:	d028      	beq.n	800d316 <_dtoa_r+0x87e>
 800d2c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d2c6:	3501      	adds	r5, #1
 800d2c8:	3301      	adds	r3, #1
 800d2ca:	930a      	str	r3, [sp, #40]	; 0x28
 800d2cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d2ce:	3301      	adds	r3, #1
 800d2d0:	930c      	str	r3, [sp, #48]	; 0x30
 800d2d2:	e020      	b.n	800d316 <_dtoa_r+0x87e>
 800d2d4:	2336      	movs	r3, #54	; 0x36
 800d2d6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d2d8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800d2da:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d2dc:	1a9b      	subs	r3, r3, r2
 800d2de:	e795      	b.n	800d20c <_dtoa_r+0x774>
 800d2e0:	9b07      	ldr	r3, [sp, #28]
 800d2e2:	1e5d      	subs	r5, r3, #1
 800d2e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d2e6:	42ab      	cmp	r3, r5
 800d2e8:	db07      	blt.n	800d2fa <_dtoa_r+0x862>
 800d2ea:	1b5d      	subs	r5, r3, r5
 800d2ec:	9b07      	ldr	r3, [sp, #28]
 800d2ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	da8b      	bge.n	800d20c <_dtoa_r+0x774>
 800d2f4:	1ae4      	subs	r4, r4, r3
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	e788      	b.n	800d20c <_dtoa_r+0x774>
 800d2fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d2fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d2fe:	1aeb      	subs	r3, r5, r3
 800d300:	18d3      	adds	r3, r2, r3
 800d302:	950d      	str	r5, [sp, #52]	; 0x34
 800d304:	9313      	str	r3, [sp, #76]	; 0x4c
 800d306:	2500      	movs	r5, #0
 800d308:	e7f0      	b.n	800d2ec <_dtoa_r+0x854>
 800d30a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d30c:	e7b7      	b.n	800d27e <_dtoa_r+0x7e6>
 800d30e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d310:	2500      	movs	r5, #0
 800d312:	2b01      	cmp	r3, #1
 800d314:	ddca      	ble.n	800d2ac <_dtoa_r+0x814>
 800d316:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d318:	2001      	movs	r0, #1
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d008      	beq.n	800d330 <_dtoa_r+0x898>
 800d31e:	6933      	ldr	r3, [r6, #16]
 800d320:	3303      	adds	r3, #3
 800d322:	009b      	lsls	r3, r3, #2
 800d324:	18f3      	adds	r3, r6, r3
 800d326:	6858      	ldr	r0, [r3, #4]
 800d328:	f7fc f8b8 	bl	800949c <__hi0bits>
 800d32c:	2320      	movs	r3, #32
 800d32e:	1a18      	subs	r0, r3, r0
 800d330:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d332:	1818      	adds	r0, r3, r0
 800d334:	0002      	movs	r2, r0
 800d336:	231f      	movs	r3, #31
 800d338:	401a      	ands	r2, r3
 800d33a:	4218      	tst	r0, r3
 800d33c:	d047      	beq.n	800d3ce <_dtoa_r+0x936>
 800d33e:	3301      	adds	r3, #1
 800d340:	1a9b      	subs	r3, r3, r2
 800d342:	2b04      	cmp	r3, #4
 800d344:	dd3f      	ble.n	800d3c6 <_dtoa_r+0x92e>
 800d346:	231c      	movs	r3, #28
 800d348:	1a9b      	subs	r3, r3, r2
 800d34a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d34c:	18e4      	adds	r4, r4, r3
 800d34e:	18d2      	adds	r2, r2, r3
 800d350:	920a      	str	r2, [sp, #40]	; 0x28
 800d352:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d354:	18d3      	adds	r3, r2, r3
 800d356:	930c      	str	r3, [sp, #48]	; 0x30
 800d358:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	dd05      	ble.n	800d36a <_dtoa_r+0x8d2>
 800d35e:	001a      	movs	r2, r3
 800d360:	9905      	ldr	r1, [sp, #20]
 800d362:	9804      	ldr	r0, [sp, #16]
 800d364:	f7fc f9ec 	bl	8009740 <__lshift>
 800d368:	9005      	str	r0, [sp, #20]
 800d36a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	dd05      	ble.n	800d37c <_dtoa_r+0x8e4>
 800d370:	0031      	movs	r1, r6
 800d372:	001a      	movs	r2, r3
 800d374:	9804      	ldr	r0, [sp, #16]
 800d376:	f7fc f9e3 	bl	8009740 <__lshift>
 800d37a:	0006      	movs	r6, r0
 800d37c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d027      	beq.n	800d3d2 <_dtoa_r+0x93a>
 800d382:	0031      	movs	r1, r6
 800d384:	9805      	ldr	r0, [sp, #20]
 800d386:	f7fc fa49 	bl	800981c <__mcmp>
 800d38a:	2800      	cmp	r0, #0
 800d38c:	da21      	bge.n	800d3d2 <_dtoa_r+0x93a>
 800d38e:	9b03      	ldr	r3, [sp, #12]
 800d390:	220a      	movs	r2, #10
 800d392:	3b01      	subs	r3, #1
 800d394:	9303      	str	r3, [sp, #12]
 800d396:	9905      	ldr	r1, [sp, #20]
 800d398:	2300      	movs	r3, #0
 800d39a:	9804      	ldr	r0, [sp, #16]
 800d39c:	f7fb ffee 	bl	800937c <__multadd>
 800d3a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d3a2:	9005      	str	r0, [sp, #20]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d100      	bne.n	800d3aa <_dtoa_r+0x912>
 800d3a8:	e15d      	b.n	800d666 <_dtoa_r+0xbce>
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	0039      	movs	r1, r7
 800d3ae:	220a      	movs	r2, #10
 800d3b0:	9804      	ldr	r0, [sp, #16]
 800d3b2:	f7fb ffe3 	bl	800937c <__multadd>
 800d3b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3b8:	0007      	movs	r7, r0
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	dc49      	bgt.n	800d452 <_dtoa_r+0x9ba>
 800d3be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d3c0:	2b02      	cmp	r3, #2
 800d3c2:	dc0e      	bgt.n	800d3e2 <_dtoa_r+0x94a>
 800d3c4:	e045      	b.n	800d452 <_dtoa_r+0x9ba>
 800d3c6:	2b04      	cmp	r3, #4
 800d3c8:	d0c6      	beq.n	800d358 <_dtoa_r+0x8c0>
 800d3ca:	331c      	adds	r3, #28
 800d3cc:	e7bd      	b.n	800d34a <_dtoa_r+0x8b2>
 800d3ce:	0013      	movs	r3, r2
 800d3d0:	e7fb      	b.n	800d3ca <_dtoa_r+0x932>
 800d3d2:	9b07      	ldr	r3, [sp, #28]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	dc36      	bgt.n	800d446 <_dtoa_r+0x9ae>
 800d3d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d3da:	2b02      	cmp	r3, #2
 800d3dc:	dd33      	ble.n	800d446 <_dtoa_r+0x9ae>
 800d3de:	9b07      	ldr	r3, [sp, #28]
 800d3e0:	930b      	str	r3, [sp, #44]	; 0x2c
 800d3e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d10c      	bne.n	800d402 <_dtoa_r+0x96a>
 800d3e8:	0031      	movs	r1, r6
 800d3ea:	2205      	movs	r2, #5
 800d3ec:	9804      	ldr	r0, [sp, #16]
 800d3ee:	f7fb ffc5 	bl	800937c <__multadd>
 800d3f2:	0006      	movs	r6, r0
 800d3f4:	0001      	movs	r1, r0
 800d3f6:	9805      	ldr	r0, [sp, #20]
 800d3f8:	f7fc fa10 	bl	800981c <__mcmp>
 800d3fc:	2800      	cmp	r0, #0
 800d3fe:	dd00      	ble.n	800d402 <_dtoa_r+0x96a>
 800d400:	e59f      	b.n	800cf42 <_dtoa_r+0x4aa>
 800d402:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d404:	43db      	mvns	r3, r3
 800d406:	9303      	str	r3, [sp, #12]
 800d408:	9b06      	ldr	r3, [sp, #24]
 800d40a:	9308      	str	r3, [sp, #32]
 800d40c:	2500      	movs	r5, #0
 800d40e:	0031      	movs	r1, r6
 800d410:	9804      	ldr	r0, [sp, #16]
 800d412:	f7fb ffa9 	bl	8009368 <_Bfree>
 800d416:	2f00      	cmp	r7, #0
 800d418:	d100      	bne.n	800d41c <_dtoa_r+0x984>
 800d41a:	e6a3      	b.n	800d164 <_dtoa_r+0x6cc>
 800d41c:	2d00      	cmp	r5, #0
 800d41e:	d005      	beq.n	800d42c <_dtoa_r+0x994>
 800d420:	42bd      	cmp	r5, r7
 800d422:	d003      	beq.n	800d42c <_dtoa_r+0x994>
 800d424:	0029      	movs	r1, r5
 800d426:	9804      	ldr	r0, [sp, #16]
 800d428:	f7fb ff9e 	bl	8009368 <_Bfree>
 800d42c:	0039      	movs	r1, r7
 800d42e:	9804      	ldr	r0, [sp, #16]
 800d430:	f7fb ff9a 	bl	8009368 <_Bfree>
 800d434:	e696      	b.n	800d164 <_dtoa_r+0x6cc>
 800d436:	2600      	movs	r6, #0
 800d438:	0037      	movs	r7, r6
 800d43a:	e7e2      	b.n	800d402 <_dtoa_r+0x96a>
 800d43c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d43e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800d440:	9303      	str	r3, [sp, #12]
 800d442:	0037      	movs	r7, r6
 800d444:	e57d      	b.n	800cf42 <_dtoa_r+0x4aa>
 800d446:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d100      	bne.n	800d44e <_dtoa_r+0x9b6>
 800d44c:	e0c3      	b.n	800d5d6 <_dtoa_r+0xb3e>
 800d44e:	9b07      	ldr	r3, [sp, #28]
 800d450:	930b      	str	r3, [sp, #44]	; 0x2c
 800d452:	2c00      	cmp	r4, #0
 800d454:	dd05      	ble.n	800d462 <_dtoa_r+0x9ca>
 800d456:	0039      	movs	r1, r7
 800d458:	0022      	movs	r2, r4
 800d45a:	9804      	ldr	r0, [sp, #16]
 800d45c:	f7fc f970 	bl	8009740 <__lshift>
 800d460:	0007      	movs	r7, r0
 800d462:	0038      	movs	r0, r7
 800d464:	2d00      	cmp	r5, #0
 800d466:	d024      	beq.n	800d4b2 <_dtoa_r+0xa1a>
 800d468:	6879      	ldr	r1, [r7, #4]
 800d46a:	9804      	ldr	r0, [sp, #16]
 800d46c:	f7fb ff54 	bl	8009318 <_Balloc>
 800d470:	1e04      	subs	r4, r0, #0
 800d472:	d111      	bne.n	800d498 <_dtoa_r+0xa00>
 800d474:	0022      	movs	r2, r4
 800d476:	4b05      	ldr	r3, [pc, #20]	; (800d48c <_dtoa_r+0x9f4>)
 800d478:	4805      	ldr	r0, [pc, #20]	; (800d490 <_dtoa_r+0x9f8>)
 800d47a:	4906      	ldr	r1, [pc, #24]	; (800d494 <_dtoa_r+0x9fc>)
 800d47c:	e43c      	b.n	800ccf8 <_dtoa_r+0x260>
 800d47e:	46c0      	nop			; (mov r8, r8)
 800d480:	40240000 	.word	0x40240000
 800d484:	00000433 	.word	0x00000433
 800d488:	7ff00000 	.word	0x7ff00000
 800d48c:	0800f601 	.word	0x0800f601
 800d490:	0800f891 	.word	0x0800f891
 800d494:	000002ef 	.word	0x000002ef
 800d498:	0039      	movs	r1, r7
 800d49a:	693a      	ldr	r2, [r7, #16]
 800d49c:	310c      	adds	r1, #12
 800d49e:	3202      	adds	r2, #2
 800d4a0:	0092      	lsls	r2, r2, #2
 800d4a2:	300c      	adds	r0, #12
 800d4a4:	f7fb fa9d 	bl	80089e2 <memcpy>
 800d4a8:	2201      	movs	r2, #1
 800d4aa:	0021      	movs	r1, r4
 800d4ac:	9804      	ldr	r0, [sp, #16]
 800d4ae:	f7fc f947 	bl	8009740 <__lshift>
 800d4b2:	9b06      	ldr	r3, [sp, #24]
 800d4b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d4b6:	9307      	str	r3, [sp, #28]
 800d4b8:	3b01      	subs	r3, #1
 800d4ba:	189b      	adds	r3, r3, r2
 800d4bc:	2201      	movs	r2, #1
 800d4be:	003d      	movs	r5, r7
 800d4c0:	0007      	movs	r7, r0
 800d4c2:	930e      	str	r3, [sp, #56]	; 0x38
 800d4c4:	9b08      	ldr	r3, [sp, #32]
 800d4c6:	4013      	ands	r3, r2
 800d4c8:	930d      	str	r3, [sp, #52]	; 0x34
 800d4ca:	0031      	movs	r1, r6
 800d4cc:	9805      	ldr	r0, [sp, #20]
 800d4ce:	f7ff fa53 	bl	800c978 <quorem>
 800d4d2:	0029      	movs	r1, r5
 800d4d4:	0004      	movs	r4, r0
 800d4d6:	900b      	str	r0, [sp, #44]	; 0x2c
 800d4d8:	9805      	ldr	r0, [sp, #20]
 800d4da:	f7fc f99f 	bl	800981c <__mcmp>
 800d4de:	003a      	movs	r2, r7
 800d4e0:	900c      	str	r0, [sp, #48]	; 0x30
 800d4e2:	0031      	movs	r1, r6
 800d4e4:	9804      	ldr	r0, [sp, #16]
 800d4e6:	f7fc f9b5 	bl	8009854 <__mdiff>
 800d4ea:	2201      	movs	r2, #1
 800d4ec:	68c3      	ldr	r3, [r0, #12]
 800d4ee:	3430      	adds	r4, #48	; 0x30
 800d4f0:	9008      	str	r0, [sp, #32]
 800d4f2:	920a      	str	r2, [sp, #40]	; 0x28
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d104      	bne.n	800d502 <_dtoa_r+0xa6a>
 800d4f8:	0001      	movs	r1, r0
 800d4fa:	9805      	ldr	r0, [sp, #20]
 800d4fc:	f7fc f98e 	bl	800981c <__mcmp>
 800d500:	900a      	str	r0, [sp, #40]	; 0x28
 800d502:	9908      	ldr	r1, [sp, #32]
 800d504:	9804      	ldr	r0, [sp, #16]
 800d506:	f7fb ff2f 	bl	8009368 <_Bfree>
 800d50a:	9b07      	ldr	r3, [sp, #28]
 800d50c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d50e:	3301      	adds	r3, #1
 800d510:	9308      	str	r3, [sp, #32]
 800d512:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d514:	4313      	orrs	r3, r2
 800d516:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d518:	4313      	orrs	r3, r2
 800d51a:	d109      	bne.n	800d530 <_dtoa_r+0xa98>
 800d51c:	2c39      	cmp	r4, #57	; 0x39
 800d51e:	d022      	beq.n	800d566 <_dtoa_r+0xace>
 800d520:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d522:	2b00      	cmp	r3, #0
 800d524:	dd01      	ble.n	800d52a <_dtoa_r+0xa92>
 800d526:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d528:	3431      	adds	r4, #49	; 0x31
 800d52a:	9b07      	ldr	r3, [sp, #28]
 800d52c:	701c      	strb	r4, [r3, #0]
 800d52e:	e76e      	b.n	800d40e <_dtoa_r+0x976>
 800d530:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d532:	2b00      	cmp	r3, #0
 800d534:	db04      	blt.n	800d540 <_dtoa_r+0xaa8>
 800d536:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d538:	4313      	orrs	r3, r2
 800d53a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d53c:	4313      	orrs	r3, r2
 800d53e:	d11e      	bne.n	800d57e <_dtoa_r+0xae6>
 800d540:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d542:	2b00      	cmp	r3, #0
 800d544:	ddf1      	ble.n	800d52a <_dtoa_r+0xa92>
 800d546:	9905      	ldr	r1, [sp, #20]
 800d548:	2201      	movs	r2, #1
 800d54a:	9804      	ldr	r0, [sp, #16]
 800d54c:	f7fc f8f8 	bl	8009740 <__lshift>
 800d550:	0031      	movs	r1, r6
 800d552:	9005      	str	r0, [sp, #20]
 800d554:	f7fc f962 	bl	800981c <__mcmp>
 800d558:	2800      	cmp	r0, #0
 800d55a:	dc02      	bgt.n	800d562 <_dtoa_r+0xaca>
 800d55c:	d1e5      	bne.n	800d52a <_dtoa_r+0xa92>
 800d55e:	07e3      	lsls	r3, r4, #31
 800d560:	d5e3      	bpl.n	800d52a <_dtoa_r+0xa92>
 800d562:	2c39      	cmp	r4, #57	; 0x39
 800d564:	d1df      	bne.n	800d526 <_dtoa_r+0xa8e>
 800d566:	2339      	movs	r3, #57	; 0x39
 800d568:	9a07      	ldr	r2, [sp, #28]
 800d56a:	7013      	strb	r3, [r2, #0]
 800d56c:	9b08      	ldr	r3, [sp, #32]
 800d56e:	9308      	str	r3, [sp, #32]
 800d570:	3b01      	subs	r3, #1
 800d572:	781a      	ldrb	r2, [r3, #0]
 800d574:	2a39      	cmp	r2, #57	; 0x39
 800d576:	d063      	beq.n	800d640 <_dtoa_r+0xba8>
 800d578:	3201      	adds	r2, #1
 800d57a:	701a      	strb	r2, [r3, #0]
 800d57c:	e747      	b.n	800d40e <_dtoa_r+0x976>
 800d57e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d580:	2b00      	cmp	r3, #0
 800d582:	dd03      	ble.n	800d58c <_dtoa_r+0xaf4>
 800d584:	2c39      	cmp	r4, #57	; 0x39
 800d586:	d0ee      	beq.n	800d566 <_dtoa_r+0xace>
 800d588:	3401      	adds	r4, #1
 800d58a:	e7ce      	b.n	800d52a <_dtoa_r+0xa92>
 800d58c:	9b07      	ldr	r3, [sp, #28]
 800d58e:	9a07      	ldr	r2, [sp, #28]
 800d590:	701c      	strb	r4, [r3, #0]
 800d592:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d594:	4293      	cmp	r3, r2
 800d596:	d03e      	beq.n	800d616 <_dtoa_r+0xb7e>
 800d598:	2300      	movs	r3, #0
 800d59a:	220a      	movs	r2, #10
 800d59c:	9905      	ldr	r1, [sp, #20]
 800d59e:	9804      	ldr	r0, [sp, #16]
 800d5a0:	f7fb feec 	bl	800937c <__multadd>
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	9005      	str	r0, [sp, #20]
 800d5a8:	220a      	movs	r2, #10
 800d5aa:	0029      	movs	r1, r5
 800d5ac:	9804      	ldr	r0, [sp, #16]
 800d5ae:	42bd      	cmp	r5, r7
 800d5b0:	d106      	bne.n	800d5c0 <_dtoa_r+0xb28>
 800d5b2:	f7fb fee3 	bl	800937c <__multadd>
 800d5b6:	0005      	movs	r5, r0
 800d5b8:	0007      	movs	r7, r0
 800d5ba:	9b08      	ldr	r3, [sp, #32]
 800d5bc:	9307      	str	r3, [sp, #28]
 800d5be:	e784      	b.n	800d4ca <_dtoa_r+0xa32>
 800d5c0:	f7fb fedc 	bl	800937c <__multadd>
 800d5c4:	0039      	movs	r1, r7
 800d5c6:	0005      	movs	r5, r0
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	220a      	movs	r2, #10
 800d5cc:	9804      	ldr	r0, [sp, #16]
 800d5ce:	f7fb fed5 	bl	800937c <__multadd>
 800d5d2:	0007      	movs	r7, r0
 800d5d4:	e7f1      	b.n	800d5ba <_dtoa_r+0xb22>
 800d5d6:	9b07      	ldr	r3, [sp, #28]
 800d5d8:	930b      	str	r3, [sp, #44]	; 0x2c
 800d5da:	2500      	movs	r5, #0
 800d5dc:	0031      	movs	r1, r6
 800d5de:	9805      	ldr	r0, [sp, #20]
 800d5e0:	f7ff f9ca 	bl	800c978 <quorem>
 800d5e4:	9b06      	ldr	r3, [sp, #24]
 800d5e6:	3030      	adds	r0, #48	; 0x30
 800d5e8:	5558      	strb	r0, [r3, r5]
 800d5ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5ec:	3501      	adds	r5, #1
 800d5ee:	0004      	movs	r4, r0
 800d5f0:	42ab      	cmp	r3, r5
 800d5f2:	dd07      	ble.n	800d604 <_dtoa_r+0xb6c>
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	220a      	movs	r2, #10
 800d5f8:	9905      	ldr	r1, [sp, #20]
 800d5fa:	9804      	ldr	r0, [sp, #16]
 800d5fc:	f7fb febe 	bl	800937c <__multadd>
 800d600:	9005      	str	r0, [sp, #20]
 800d602:	e7eb      	b.n	800d5dc <_dtoa_r+0xb44>
 800d604:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d606:	2301      	movs	r3, #1
 800d608:	2a00      	cmp	r2, #0
 800d60a:	dd00      	ble.n	800d60e <_dtoa_r+0xb76>
 800d60c:	0013      	movs	r3, r2
 800d60e:	2500      	movs	r5, #0
 800d610:	9a06      	ldr	r2, [sp, #24]
 800d612:	18d3      	adds	r3, r2, r3
 800d614:	9308      	str	r3, [sp, #32]
 800d616:	9905      	ldr	r1, [sp, #20]
 800d618:	2201      	movs	r2, #1
 800d61a:	9804      	ldr	r0, [sp, #16]
 800d61c:	f7fc f890 	bl	8009740 <__lshift>
 800d620:	0031      	movs	r1, r6
 800d622:	9005      	str	r0, [sp, #20]
 800d624:	f7fc f8fa 	bl	800981c <__mcmp>
 800d628:	2800      	cmp	r0, #0
 800d62a:	dc9f      	bgt.n	800d56c <_dtoa_r+0xad4>
 800d62c:	d101      	bne.n	800d632 <_dtoa_r+0xb9a>
 800d62e:	07e4      	lsls	r4, r4, #31
 800d630:	d49c      	bmi.n	800d56c <_dtoa_r+0xad4>
 800d632:	9b08      	ldr	r3, [sp, #32]
 800d634:	9308      	str	r3, [sp, #32]
 800d636:	3b01      	subs	r3, #1
 800d638:	781a      	ldrb	r2, [r3, #0]
 800d63a:	2a30      	cmp	r2, #48	; 0x30
 800d63c:	d0fa      	beq.n	800d634 <_dtoa_r+0xb9c>
 800d63e:	e6e6      	b.n	800d40e <_dtoa_r+0x976>
 800d640:	9a06      	ldr	r2, [sp, #24]
 800d642:	429a      	cmp	r2, r3
 800d644:	d193      	bne.n	800d56e <_dtoa_r+0xad6>
 800d646:	9b03      	ldr	r3, [sp, #12]
 800d648:	3301      	adds	r3, #1
 800d64a:	9303      	str	r3, [sp, #12]
 800d64c:	2331      	movs	r3, #49	; 0x31
 800d64e:	7013      	strb	r3, [r2, #0]
 800d650:	e6dd      	b.n	800d40e <_dtoa_r+0x976>
 800d652:	4b09      	ldr	r3, [pc, #36]	; (800d678 <_dtoa_r+0xbe0>)
 800d654:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d656:	9306      	str	r3, [sp, #24]
 800d658:	4b08      	ldr	r3, [pc, #32]	; (800d67c <_dtoa_r+0xbe4>)
 800d65a:	2a00      	cmp	r2, #0
 800d65c:	d001      	beq.n	800d662 <_dtoa_r+0xbca>
 800d65e:	f7ff fa4c 	bl	800cafa <_dtoa_r+0x62>
 800d662:	f7ff fa4c 	bl	800cafe <_dtoa_r+0x66>
 800d666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d668:	2b00      	cmp	r3, #0
 800d66a:	dcb6      	bgt.n	800d5da <_dtoa_r+0xb42>
 800d66c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d66e:	2b02      	cmp	r3, #2
 800d670:	dd00      	ble.n	800d674 <_dtoa_r+0xbdc>
 800d672:	e6b6      	b.n	800d3e2 <_dtoa_r+0x94a>
 800d674:	e7b1      	b.n	800d5da <_dtoa_r+0xb42>
 800d676:	46c0      	nop			; (mov r8, r8)
 800d678:	0800f884 	.word	0x0800f884
 800d67c:	0800f88c 	.word	0x0800f88c

0800d680 <realloc>:
 800d680:	b510      	push	{r4, lr}
 800d682:	4b03      	ldr	r3, [pc, #12]	; (800d690 <realloc+0x10>)
 800d684:	000a      	movs	r2, r1
 800d686:	0001      	movs	r1, r0
 800d688:	6818      	ldr	r0, [r3, #0]
 800d68a:	f000 f803 	bl	800d694 <_realloc_r>
 800d68e:	bd10      	pop	{r4, pc}
 800d690:	200006c8 	.word	0x200006c8

0800d694 <_realloc_r>:
 800d694:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d696:	b087      	sub	sp, #28
 800d698:	1e0c      	subs	r4, r1, #0
 800d69a:	9001      	str	r0, [sp, #4]
 800d69c:	9205      	str	r2, [sp, #20]
 800d69e:	d106      	bne.n	800d6ae <_realloc_r+0x1a>
 800d6a0:	0011      	movs	r1, r2
 800d6a2:	f7f9 fe39 	bl	8007318 <_malloc_r>
 800d6a6:	0007      	movs	r7, r0
 800d6a8:	0038      	movs	r0, r7
 800d6aa:	b007      	add	sp, #28
 800d6ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6ae:	9801      	ldr	r0, [sp, #4]
 800d6b0:	f7fa f846 	bl	8007740 <__malloc_lock>
 800d6b4:	0023      	movs	r3, r4
 800d6b6:	3b08      	subs	r3, #8
 800d6b8:	685f      	ldr	r7, [r3, #4]
 800d6ba:	9304      	str	r3, [sp, #16]
 800d6bc:	9b05      	ldr	r3, [sp, #20]
 800d6be:	330b      	adds	r3, #11
 800d6c0:	2b16      	cmp	r3, #22
 800d6c2:	d908      	bls.n	800d6d6 <_realloc_r+0x42>
 800d6c4:	2207      	movs	r2, #7
 800d6c6:	4393      	bics	r3, r2
 800d6c8:	9300      	str	r3, [sp, #0]
 800d6ca:	d506      	bpl.n	800d6da <_realloc_r+0x46>
 800d6cc:	230c      	movs	r3, #12
 800d6ce:	9a01      	ldr	r2, [sp, #4]
 800d6d0:	2700      	movs	r7, #0
 800d6d2:	6013      	str	r3, [r2, #0]
 800d6d4:	e7e8      	b.n	800d6a8 <_realloc_r+0x14>
 800d6d6:	2310      	movs	r3, #16
 800d6d8:	9300      	str	r3, [sp, #0]
 800d6da:	9b00      	ldr	r3, [sp, #0]
 800d6dc:	9a05      	ldr	r2, [sp, #20]
 800d6de:	4293      	cmp	r3, r2
 800d6e0:	d3f4      	bcc.n	800d6cc <_realloc_r+0x38>
 800d6e2:	9b04      	ldr	r3, [sp, #16]
 800d6e4:	003a      	movs	r2, r7
 800d6e6:	9302      	str	r3, [sp, #8]
 800d6e8:	2303      	movs	r3, #3
 800d6ea:	439a      	bics	r2, r3
 800d6ec:	9b00      	ldr	r3, [sp, #0]
 800d6ee:	9203      	str	r2, [sp, #12]
 800d6f0:	4293      	cmp	r3, r2
 800d6f2:	dc00      	bgt.n	800d6f6 <_realloc_r+0x62>
 800d6f4:	e169      	b.n	800d9ca <_realloc_r+0x336>
 800d6f6:	9b04      	ldr	r3, [sp, #16]
 800d6f8:	48b8      	ldr	r0, [pc, #736]	; (800d9dc <_realloc_r+0x348>)
 800d6fa:	189b      	adds	r3, r3, r2
 800d6fc:	6882      	ldr	r2, [r0, #8]
 800d6fe:	4694      	mov	ip, r2
 800d700:	685a      	ldr	r2, [r3, #4]
 800d702:	459c      	cmp	ip, r3
 800d704:	d006      	beq.n	800d714 <_realloc_r+0x80>
 800d706:	2501      	movs	r5, #1
 800d708:	0011      	movs	r1, r2
 800d70a:	43a9      	bics	r1, r5
 800d70c:	1859      	adds	r1, r3, r1
 800d70e:	6849      	ldr	r1, [r1, #4]
 800d710:	4229      	tst	r1, r5
 800d712:	d144      	bne.n	800d79e <_realloc_r+0x10a>
 800d714:	2103      	movs	r1, #3
 800d716:	438a      	bics	r2, r1
 800d718:	9903      	ldr	r1, [sp, #12]
 800d71a:	188e      	adds	r6, r1, r2
 800d71c:	9900      	ldr	r1, [sp, #0]
 800d71e:	459c      	cmp	ip, r3
 800d720:	d117      	bne.n	800d752 <_realloc_r+0xbe>
 800d722:	3110      	adds	r1, #16
 800d724:	42b1      	cmp	r1, r6
 800d726:	dc3c      	bgt.n	800d7a2 <_realloc_r+0x10e>
 800d728:	9a00      	ldr	r2, [sp, #0]
 800d72a:	2101      	movs	r1, #1
 800d72c:	4694      	mov	ip, r2
 800d72e:	1ab6      	subs	r6, r6, r2
 800d730:	0022      	movs	r2, r4
 800d732:	9b04      	ldr	r3, [sp, #16]
 800d734:	430e      	orrs	r6, r1
 800d736:	4463      	add	r3, ip
 800d738:	6083      	str	r3, [r0, #8]
 800d73a:	3a08      	subs	r2, #8
 800d73c:	605e      	str	r6, [r3, #4]
 800d73e:	6853      	ldr	r3, [r2, #4]
 800d740:	9801      	ldr	r0, [sp, #4]
 800d742:	400b      	ands	r3, r1
 800d744:	4661      	mov	r1, ip
 800d746:	430b      	orrs	r3, r1
 800d748:	6053      	str	r3, [r2, #4]
 800d74a:	f7fa f801 	bl	8007750 <__malloc_unlock>
 800d74e:	0027      	movs	r7, r4
 800d750:	e7aa      	b.n	800d6a8 <_realloc_r+0x14>
 800d752:	42b1      	cmp	r1, r6
 800d754:	dc25      	bgt.n	800d7a2 <_realloc_r+0x10e>
 800d756:	68da      	ldr	r2, [r3, #12]
 800d758:	689b      	ldr	r3, [r3, #8]
 800d75a:	60da      	str	r2, [r3, #12]
 800d75c:	6093      	str	r3, [r2, #8]
 800d75e:	9b00      	ldr	r3, [sp, #0]
 800d760:	9a02      	ldr	r2, [sp, #8]
 800d762:	1af4      	subs	r4, r6, r3
 800d764:	9b02      	ldr	r3, [sp, #8]
 800d766:	1992      	adds	r2, r2, r6
 800d768:	6858      	ldr	r0, [r3, #4]
 800d76a:	2301      	movs	r3, #1
 800d76c:	4018      	ands	r0, r3
 800d76e:	2c0f      	cmp	r4, #15
 800d770:	d800      	bhi.n	800d774 <_realloc_r+0xe0>
 800d772:	e12c      	b.n	800d9ce <_realloc_r+0x33a>
 800d774:	9d00      	ldr	r5, [sp, #0]
 800d776:	9902      	ldr	r1, [sp, #8]
 800d778:	4328      	orrs	r0, r5
 800d77a:	1949      	adds	r1, r1, r5
 800d77c:	9d02      	ldr	r5, [sp, #8]
 800d77e:	431c      	orrs	r4, r3
 800d780:	6068      	str	r0, [r5, #4]
 800d782:	604c      	str	r4, [r1, #4]
 800d784:	6850      	ldr	r0, [r2, #4]
 800d786:	3108      	adds	r1, #8
 800d788:	4303      	orrs	r3, r0
 800d78a:	6053      	str	r3, [r2, #4]
 800d78c:	9801      	ldr	r0, [sp, #4]
 800d78e:	f7fb f9a3 	bl	8008ad8 <_free_r>
 800d792:	9801      	ldr	r0, [sp, #4]
 800d794:	f7f9 ffdc 	bl	8007750 <__malloc_unlock>
 800d798:	9f02      	ldr	r7, [sp, #8]
 800d79a:	3708      	adds	r7, #8
 800d79c:	e784      	b.n	800d6a8 <_realloc_r+0x14>
 800d79e:	2200      	movs	r2, #0
 800d7a0:	0013      	movs	r3, r2
 800d7a2:	07ff      	lsls	r7, r7, #31
 800d7a4:	d500      	bpl.n	800d7a8 <_realloc_r+0x114>
 800d7a6:	e0c6      	b.n	800d936 <_realloc_r+0x2a2>
 800d7a8:	0021      	movs	r1, r4
 800d7aa:	2003      	movs	r0, #3
 800d7ac:	3908      	subs	r1, #8
 800d7ae:	680d      	ldr	r5, [r1, #0]
 800d7b0:	9904      	ldr	r1, [sp, #16]
 800d7b2:	1b4d      	subs	r5, r1, r5
 800d7b4:	6869      	ldr	r1, [r5, #4]
 800d7b6:	4381      	bics	r1, r0
 800d7b8:	9803      	ldr	r0, [sp, #12]
 800d7ba:	180f      	adds	r7, r1, r0
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d100      	bne.n	800d7c2 <_realloc_r+0x12e>
 800d7c0:	e084      	b.n	800d8cc <_realloc_r+0x238>
 800d7c2:	19d6      	adds	r6, r2, r7
 800d7c4:	459c      	cmp	ip, r3
 800d7c6:	d148      	bne.n	800d85a <_realloc_r+0x1c6>
 800d7c8:	9b00      	ldr	r3, [sp, #0]
 800d7ca:	3310      	adds	r3, #16
 800d7cc:	42b3      	cmp	r3, r6
 800d7ce:	dc7d      	bgt.n	800d8cc <_realloc_r+0x238>
 800d7d0:	68aa      	ldr	r2, [r5, #8]
 800d7d2:	68eb      	ldr	r3, [r5, #12]
 800d7d4:	002f      	movs	r7, r5
 800d7d6:	60d3      	str	r3, [r2, #12]
 800d7d8:	609a      	str	r2, [r3, #8]
 800d7da:	0002      	movs	r2, r0
 800d7dc:	3a04      	subs	r2, #4
 800d7de:	3708      	adds	r7, #8
 800d7e0:	2a24      	cmp	r2, #36	; 0x24
 800d7e2:	d835      	bhi.n	800d850 <_realloc_r+0x1bc>
 800d7e4:	003b      	movs	r3, r7
 800d7e6:	2a13      	cmp	r2, #19
 800d7e8:	d908      	bls.n	800d7fc <_realloc_r+0x168>
 800d7ea:	6823      	ldr	r3, [r4, #0]
 800d7ec:	60ab      	str	r3, [r5, #8]
 800d7ee:	6863      	ldr	r3, [r4, #4]
 800d7f0:	60eb      	str	r3, [r5, #12]
 800d7f2:	2a1b      	cmp	r2, #27
 800d7f4:	d81a      	bhi.n	800d82c <_realloc_r+0x198>
 800d7f6:	002b      	movs	r3, r5
 800d7f8:	3408      	adds	r4, #8
 800d7fa:	3310      	adds	r3, #16
 800d7fc:	6822      	ldr	r2, [r4, #0]
 800d7fe:	601a      	str	r2, [r3, #0]
 800d800:	6862      	ldr	r2, [r4, #4]
 800d802:	605a      	str	r2, [r3, #4]
 800d804:	68a2      	ldr	r2, [r4, #8]
 800d806:	609a      	str	r2, [r3, #8]
 800d808:	9b00      	ldr	r3, [sp, #0]
 800d80a:	4a74      	ldr	r2, [pc, #464]	; (800d9dc <_realloc_r+0x348>)
 800d80c:	18eb      	adds	r3, r5, r3
 800d80e:	6093      	str	r3, [r2, #8]
 800d810:	9a00      	ldr	r2, [sp, #0]
 800d812:	1ab6      	subs	r6, r6, r2
 800d814:	2201      	movs	r2, #1
 800d816:	4316      	orrs	r6, r2
 800d818:	605e      	str	r6, [r3, #4]
 800d81a:	686b      	ldr	r3, [r5, #4]
 800d81c:	4013      	ands	r3, r2
 800d81e:	9a00      	ldr	r2, [sp, #0]
 800d820:	4313      	orrs	r3, r2
 800d822:	606b      	str	r3, [r5, #4]
 800d824:	9801      	ldr	r0, [sp, #4]
 800d826:	f7f9 ff93 	bl	8007750 <__malloc_unlock>
 800d82a:	e73d      	b.n	800d6a8 <_realloc_r+0x14>
 800d82c:	68a3      	ldr	r3, [r4, #8]
 800d82e:	612b      	str	r3, [r5, #16]
 800d830:	68e3      	ldr	r3, [r4, #12]
 800d832:	616b      	str	r3, [r5, #20]
 800d834:	2a24      	cmp	r2, #36	; 0x24
 800d836:	d003      	beq.n	800d840 <_realloc_r+0x1ac>
 800d838:	002b      	movs	r3, r5
 800d83a:	3410      	adds	r4, #16
 800d83c:	3318      	adds	r3, #24
 800d83e:	e7dd      	b.n	800d7fc <_realloc_r+0x168>
 800d840:	6923      	ldr	r3, [r4, #16]
 800d842:	61ab      	str	r3, [r5, #24]
 800d844:	002b      	movs	r3, r5
 800d846:	6962      	ldr	r2, [r4, #20]
 800d848:	3320      	adds	r3, #32
 800d84a:	61ea      	str	r2, [r5, #28]
 800d84c:	3418      	adds	r4, #24
 800d84e:	e7d5      	b.n	800d7fc <_realloc_r+0x168>
 800d850:	0021      	movs	r1, r4
 800d852:	0038      	movs	r0, r7
 800d854:	f001 fbb5 	bl	800efc2 <memmove>
 800d858:	e7d6      	b.n	800d808 <_realloc_r+0x174>
 800d85a:	9a00      	ldr	r2, [sp, #0]
 800d85c:	42b2      	cmp	r2, r6
 800d85e:	dc35      	bgt.n	800d8cc <_realloc_r+0x238>
 800d860:	0028      	movs	r0, r5
 800d862:	68da      	ldr	r2, [r3, #12]
 800d864:	689b      	ldr	r3, [r3, #8]
 800d866:	3008      	adds	r0, #8
 800d868:	60da      	str	r2, [r3, #12]
 800d86a:	6093      	str	r3, [r2, #8]
 800d86c:	68aa      	ldr	r2, [r5, #8]
 800d86e:	68eb      	ldr	r3, [r5, #12]
 800d870:	60d3      	str	r3, [r2, #12]
 800d872:	609a      	str	r2, [r3, #8]
 800d874:	9a03      	ldr	r2, [sp, #12]
 800d876:	3a04      	subs	r2, #4
 800d878:	2a24      	cmp	r2, #36	; 0x24
 800d87a:	d823      	bhi.n	800d8c4 <_realloc_r+0x230>
 800d87c:	2a13      	cmp	r2, #19
 800d87e:	d907      	bls.n	800d890 <_realloc_r+0x1fc>
 800d880:	6823      	ldr	r3, [r4, #0]
 800d882:	60ab      	str	r3, [r5, #8]
 800d884:	6863      	ldr	r3, [r4, #4]
 800d886:	60eb      	str	r3, [r5, #12]
 800d888:	2a1b      	cmp	r2, #27
 800d88a:	d809      	bhi.n	800d8a0 <_realloc_r+0x20c>
 800d88c:	3408      	adds	r4, #8
 800d88e:	3008      	adds	r0, #8
 800d890:	6823      	ldr	r3, [r4, #0]
 800d892:	6003      	str	r3, [r0, #0]
 800d894:	6863      	ldr	r3, [r4, #4]
 800d896:	6043      	str	r3, [r0, #4]
 800d898:	68a3      	ldr	r3, [r4, #8]
 800d89a:	6083      	str	r3, [r0, #8]
 800d89c:	9502      	str	r5, [sp, #8]
 800d89e:	e75e      	b.n	800d75e <_realloc_r+0xca>
 800d8a0:	68a3      	ldr	r3, [r4, #8]
 800d8a2:	612b      	str	r3, [r5, #16]
 800d8a4:	68e3      	ldr	r3, [r4, #12]
 800d8a6:	616b      	str	r3, [r5, #20]
 800d8a8:	2a24      	cmp	r2, #36	; 0x24
 800d8aa:	d003      	beq.n	800d8b4 <_realloc_r+0x220>
 800d8ac:	0028      	movs	r0, r5
 800d8ae:	3410      	adds	r4, #16
 800d8b0:	3018      	adds	r0, #24
 800d8b2:	e7ed      	b.n	800d890 <_realloc_r+0x1fc>
 800d8b4:	0028      	movs	r0, r5
 800d8b6:	6923      	ldr	r3, [r4, #16]
 800d8b8:	3020      	adds	r0, #32
 800d8ba:	61ab      	str	r3, [r5, #24]
 800d8bc:	6963      	ldr	r3, [r4, #20]
 800d8be:	3418      	adds	r4, #24
 800d8c0:	61eb      	str	r3, [r5, #28]
 800d8c2:	e7e5      	b.n	800d890 <_realloc_r+0x1fc>
 800d8c4:	0021      	movs	r1, r4
 800d8c6:	f001 fb7c 	bl	800efc2 <memmove>
 800d8ca:	e7e7      	b.n	800d89c <_realloc_r+0x208>
 800d8cc:	9b00      	ldr	r3, [sp, #0]
 800d8ce:	42bb      	cmp	r3, r7
 800d8d0:	dc31      	bgt.n	800d936 <_realloc_r+0x2a2>
 800d8d2:	0028      	movs	r0, r5
 800d8d4:	68aa      	ldr	r2, [r5, #8]
 800d8d6:	68eb      	ldr	r3, [r5, #12]
 800d8d8:	3008      	adds	r0, #8
 800d8da:	60d3      	str	r3, [r2, #12]
 800d8dc:	609a      	str	r2, [r3, #8]
 800d8de:	9a03      	ldr	r2, [sp, #12]
 800d8e0:	3a04      	subs	r2, #4
 800d8e2:	2a24      	cmp	r2, #36	; 0x24
 800d8e4:	d823      	bhi.n	800d92e <_realloc_r+0x29a>
 800d8e6:	2a13      	cmp	r2, #19
 800d8e8:	d907      	bls.n	800d8fa <_realloc_r+0x266>
 800d8ea:	6823      	ldr	r3, [r4, #0]
 800d8ec:	60ab      	str	r3, [r5, #8]
 800d8ee:	6863      	ldr	r3, [r4, #4]
 800d8f0:	60eb      	str	r3, [r5, #12]
 800d8f2:	2a1b      	cmp	r2, #27
 800d8f4:	d809      	bhi.n	800d90a <_realloc_r+0x276>
 800d8f6:	3408      	adds	r4, #8
 800d8f8:	3008      	adds	r0, #8
 800d8fa:	6823      	ldr	r3, [r4, #0]
 800d8fc:	6003      	str	r3, [r0, #0]
 800d8fe:	6863      	ldr	r3, [r4, #4]
 800d900:	6043      	str	r3, [r0, #4]
 800d902:	68a3      	ldr	r3, [r4, #8]
 800d904:	6083      	str	r3, [r0, #8]
 800d906:	003e      	movs	r6, r7
 800d908:	e7c8      	b.n	800d89c <_realloc_r+0x208>
 800d90a:	68a3      	ldr	r3, [r4, #8]
 800d90c:	612b      	str	r3, [r5, #16]
 800d90e:	68e3      	ldr	r3, [r4, #12]
 800d910:	616b      	str	r3, [r5, #20]
 800d912:	2a24      	cmp	r2, #36	; 0x24
 800d914:	d003      	beq.n	800d91e <_realloc_r+0x28a>
 800d916:	0028      	movs	r0, r5
 800d918:	3410      	adds	r4, #16
 800d91a:	3018      	adds	r0, #24
 800d91c:	e7ed      	b.n	800d8fa <_realloc_r+0x266>
 800d91e:	0028      	movs	r0, r5
 800d920:	6923      	ldr	r3, [r4, #16]
 800d922:	3020      	adds	r0, #32
 800d924:	61ab      	str	r3, [r5, #24]
 800d926:	6963      	ldr	r3, [r4, #20]
 800d928:	3418      	adds	r4, #24
 800d92a:	61eb      	str	r3, [r5, #28]
 800d92c:	e7e5      	b.n	800d8fa <_realloc_r+0x266>
 800d92e:	0021      	movs	r1, r4
 800d930:	f001 fb47 	bl	800efc2 <memmove>
 800d934:	e7e7      	b.n	800d906 <_realloc_r+0x272>
 800d936:	9905      	ldr	r1, [sp, #20]
 800d938:	9801      	ldr	r0, [sp, #4]
 800d93a:	f7f9 fced 	bl	8007318 <_malloc_r>
 800d93e:	1e07      	subs	r7, r0, #0
 800d940:	d100      	bne.n	800d944 <_realloc_r+0x2b0>
 800d942:	e76f      	b.n	800d824 <_realloc_r+0x190>
 800d944:	0023      	movs	r3, r4
 800d946:	2201      	movs	r2, #1
 800d948:	3b08      	subs	r3, #8
 800d94a:	685b      	ldr	r3, [r3, #4]
 800d94c:	4393      	bics	r3, r2
 800d94e:	9a04      	ldr	r2, [sp, #16]
 800d950:	18d3      	adds	r3, r2, r3
 800d952:	0002      	movs	r2, r0
 800d954:	3a08      	subs	r2, #8
 800d956:	4293      	cmp	r3, r2
 800d958:	d105      	bne.n	800d966 <_realloc_r+0x2d2>
 800d95a:	685e      	ldr	r6, [r3, #4]
 800d95c:	2303      	movs	r3, #3
 800d95e:	439e      	bics	r6, r3
 800d960:	9b03      	ldr	r3, [sp, #12]
 800d962:	18f6      	adds	r6, r6, r3
 800d964:	e6fb      	b.n	800d75e <_realloc_r+0xca>
 800d966:	9a03      	ldr	r2, [sp, #12]
 800d968:	3a04      	subs	r2, #4
 800d96a:	2a24      	cmp	r2, #36	; 0x24
 800d96c:	d829      	bhi.n	800d9c2 <_realloc_r+0x32e>
 800d96e:	0003      	movs	r3, r0
 800d970:	0021      	movs	r1, r4
 800d972:	2a13      	cmp	r2, #19
 800d974:	d908      	bls.n	800d988 <_realloc_r+0x2f4>
 800d976:	6823      	ldr	r3, [r4, #0]
 800d978:	6003      	str	r3, [r0, #0]
 800d97a:	6863      	ldr	r3, [r4, #4]
 800d97c:	6043      	str	r3, [r0, #4]
 800d97e:	2a1b      	cmp	r2, #27
 800d980:	d80d      	bhi.n	800d99e <_realloc_r+0x30a>
 800d982:	0003      	movs	r3, r0
 800d984:	3108      	adds	r1, #8
 800d986:	3308      	adds	r3, #8
 800d988:	680a      	ldr	r2, [r1, #0]
 800d98a:	601a      	str	r2, [r3, #0]
 800d98c:	684a      	ldr	r2, [r1, #4]
 800d98e:	605a      	str	r2, [r3, #4]
 800d990:	688a      	ldr	r2, [r1, #8]
 800d992:	609a      	str	r2, [r3, #8]
 800d994:	0021      	movs	r1, r4
 800d996:	9801      	ldr	r0, [sp, #4]
 800d998:	f7fb f89e 	bl	8008ad8 <_free_r>
 800d99c:	e742      	b.n	800d824 <_realloc_r+0x190>
 800d99e:	68a3      	ldr	r3, [r4, #8]
 800d9a0:	6083      	str	r3, [r0, #8]
 800d9a2:	68e3      	ldr	r3, [r4, #12]
 800d9a4:	60c3      	str	r3, [r0, #12]
 800d9a6:	2a24      	cmp	r2, #36	; 0x24
 800d9a8:	d003      	beq.n	800d9b2 <_realloc_r+0x31e>
 800d9aa:	0003      	movs	r3, r0
 800d9ac:	3110      	adds	r1, #16
 800d9ae:	3310      	adds	r3, #16
 800d9b0:	e7ea      	b.n	800d988 <_realloc_r+0x2f4>
 800d9b2:	6923      	ldr	r3, [r4, #16]
 800d9b4:	3118      	adds	r1, #24
 800d9b6:	6103      	str	r3, [r0, #16]
 800d9b8:	0003      	movs	r3, r0
 800d9ba:	6962      	ldr	r2, [r4, #20]
 800d9bc:	3318      	adds	r3, #24
 800d9be:	6142      	str	r2, [r0, #20]
 800d9c0:	e7e2      	b.n	800d988 <_realloc_r+0x2f4>
 800d9c2:	0021      	movs	r1, r4
 800d9c4:	f001 fafd 	bl	800efc2 <memmove>
 800d9c8:	e7e4      	b.n	800d994 <_realloc_r+0x300>
 800d9ca:	9e03      	ldr	r6, [sp, #12]
 800d9cc:	e6c7      	b.n	800d75e <_realloc_r+0xca>
 800d9ce:	9902      	ldr	r1, [sp, #8]
 800d9d0:	4306      	orrs	r6, r0
 800d9d2:	604e      	str	r6, [r1, #4]
 800d9d4:	6851      	ldr	r1, [r2, #4]
 800d9d6:	430b      	orrs	r3, r1
 800d9d8:	6053      	str	r3, [r2, #4]
 800d9da:	e6da      	b.n	800d792 <_realloc_r+0xfe>
 800d9dc:	2000001c 	.word	0x2000001c

0800d9e0 <_strtoul_l.constprop.0>:
 800d9e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9e2:	b087      	sub	sp, #28
 800d9e4:	9202      	str	r2, [sp, #8]
 800d9e6:	4a3e      	ldr	r2, [pc, #248]	; (800dae0 <_strtoul_l.constprop.0+0x100>)
 800d9e8:	001e      	movs	r6, r3
 800d9ea:	9101      	str	r1, [sp, #4]
 800d9ec:	000b      	movs	r3, r1
 800d9ee:	4694      	mov	ip, r2
 800d9f0:	2108      	movs	r1, #8
 800d9f2:	9005      	str	r0, [sp, #20]
 800d9f4:	001a      	movs	r2, r3
 800d9f6:	4660      	mov	r0, ip
 800d9f8:	7814      	ldrb	r4, [r2, #0]
 800d9fa:	3301      	adds	r3, #1
 800d9fc:	5d00      	ldrb	r0, [r0, r4]
 800d9fe:	001d      	movs	r5, r3
 800da00:	0007      	movs	r7, r0
 800da02:	400f      	ands	r7, r1
 800da04:	4208      	tst	r0, r1
 800da06:	d1f5      	bne.n	800d9f4 <_strtoul_l.constprop.0+0x14>
 800da08:	2c2d      	cmp	r4, #45	; 0x2d
 800da0a:	d13d      	bne.n	800da88 <_strtoul_l.constprop.0+0xa8>
 800da0c:	2701      	movs	r7, #1
 800da0e:	781c      	ldrb	r4, [r3, #0]
 800da10:	1c95      	adds	r5, r2, #2
 800da12:	2e00      	cmp	r6, #0
 800da14:	d05f      	beq.n	800dad6 <_strtoul_l.constprop.0+0xf6>
 800da16:	2e10      	cmp	r6, #16
 800da18:	d109      	bne.n	800da2e <_strtoul_l.constprop.0+0x4e>
 800da1a:	2c30      	cmp	r4, #48	; 0x30
 800da1c:	d107      	bne.n	800da2e <_strtoul_l.constprop.0+0x4e>
 800da1e:	2220      	movs	r2, #32
 800da20:	782b      	ldrb	r3, [r5, #0]
 800da22:	4393      	bics	r3, r2
 800da24:	2b58      	cmp	r3, #88	; 0x58
 800da26:	d151      	bne.n	800dacc <_strtoul_l.constprop.0+0xec>
 800da28:	2610      	movs	r6, #16
 800da2a:	786c      	ldrb	r4, [r5, #1]
 800da2c:	3502      	adds	r5, #2
 800da2e:	2001      	movs	r0, #1
 800da30:	0031      	movs	r1, r6
 800da32:	4240      	negs	r0, r0
 800da34:	f7f2 fb82 	bl	800013c <__udivsi3>
 800da38:	9003      	str	r0, [sp, #12]
 800da3a:	2001      	movs	r0, #1
 800da3c:	0031      	movs	r1, r6
 800da3e:	4240      	negs	r0, r0
 800da40:	f7f2 fc02 	bl	8000248 <__aeabi_uidivmod>
 800da44:	2300      	movs	r3, #0
 800da46:	2201      	movs	r2, #1
 800da48:	9104      	str	r1, [sp, #16]
 800da4a:	2101      	movs	r1, #1
 800da4c:	0018      	movs	r0, r3
 800da4e:	4694      	mov	ip, r2
 800da50:	4249      	negs	r1, r1
 800da52:	0022      	movs	r2, r4
 800da54:	3a30      	subs	r2, #48	; 0x30
 800da56:	2a09      	cmp	r2, #9
 800da58:	d903      	bls.n	800da62 <_strtoul_l.constprop.0+0x82>
 800da5a:	3a11      	subs	r2, #17
 800da5c:	2a19      	cmp	r2, #25
 800da5e:	d818      	bhi.n	800da92 <_strtoul_l.constprop.0+0xb2>
 800da60:	320a      	adds	r2, #10
 800da62:	4296      	cmp	r6, r2
 800da64:	dd19      	ble.n	800da9a <_strtoul_l.constprop.0+0xba>
 800da66:	1c5c      	adds	r4, r3, #1
 800da68:	d00b      	beq.n	800da82 <_strtoul_l.constprop.0+0xa2>
 800da6a:	9c03      	ldr	r4, [sp, #12]
 800da6c:	000b      	movs	r3, r1
 800da6e:	4284      	cmp	r4, r0
 800da70:	d307      	bcc.n	800da82 <_strtoul_l.constprop.0+0xa2>
 800da72:	d103      	bne.n	800da7c <_strtoul_l.constprop.0+0x9c>
 800da74:	9c04      	ldr	r4, [sp, #16]
 800da76:	000b      	movs	r3, r1
 800da78:	4294      	cmp	r4, r2
 800da7a:	db02      	blt.n	800da82 <_strtoul_l.constprop.0+0xa2>
 800da7c:	4663      	mov	r3, ip
 800da7e:	4370      	muls	r0, r6
 800da80:	1810      	adds	r0, r2, r0
 800da82:	782c      	ldrb	r4, [r5, #0]
 800da84:	3501      	adds	r5, #1
 800da86:	e7e4      	b.n	800da52 <_strtoul_l.constprop.0+0x72>
 800da88:	2c2b      	cmp	r4, #43	; 0x2b
 800da8a:	d1c2      	bne.n	800da12 <_strtoul_l.constprop.0+0x32>
 800da8c:	781c      	ldrb	r4, [r3, #0]
 800da8e:	1c95      	adds	r5, r2, #2
 800da90:	e7bf      	b.n	800da12 <_strtoul_l.constprop.0+0x32>
 800da92:	0022      	movs	r2, r4
 800da94:	3a61      	subs	r2, #97	; 0x61
 800da96:	2a19      	cmp	r2, #25
 800da98:	d9e2      	bls.n	800da60 <_strtoul_l.constprop.0+0x80>
 800da9a:	1c5a      	adds	r2, r3, #1
 800da9c:	d108      	bne.n	800dab0 <_strtoul_l.constprop.0+0xd0>
 800da9e:	2222      	movs	r2, #34	; 0x22
 800daa0:	9905      	ldr	r1, [sp, #20]
 800daa2:	0018      	movs	r0, r3
 800daa4:	600a      	str	r2, [r1, #0]
 800daa6:	9a02      	ldr	r2, [sp, #8]
 800daa8:	2a00      	cmp	r2, #0
 800daaa:	d109      	bne.n	800dac0 <_strtoul_l.constprop.0+0xe0>
 800daac:	b007      	add	sp, #28
 800daae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dab0:	2f00      	cmp	r7, #0
 800dab2:	d000      	beq.n	800dab6 <_strtoul_l.constprop.0+0xd6>
 800dab4:	4240      	negs	r0, r0
 800dab6:	9a02      	ldr	r2, [sp, #8]
 800dab8:	2a00      	cmp	r2, #0
 800daba:	d0f7      	beq.n	800daac <_strtoul_l.constprop.0+0xcc>
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d001      	beq.n	800dac4 <_strtoul_l.constprop.0+0xe4>
 800dac0:	1e6b      	subs	r3, r5, #1
 800dac2:	9301      	str	r3, [sp, #4]
 800dac4:	9b02      	ldr	r3, [sp, #8]
 800dac6:	9a01      	ldr	r2, [sp, #4]
 800dac8:	601a      	str	r2, [r3, #0]
 800daca:	e7ef      	b.n	800daac <_strtoul_l.constprop.0+0xcc>
 800dacc:	2430      	movs	r4, #48	; 0x30
 800dace:	2e00      	cmp	r6, #0
 800dad0:	d1ad      	bne.n	800da2e <_strtoul_l.constprop.0+0x4e>
 800dad2:	3608      	adds	r6, #8
 800dad4:	e7ab      	b.n	800da2e <_strtoul_l.constprop.0+0x4e>
 800dad6:	2c30      	cmp	r4, #48	; 0x30
 800dad8:	d0a1      	beq.n	800da1e <_strtoul_l.constprop.0+0x3e>
 800dada:	260a      	movs	r6, #10
 800dadc:	e7a7      	b.n	800da2e <_strtoul_l.constprop.0+0x4e>
 800dade:	46c0      	nop			; (mov r8, r8)
 800dae0:	0800f4f9 	.word	0x0800f4f9

0800dae4 <_strtoul_r>:
 800dae4:	b510      	push	{r4, lr}
 800dae6:	f7ff ff7b 	bl	800d9e0 <_strtoul_l.constprop.0>
 800daea:	bd10      	pop	{r4, pc}

0800daec <_strtoll_l.constprop.0>:
 800daec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800daee:	b08d      	sub	sp, #52	; 0x34
 800daf0:	9203      	str	r2, [sp, #12]
 800daf2:	4a53      	ldr	r2, [pc, #332]	; (800dc40 <_strtoll_l.constprop.0+0x154>)
 800daf4:	001e      	movs	r6, r3
 800daf6:	9102      	str	r1, [sp, #8]
 800daf8:	000b      	movs	r3, r1
 800dafa:	4694      	mov	ip, r2
 800dafc:	2108      	movs	r1, #8
 800dafe:	900a      	str	r0, [sp, #40]	; 0x28
 800db00:	001a      	movs	r2, r3
 800db02:	4660      	mov	r0, ip
 800db04:	7814      	ldrb	r4, [r2, #0]
 800db06:	3301      	adds	r3, #1
 800db08:	5d00      	ldrb	r0, [r0, r4]
 800db0a:	001d      	movs	r5, r3
 800db0c:	0007      	movs	r7, r0
 800db0e:	400f      	ands	r7, r1
 800db10:	4208      	tst	r0, r1
 800db12:	d1f5      	bne.n	800db00 <_strtoll_l.constprop.0+0x14>
 800db14:	2c2d      	cmp	r4, #45	; 0x2d
 800db16:	d153      	bne.n	800dbc0 <_strtoll_l.constprop.0+0xd4>
 800db18:	781c      	ldrb	r4, [r3, #0]
 800db1a:	2301      	movs	r3, #1
 800db1c:	1c95      	adds	r5, r2, #2
 800db1e:	9301      	str	r3, [sp, #4]
 800db20:	2e00      	cmp	r6, #0
 800db22:	d100      	bne.n	800db26 <_strtoll_l.constprop.0+0x3a>
 800db24:	e086      	b.n	800dc34 <_strtoll_l.constprop.0+0x148>
 800db26:	2e10      	cmp	r6, #16
 800db28:	d10a      	bne.n	800db40 <_strtoll_l.constprop.0+0x54>
 800db2a:	2c30      	cmp	r4, #48	; 0x30
 800db2c:	d108      	bne.n	800db40 <_strtoll_l.constprop.0+0x54>
 800db2e:	2220      	movs	r2, #32
 800db30:	782b      	ldrb	r3, [r5, #0]
 800db32:	4393      	bics	r3, r2
 800db34:	2b58      	cmp	r3, #88	; 0x58
 800db36:	d000      	beq.n	800db3a <_strtoll_l.constprop.0+0x4e>
 800db38:	e076      	b.n	800dc28 <_strtoll_l.constprop.0+0x13c>
 800db3a:	2610      	movs	r6, #16
 800db3c:	786c      	ldrb	r4, [r5, #1]
 800db3e:	3502      	adds	r5, #2
 800db40:	2001      	movs	r0, #1
 800db42:	2300      	movs	r3, #0
 800db44:	493f      	ldr	r1, [pc, #252]	; (800dc44 <_strtoll_l.constprop.0+0x158>)
 800db46:	9a01      	ldr	r2, [sp, #4]
 800db48:	4240      	negs	r0, r0
 800db4a:	1812      	adds	r2, r2, r0
 800db4c:	414b      	adcs	r3, r1
 800db4e:	9204      	str	r2, [sp, #16]
 800db50:	9305      	str	r3, [sp, #20]
 800db52:	9804      	ldr	r0, [sp, #16]
 800db54:	9905      	ldr	r1, [sp, #20]
 800db56:	17f3      	asrs	r3, r6, #31
 800db58:	0032      	movs	r2, r6
 800db5a:	930b      	str	r3, [sp, #44]	; 0x2c
 800db5c:	f7f2 fca2 	bl	80004a4 <__aeabi_uldivmod>
 800db60:	2300      	movs	r3, #0
 800db62:	000f      	movs	r7, r1
 800db64:	9008      	str	r0, [sp, #32]
 800db66:	2100      	movs	r1, #0
 800db68:	2000      	movs	r0, #0
 800db6a:	9209      	str	r2, [sp, #36]	; 0x24
 800db6c:	0022      	movs	r2, r4
 800db6e:	3a30      	subs	r2, #48	; 0x30
 800db70:	2a09      	cmp	r2, #9
 800db72:	d82b      	bhi.n	800dbcc <_strtoll_l.constprop.0+0xe0>
 800db74:	0014      	movs	r4, r2
 800db76:	42a6      	cmp	r6, r4
 800db78:	dd37      	ble.n	800dbea <_strtoll_l.constprop.0+0xfe>
 800db7a:	1c5a      	adds	r2, r3, #1
 800db7c:	d01d      	beq.n	800dbba <_strtoll_l.constprop.0+0xce>
 800db7e:	42b9      	cmp	r1, r7
 800db80:	d830      	bhi.n	800dbe4 <_strtoll_l.constprop.0+0xf8>
 800db82:	d102      	bne.n	800db8a <_strtoll_l.constprop.0+0x9e>
 800db84:	9b08      	ldr	r3, [sp, #32]
 800db86:	4298      	cmp	r0, r3
 800db88:	d82c      	bhi.n	800dbe4 <_strtoll_l.constprop.0+0xf8>
 800db8a:	9b08      	ldr	r3, [sp, #32]
 800db8c:	4283      	cmp	r3, r0
 800db8e:	d106      	bne.n	800db9e <_strtoll_l.constprop.0+0xb2>
 800db90:	428f      	cmp	r7, r1
 800db92:	d104      	bne.n	800db9e <_strtoll_l.constprop.0+0xb2>
 800db94:	2301      	movs	r3, #1
 800db96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800db98:	425b      	negs	r3, r3
 800db9a:	42a2      	cmp	r2, r4
 800db9c:	db0d      	blt.n	800dbba <_strtoll_l.constprop.0+0xce>
 800db9e:	000b      	movs	r3, r1
 800dba0:	0002      	movs	r2, r0
 800dba2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dba4:	0030      	movs	r0, r6
 800dba6:	f7f2 fc9d 	bl	80004e4 <__aeabi_lmul>
 800dbaa:	17e3      	asrs	r3, r4, #31
 800dbac:	9406      	str	r4, [sp, #24]
 800dbae:	9307      	str	r3, [sp, #28]
 800dbb0:	9b06      	ldr	r3, [sp, #24]
 800dbb2:	9c07      	ldr	r4, [sp, #28]
 800dbb4:	18c0      	adds	r0, r0, r3
 800dbb6:	4161      	adcs	r1, r4
 800dbb8:	2301      	movs	r3, #1
 800dbba:	782c      	ldrb	r4, [r5, #0]
 800dbbc:	3501      	adds	r5, #1
 800dbbe:	e7d5      	b.n	800db6c <_strtoll_l.constprop.0+0x80>
 800dbc0:	9701      	str	r7, [sp, #4]
 800dbc2:	2c2b      	cmp	r4, #43	; 0x2b
 800dbc4:	d1ac      	bne.n	800db20 <_strtoll_l.constprop.0+0x34>
 800dbc6:	781c      	ldrb	r4, [r3, #0]
 800dbc8:	1c95      	adds	r5, r2, #2
 800dbca:	e7a9      	b.n	800db20 <_strtoll_l.constprop.0+0x34>
 800dbcc:	0022      	movs	r2, r4
 800dbce:	3a41      	subs	r2, #65	; 0x41
 800dbd0:	2a19      	cmp	r2, #25
 800dbd2:	d801      	bhi.n	800dbd8 <_strtoll_l.constprop.0+0xec>
 800dbd4:	3c37      	subs	r4, #55	; 0x37
 800dbd6:	e7ce      	b.n	800db76 <_strtoll_l.constprop.0+0x8a>
 800dbd8:	0022      	movs	r2, r4
 800dbda:	3a61      	subs	r2, #97	; 0x61
 800dbdc:	2a19      	cmp	r2, #25
 800dbde:	d804      	bhi.n	800dbea <_strtoll_l.constprop.0+0xfe>
 800dbe0:	3c57      	subs	r4, #87	; 0x57
 800dbe2:	e7c8      	b.n	800db76 <_strtoll_l.constprop.0+0x8a>
 800dbe4:	2301      	movs	r3, #1
 800dbe6:	425b      	negs	r3, r3
 800dbe8:	e7e7      	b.n	800dbba <_strtoll_l.constprop.0+0xce>
 800dbea:	1c5a      	adds	r2, r3, #1
 800dbec:	d109      	bne.n	800dc02 <_strtoll_l.constprop.0+0x116>
 800dbee:	9804      	ldr	r0, [sp, #16]
 800dbf0:	9905      	ldr	r1, [sp, #20]
 800dbf2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dbf4:	3323      	adds	r3, #35	; 0x23
 800dbf6:	6013      	str	r3, [r2, #0]
 800dbf8:	9b03      	ldr	r3, [sp, #12]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d10e      	bne.n	800dc1c <_strtoll_l.constprop.0+0x130>
 800dbfe:	b00d      	add	sp, #52	; 0x34
 800dc00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc02:	9a01      	ldr	r2, [sp, #4]
 800dc04:	2a00      	cmp	r2, #0
 800dc06:	d004      	beq.n	800dc12 <_strtoll_l.constprop.0+0x126>
 800dc08:	0006      	movs	r6, r0
 800dc0a:	000f      	movs	r7, r1
 800dc0c:	2100      	movs	r1, #0
 800dc0e:	4270      	negs	r0, r6
 800dc10:	41b9      	sbcs	r1, r7
 800dc12:	9a03      	ldr	r2, [sp, #12]
 800dc14:	2a00      	cmp	r2, #0
 800dc16:	d0f2      	beq.n	800dbfe <_strtoll_l.constprop.0+0x112>
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d001      	beq.n	800dc20 <_strtoll_l.constprop.0+0x134>
 800dc1c:	1e6b      	subs	r3, r5, #1
 800dc1e:	9302      	str	r3, [sp, #8]
 800dc20:	9b03      	ldr	r3, [sp, #12]
 800dc22:	9a02      	ldr	r2, [sp, #8]
 800dc24:	601a      	str	r2, [r3, #0]
 800dc26:	e7ea      	b.n	800dbfe <_strtoll_l.constprop.0+0x112>
 800dc28:	2430      	movs	r4, #48	; 0x30
 800dc2a:	2e00      	cmp	r6, #0
 800dc2c:	d000      	beq.n	800dc30 <_strtoll_l.constprop.0+0x144>
 800dc2e:	e787      	b.n	800db40 <_strtoll_l.constprop.0+0x54>
 800dc30:	3608      	adds	r6, #8
 800dc32:	e785      	b.n	800db40 <_strtoll_l.constprop.0+0x54>
 800dc34:	2c30      	cmp	r4, #48	; 0x30
 800dc36:	d100      	bne.n	800dc3a <_strtoll_l.constprop.0+0x14e>
 800dc38:	e779      	b.n	800db2e <_strtoll_l.constprop.0+0x42>
 800dc3a:	260a      	movs	r6, #10
 800dc3c:	e780      	b.n	800db40 <_strtoll_l.constprop.0+0x54>
 800dc3e:	46c0      	nop			; (mov r8, r8)
 800dc40:	0800f4f9 	.word	0x0800f4f9
 800dc44:	7fffffff 	.word	0x7fffffff

0800dc48 <_strtoll_r>:
 800dc48:	b510      	push	{r4, lr}
 800dc4a:	f7ff ff4f 	bl	800daec <_strtoll_l.constprop.0>
 800dc4e:	bd10      	pop	{r4, pc}

0800dc50 <_strtoull_l.constprop.0>:
 800dc50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc52:	b08b      	sub	sp, #44	; 0x2c
 800dc54:	9202      	str	r2, [sp, #8]
 800dc56:	4a54      	ldr	r2, [pc, #336]	; (800dda8 <_strtoull_l.constprop.0+0x158>)
 800dc58:	001e      	movs	r6, r3
 800dc5a:	9101      	str	r1, [sp, #4]
 800dc5c:	000b      	movs	r3, r1
 800dc5e:	4694      	mov	ip, r2
 800dc60:	2108      	movs	r1, #8
 800dc62:	9009      	str	r0, [sp, #36]	; 0x24
 800dc64:	001a      	movs	r2, r3
 800dc66:	4660      	mov	r0, ip
 800dc68:	7814      	ldrb	r4, [r2, #0]
 800dc6a:	3301      	adds	r3, #1
 800dc6c:	5d00      	ldrb	r0, [r0, r4]
 800dc6e:	001d      	movs	r5, r3
 800dc70:	0007      	movs	r7, r0
 800dc72:	400f      	ands	r7, r1
 800dc74:	4208      	tst	r0, r1
 800dc76:	d1f5      	bne.n	800dc64 <_strtoull_l.constprop.0+0x14>
 800dc78:	2c2d      	cmp	r4, #45	; 0x2d
 800dc7a:	d154      	bne.n	800dd26 <_strtoull_l.constprop.0+0xd6>
 800dc7c:	781c      	ldrb	r4, [r3, #0]
 800dc7e:	2301      	movs	r3, #1
 800dc80:	1c95      	adds	r5, r2, #2
 800dc82:	9306      	str	r3, [sp, #24]
 800dc84:	2e00      	cmp	r6, #0
 800dc86:	d100      	bne.n	800dc8a <_strtoull_l.constprop.0+0x3a>
 800dc88:	e088      	b.n	800dd9c <_strtoull_l.constprop.0+0x14c>
 800dc8a:	2e10      	cmp	r6, #16
 800dc8c:	d10a      	bne.n	800dca4 <_strtoull_l.constprop.0+0x54>
 800dc8e:	2c30      	cmp	r4, #48	; 0x30
 800dc90:	d108      	bne.n	800dca4 <_strtoull_l.constprop.0+0x54>
 800dc92:	2220      	movs	r2, #32
 800dc94:	782b      	ldrb	r3, [r5, #0]
 800dc96:	4393      	bics	r3, r2
 800dc98:	2b58      	cmp	r3, #88	; 0x58
 800dc9a:	d000      	beq.n	800dc9e <_strtoull_l.constprop.0+0x4e>
 800dc9c:	e078      	b.n	800dd90 <_strtoull_l.constprop.0+0x140>
 800dc9e:	2610      	movs	r6, #16
 800dca0:	786c      	ldrb	r4, [r5, #1]
 800dca2:	3502      	adds	r5, #2
 800dca4:	17f7      	asrs	r7, r6, #31
 800dca6:	0032      	movs	r2, r6
 800dca8:	003b      	movs	r3, r7
 800dcaa:	2001      	movs	r0, #1
 800dcac:	4240      	negs	r0, r0
 800dcae:	17c1      	asrs	r1, r0, #31
 800dcb0:	f7f2 fbf8 	bl	80004a4 <__aeabi_uldivmod>
 800dcb4:	0032      	movs	r2, r6
 800dcb6:	9007      	str	r0, [sp, #28]
 800dcb8:	9103      	str	r1, [sp, #12]
 800dcba:	003b      	movs	r3, r7
 800dcbc:	2001      	movs	r0, #1
 800dcbe:	4240      	negs	r0, r0
 800dcc0:	17c1      	asrs	r1, r0, #31
 800dcc2:	f7f2 fbef 	bl	80004a4 <__aeabi_uldivmod>
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	2000      	movs	r0, #0
 800dcca:	2100      	movs	r1, #0
 800dccc:	9208      	str	r2, [sp, #32]
 800dcce:	0022      	movs	r2, r4
 800dcd0:	3a30      	subs	r2, #48	; 0x30
 800dcd2:	2a09      	cmp	r2, #9
 800dcd4:	d82d      	bhi.n	800dd32 <_strtoull_l.constprop.0+0xe2>
 800dcd6:	0014      	movs	r4, r2
 800dcd8:	42a6      	cmp	r6, r4
 800dcda:	dd39      	ble.n	800dd50 <_strtoull_l.constprop.0+0x100>
 800dcdc:	1c5a      	adds	r2, r3, #1
 800dcde:	d01f      	beq.n	800dd20 <_strtoull_l.constprop.0+0xd0>
 800dce0:	9b03      	ldr	r3, [sp, #12]
 800dce2:	4299      	cmp	r1, r3
 800dce4:	d831      	bhi.n	800dd4a <_strtoull_l.constprop.0+0xfa>
 800dce6:	d102      	bne.n	800dcee <_strtoull_l.constprop.0+0x9e>
 800dce8:	9b07      	ldr	r3, [sp, #28]
 800dcea:	4298      	cmp	r0, r3
 800dcec:	d82d      	bhi.n	800dd4a <_strtoull_l.constprop.0+0xfa>
 800dcee:	9b07      	ldr	r3, [sp, #28]
 800dcf0:	4283      	cmp	r3, r0
 800dcf2:	d107      	bne.n	800dd04 <_strtoull_l.constprop.0+0xb4>
 800dcf4:	9b03      	ldr	r3, [sp, #12]
 800dcf6:	428b      	cmp	r3, r1
 800dcf8:	d104      	bne.n	800dd04 <_strtoull_l.constprop.0+0xb4>
 800dcfa:	2301      	movs	r3, #1
 800dcfc:	9a08      	ldr	r2, [sp, #32]
 800dcfe:	425b      	negs	r3, r3
 800dd00:	42a2      	cmp	r2, r4
 800dd02:	db0d      	blt.n	800dd20 <_strtoull_l.constprop.0+0xd0>
 800dd04:	000b      	movs	r3, r1
 800dd06:	0002      	movs	r2, r0
 800dd08:	0039      	movs	r1, r7
 800dd0a:	0030      	movs	r0, r6
 800dd0c:	f7f2 fbea 	bl	80004e4 <__aeabi_lmul>
 800dd10:	17e3      	asrs	r3, r4, #31
 800dd12:	9404      	str	r4, [sp, #16]
 800dd14:	9305      	str	r3, [sp, #20]
 800dd16:	9b04      	ldr	r3, [sp, #16]
 800dd18:	9c05      	ldr	r4, [sp, #20]
 800dd1a:	18c0      	adds	r0, r0, r3
 800dd1c:	4161      	adcs	r1, r4
 800dd1e:	2301      	movs	r3, #1
 800dd20:	782c      	ldrb	r4, [r5, #0]
 800dd22:	3501      	adds	r5, #1
 800dd24:	e7d3      	b.n	800dcce <_strtoull_l.constprop.0+0x7e>
 800dd26:	9706      	str	r7, [sp, #24]
 800dd28:	2c2b      	cmp	r4, #43	; 0x2b
 800dd2a:	d1ab      	bne.n	800dc84 <_strtoull_l.constprop.0+0x34>
 800dd2c:	781c      	ldrb	r4, [r3, #0]
 800dd2e:	1c95      	adds	r5, r2, #2
 800dd30:	e7a8      	b.n	800dc84 <_strtoull_l.constprop.0+0x34>
 800dd32:	0022      	movs	r2, r4
 800dd34:	3a41      	subs	r2, #65	; 0x41
 800dd36:	2a19      	cmp	r2, #25
 800dd38:	d801      	bhi.n	800dd3e <_strtoull_l.constprop.0+0xee>
 800dd3a:	3c37      	subs	r4, #55	; 0x37
 800dd3c:	e7cc      	b.n	800dcd8 <_strtoull_l.constprop.0+0x88>
 800dd3e:	0022      	movs	r2, r4
 800dd40:	3a61      	subs	r2, #97	; 0x61
 800dd42:	2a19      	cmp	r2, #25
 800dd44:	d804      	bhi.n	800dd50 <_strtoull_l.constprop.0+0x100>
 800dd46:	3c57      	subs	r4, #87	; 0x57
 800dd48:	e7c6      	b.n	800dcd8 <_strtoull_l.constprop.0+0x88>
 800dd4a:	2301      	movs	r3, #1
 800dd4c:	425b      	negs	r3, r3
 800dd4e:	e7e7      	b.n	800dd20 <_strtoull_l.constprop.0+0xd0>
 800dd50:	1c5a      	adds	r2, r3, #1
 800dd52:	d10a      	bne.n	800dd6a <_strtoull_l.constprop.0+0x11a>
 800dd54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd56:	3323      	adds	r3, #35	; 0x23
 800dd58:	6013      	str	r3, [r2, #0]
 800dd5a:	9b02      	ldr	r3, [sp, #8]
 800dd5c:	2001      	movs	r0, #1
 800dd5e:	4240      	negs	r0, r0
 800dd60:	17c1      	asrs	r1, r0, #31
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d10e      	bne.n	800dd84 <_strtoull_l.constprop.0+0x134>
 800dd66:	b00b      	add	sp, #44	; 0x2c
 800dd68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd6a:	9a06      	ldr	r2, [sp, #24]
 800dd6c:	2a00      	cmp	r2, #0
 800dd6e:	d004      	beq.n	800dd7a <_strtoull_l.constprop.0+0x12a>
 800dd70:	0006      	movs	r6, r0
 800dd72:	000f      	movs	r7, r1
 800dd74:	2100      	movs	r1, #0
 800dd76:	4270      	negs	r0, r6
 800dd78:	41b9      	sbcs	r1, r7
 800dd7a:	9a02      	ldr	r2, [sp, #8]
 800dd7c:	2a00      	cmp	r2, #0
 800dd7e:	d0f2      	beq.n	800dd66 <_strtoull_l.constprop.0+0x116>
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d001      	beq.n	800dd88 <_strtoull_l.constprop.0+0x138>
 800dd84:	1e6b      	subs	r3, r5, #1
 800dd86:	9301      	str	r3, [sp, #4]
 800dd88:	9b02      	ldr	r3, [sp, #8]
 800dd8a:	9a01      	ldr	r2, [sp, #4]
 800dd8c:	601a      	str	r2, [r3, #0]
 800dd8e:	e7ea      	b.n	800dd66 <_strtoull_l.constprop.0+0x116>
 800dd90:	2430      	movs	r4, #48	; 0x30
 800dd92:	2e00      	cmp	r6, #0
 800dd94:	d000      	beq.n	800dd98 <_strtoull_l.constprop.0+0x148>
 800dd96:	e785      	b.n	800dca4 <_strtoull_l.constprop.0+0x54>
 800dd98:	3608      	adds	r6, #8
 800dd9a:	e783      	b.n	800dca4 <_strtoull_l.constprop.0+0x54>
 800dd9c:	2c30      	cmp	r4, #48	; 0x30
 800dd9e:	d100      	bne.n	800dda2 <_strtoull_l.constprop.0+0x152>
 800dda0:	e777      	b.n	800dc92 <_strtoull_l.constprop.0+0x42>
 800dda2:	260a      	movs	r6, #10
 800dda4:	e77e      	b.n	800dca4 <_strtoull_l.constprop.0+0x54>
 800dda6:	46c0      	nop			; (mov r8, r8)
 800dda8:	0800f4f9 	.word	0x0800f4f9

0800ddac <_strtoull_r>:
 800ddac:	b510      	push	{r4, lr}
 800ddae:	f7ff ff4f 	bl	800dc50 <_strtoull_l.constprop.0>
 800ddb2:	bd10      	pop	{r4, pc}

0800ddb4 <_mbrtowc_r>:
 800ddb4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ddb6:	0004      	movs	r4, r0
 800ddb8:	0010      	movs	r0, r2
 800ddba:	4a0b      	ldr	r2, [pc, #44]	; (800dde8 <_mbrtowc_r+0x34>)
 800ddbc:	9d06      	ldr	r5, [sp, #24]
 800ddbe:	32e4      	adds	r2, #228	; 0xe4
 800ddc0:	6816      	ldr	r6, [r2, #0]
 800ddc2:	2800      	cmp	r0, #0
 800ddc4:	d10c      	bne.n	800dde0 <_mbrtowc_r+0x2c>
 800ddc6:	2301      	movs	r3, #1
 800ddc8:	0001      	movs	r1, r0
 800ddca:	4a08      	ldr	r2, [pc, #32]	; (800ddec <_mbrtowc_r+0x38>)
 800ddcc:	9500      	str	r5, [sp, #0]
 800ddce:	0020      	movs	r0, r4
 800ddd0:	47b0      	blx	r6
 800ddd2:	1c43      	adds	r3, r0, #1
 800ddd4:	d103      	bne.n	800ddde <_mbrtowc_r+0x2a>
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	602b      	str	r3, [r5, #0]
 800ddda:	338a      	adds	r3, #138	; 0x8a
 800dddc:	6023      	str	r3, [r4, #0]
 800ddde:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 800dde0:	0002      	movs	r2, r0
 800dde2:	9500      	str	r5, [sp, #0]
 800dde4:	e7f3      	b.n	800ddce <_mbrtowc_r+0x1a>
 800dde6:	46c0      	nop			; (mov r8, r8)
 800dde8:	20000438 	.word	0x20000438
 800ddec:	0800f883 	.word	0x0800f883

0800ddf0 <iswspace>:
 800ddf0:	b510      	push	{r4, lr}
 800ddf2:	2100      	movs	r1, #0
 800ddf4:	f000 f802 	bl	800ddfc <iswspace_l>
 800ddf8:	bd10      	pop	{r4, pc}
	...

0800ddfc <iswspace_l>:
 800ddfc:	0003      	movs	r3, r0
 800ddfe:	2000      	movs	r0, #0
 800de00:	2bff      	cmp	r3, #255	; 0xff
 800de02:	d803      	bhi.n	800de0c <iswspace_l+0x10>
 800de04:	4a02      	ldr	r2, [pc, #8]	; (800de10 <iswspace_l+0x14>)
 800de06:	5cd0      	ldrb	r0, [r2, r3]
 800de08:	2308      	movs	r3, #8
 800de0a:	4018      	ands	r0, r3
 800de0c:	4770      	bx	lr
 800de0e:	46c0      	nop			; (mov r8, r8)
 800de10:	0800f4f9 	.word	0x0800f4f9

0800de14 <fiprintf>:
 800de14:	b40e      	push	{r1, r2, r3}
 800de16:	b517      	push	{r0, r1, r2, r4, lr}
 800de18:	4c05      	ldr	r4, [pc, #20]	; (800de30 <fiprintf+0x1c>)
 800de1a:	ab05      	add	r3, sp, #20
 800de1c:	cb04      	ldmia	r3!, {r2}
 800de1e:	0001      	movs	r1, r0
 800de20:	6820      	ldr	r0, [r4, #0]
 800de22:	9301      	str	r3, [sp, #4]
 800de24:	f000 f954 	bl	800e0d0 <_vfiprintf_r>
 800de28:	bc1e      	pop	{r1, r2, r3, r4}
 800de2a:	bc08      	pop	{r3}
 800de2c:	b003      	add	sp, #12
 800de2e:	4718      	bx	r3
 800de30:	200006c8 	.word	0x200006c8

0800de34 <__ssprint_r>:
 800de34:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de36:	6813      	ldr	r3, [r2, #0]
 800de38:	b087      	sub	sp, #28
 800de3a:	0017      	movs	r7, r2
 800de3c:	9303      	str	r3, [sp, #12]
 800de3e:	6893      	ldr	r3, [r2, #8]
 800de40:	2200      	movs	r2, #0
 800de42:	000c      	movs	r4, r1
 800de44:	9005      	str	r0, [sp, #20]
 800de46:	9202      	str	r2, [sp, #8]
 800de48:	9201      	str	r2, [sp, #4]
 800de4a:	4293      	cmp	r3, r2
 800de4c:	d10d      	bne.n	800de6a <__ssprint_r+0x36>
 800de4e:	2000      	movs	r0, #0
 800de50:	2300      	movs	r3, #0
 800de52:	607b      	str	r3, [r7, #4]
 800de54:	b007      	add	sp, #28
 800de56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de58:	9b03      	ldr	r3, [sp, #12]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	9302      	str	r3, [sp, #8]
 800de5e:	9b03      	ldr	r3, [sp, #12]
 800de60:	685b      	ldr	r3, [r3, #4]
 800de62:	9301      	str	r3, [sp, #4]
 800de64:	9b03      	ldr	r3, [sp, #12]
 800de66:	3308      	adds	r3, #8
 800de68:	9303      	str	r3, [sp, #12]
 800de6a:	9a01      	ldr	r2, [sp, #4]
 800de6c:	68a6      	ldr	r6, [r4, #8]
 800de6e:	6823      	ldr	r3, [r4, #0]
 800de70:	2a00      	cmp	r2, #0
 800de72:	d0f1      	beq.n	800de58 <__ssprint_r+0x24>
 800de74:	42b2      	cmp	r2, r6
 800de76:	d32e      	bcc.n	800ded6 <__ssprint_r+0xa2>
 800de78:	2190      	movs	r1, #144	; 0x90
 800de7a:	89a2      	ldrh	r2, [r4, #12]
 800de7c:	00c9      	lsls	r1, r1, #3
 800de7e:	420a      	tst	r2, r1
 800de80:	d029      	beq.n	800ded6 <__ssprint_r+0xa2>
 800de82:	2003      	movs	r0, #3
 800de84:	6921      	ldr	r1, [r4, #16]
 800de86:	1a5b      	subs	r3, r3, r1
 800de88:	9304      	str	r3, [sp, #16]
 800de8a:	6963      	ldr	r3, [r4, #20]
 800de8c:	4343      	muls	r3, r0
 800de8e:	0fdd      	lsrs	r5, r3, #31
 800de90:	18ed      	adds	r5, r5, r3
 800de92:	9b04      	ldr	r3, [sp, #16]
 800de94:	9801      	ldr	r0, [sp, #4]
 800de96:	3301      	adds	r3, #1
 800de98:	181b      	adds	r3, r3, r0
 800de9a:	106d      	asrs	r5, r5, #1
 800de9c:	42ab      	cmp	r3, r5
 800de9e:	d900      	bls.n	800dea2 <__ssprint_r+0x6e>
 800dea0:	001d      	movs	r5, r3
 800dea2:	0552      	lsls	r2, r2, #21
 800dea4:	d532      	bpl.n	800df0c <__ssprint_r+0xd8>
 800dea6:	0029      	movs	r1, r5
 800dea8:	9805      	ldr	r0, [sp, #20]
 800deaa:	f7f9 fa35 	bl	8007318 <_malloc_r>
 800deae:	1e06      	subs	r6, r0, #0
 800deb0:	d036      	beq.n	800df20 <__ssprint_r+0xec>
 800deb2:	9a04      	ldr	r2, [sp, #16]
 800deb4:	6921      	ldr	r1, [r4, #16]
 800deb6:	f7fa fd94 	bl	80089e2 <memcpy>
 800deba:	89a2      	ldrh	r2, [r4, #12]
 800debc:	4b1e      	ldr	r3, [pc, #120]	; (800df38 <__ssprint_r+0x104>)
 800debe:	401a      	ands	r2, r3
 800dec0:	2380      	movs	r3, #128	; 0x80
 800dec2:	4313      	orrs	r3, r2
 800dec4:	81a3      	strh	r3, [r4, #12]
 800dec6:	9b04      	ldr	r3, [sp, #16]
 800dec8:	6126      	str	r6, [r4, #16]
 800deca:	18f6      	adds	r6, r6, r3
 800decc:	6026      	str	r6, [r4, #0]
 800dece:	6165      	str	r5, [r4, #20]
 800ded0:	9e01      	ldr	r6, [sp, #4]
 800ded2:	1aed      	subs	r5, r5, r3
 800ded4:	60a5      	str	r5, [r4, #8]
 800ded6:	9b01      	ldr	r3, [sp, #4]
 800ded8:	429e      	cmp	r6, r3
 800deda:	d900      	bls.n	800dede <__ssprint_r+0xaa>
 800dedc:	001e      	movs	r6, r3
 800dede:	0032      	movs	r2, r6
 800dee0:	9902      	ldr	r1, [sp, #8]
 800dee2:	6820      	ldr	r0, [r4, #0]
 800dee4:	f001 f86d 	bl	800efc2 <memmove>
 800dee8:	9a01      	ldr	r2, [sp, #4]
 800deea:	68a3      	ldr	r3, [r4, #8]
 800deec:	4694      	mov	ip, r2
 800deee:	1b9b      	subs	r3, r3, r6
 800def0:	60a3      	str	r3, [r4, #8]
 800def2:	6823      	ldr	r3, [r4, #0]
 800def4:	199b      	adds	r3, r3, r6
 800def6:	6023      	str	r3, [r4, #0]
 800def8:	9b02      	ldr	r3, [sp, #8]
 800defa:	4463      	add	r3, ip
 800defc:	9302      	str	r3, [sp, #8]
 800defe:	68bb      	ldr	r3, [r7, #8]
 800df00:	1a9b      	subs	r3, r3, r2
 800df02:	60bb      	str	r3, [r7, #8]
 800df04:	d0a3      	beq.n	800de4e <__ssprint_r+0x1a>
 800df06:	2300      	movs	r3, #0
 800df08:	9301      	str	r3, [sp, #4]
 800df0a:	e7ae      	b.n	800de6a <__ssprint_r+0x36>
 800df0c:	002a      	movs	r2, r5
 800df0e:	9805      	ldr	r0, [sp, #20]
 800df10:	f7ff fbc0 	bl	800d694 <_realloc_r>
 800df14:	1e06      	subs	r6, r0, #0
 800df16:	d1d6      	bne.n	800dec6 <__ssprint_r+0x92>
 800df18:	6921      	ldr	r1, [r4, #16]
 800df1a:	9805      	ldr	r0, [sp, #20]
 800df1c:	f7fa fddc 	bl	8008ad8 <_free_r>
 800df20:	230c      	movs	r3, #12
 800df22:	9a05      	ldr	r2, [sp, #20]
 800df24:	2001      	movs	r0, #1
 800df26:	6013      	str	r3, [r2, #0]
 800df28:	89a2      	ldrh	r2, [r4, #12]
 800df2a:	3334      	adds	r3, #52	; 0x34
 800df2c:	4313      	orrs	r3, r2
 800df2e:	81a3      	strh	r3, [r4, #12]
 800df30:	2300      	movs	r3, #0
 800df32:	4240      	negs	r0, r0
 800df34:	60bb      	str	r3, [r7, #8]
 800df36:	e78b      	b.n	800de50 <__ssprint_r+0x1c>
 800df38:	fffffb7f 	.word	0xfffffb7f

0800df3c <_sungetc_r>:
 800df3c:	b570      	push	{r4, r5, r6, lr}
 800df3e:	0014      	movs	r4, r2
 800df40:	1c4b      	adds	r3, r1, #1
 800df42:	d103      	bne.n	800df4c <_sungetc_r+0x10>
 800df44:	2501      	movs	r5, #1
 800df46:	426d      	negs	r5, r5
 800df48:	0028      	movs	r0, r5
 800df4a:	bd70      	pop	{r4, r5, r6, pc}
 800df4c:	8993      	ldrh	r3, [r2, #12]
 800df4e:	2220      	movs	r2, #32
 800df50:	4393      	bics	r3, r2
 800df52:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800df54:	81a3      	strh	r3, [r4, #12]
 800df56:	b2ce      	uxtb	r6, r1
 800df58:	6863      	ldr	r3, [r4, #4]
 800df5a:	b2cd      	uxtb	r5, r1
 800df5c:	2a00      	cmp	r2, #0
 800df5e:	d010      	beq.n	800df82 <_sungetc_r+0x46>
 800df60:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800df62:	429a      	cmp	r2, r3
 800df64:	dd07      	ble.n	800df76 <_sungetc_r+0x3a>
 800df66:	6823      	ldr	r3, [r4, #0]
 800df68:	3b01      	subs	r3, #1
 800df6a:	6023      	str	r3, [r4, #0]
 800df6c:	701e      	strb	r6, [r3, #0]
 800df6e:	6863      	ldr	r3, [r4, #4]
 800df70:	3301      	adds	r3, #1
 800df72:	6063      	str	r3, [r4, #4]
 800df74:	e7e8      	b.n	800df48 <_sungetc_r+0xc>
 800df76:	0021      	movs	r1, r4
 800df78:	f000 ff1a 	bl	800edb0 <__submore>
 800df7c:	2800      	cmp	r0, #0
 800df7e:	d0f2      	beq.n	800df66 <_sungetc_r+0x2a>
 800df80:	e7e0      	b.n	800df44 <_sungetc_r+0x8>
 800df82:	6921      	ldr	r1, [r4, #16]
 800df84:	6822      	ldr	r2, [r4, #0]
 800df86:	2900      	cmp	r1, #0
 800df88:	d007      	beq.n	800df9a <_sungetc_r+0x5e>
 800df8a:	4291      	cmp	r1, r2
 800df8c:	d205      	bcs.n	800df9a <_sungetc_r+0x5e>
 800df8e:	1e51      	subs	r1, r2, #1
 800df90:	7808      	ldrb	r0, [r1, #0]
 800df92:	42a8      	cmp	r0, r5
 800df94:	d101      	bne.n	800df9a <_sungetc_r+0x5e>
 800df96:	6021      	str	r1, [r4, #0]
 800df98:	e7ea      	b.n	800df70 <_sungetc_r+0x34>
 800df9a:	63e3      	str	r3, [r4, #60]	; 0x3c
 800df9c:	0023      	movs	r3, r4
 800df9e:	3340      	adds	r3, #64	; 0x40
 800dfa0:	6323      	str	r3, [r4, #48]	; 0x30
 800dfa2:	2303      	movs	r3, #3
 800dfa4:	6363      	str	r3, [r4, #52]	; 0x34
 800dfa6:	0023      	movs	r3, r4
 800dfa8:	3342      	adds	r3, #66	; 0x42
 800dfaa:	63a2      	str	r2, [r4, #56]	; 0x38
 800dfac:	701e      	strb	r6, [r3, #0]
 800dfae:	6023      	str	r3, [r4, #0]
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	e7de      	b.n	800df72 <_sungetc_r+0x36>

0800dfb4 <__ssrefill_r>:
 800dfb4:	b510      	push	{r4, lr}
 800dfb6:	000c      	movs	r4, r1
 800dfb8:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800dfba:	2900      	cmp	r1, #0
 800dfbc:	d00e      	beq.n	800dfdc <__ssrefill_r+0x28>
 800dfbe:	0023      	movs	r3, r4
 800dfc0:	3340      	adds	r3, #64	; 0x40
 800dfc2:	4299      	cmp	r1, r3
 800dfc4:	d001      	beq.n	800dfca <__ssrefill_r+0x16>
 800dfc6:	f7fa fd87 	bl	8008ad8 <_free_r>
 800dfca:	2000      	movs	r0, #0
 800dfcc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800dfce:	6320      	str	r0, [r4, #48]	; 0x30
 800dfd0:	6063      	str	r3, [r4, #4]
 800dfd2:	4283      	cmp	r3, r0
 800dfd4:	d002      	beq.n	800dfdc <__ssrefill_r+0x28>
 800dfd6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800dfd8:	6023      	str	r3, [r4, #0]
 800dfda:	bd10      	pop	{r4, pc}
 800dfdc:	6923      	ldr	r3, [r4, #16]
 800dfde:	2001      	movs	r0, #1
 800dfe0:	6023      	str	r3, [r4, #0]
 800dfe2:	2300      	movs	r3, #0
 800dfe4:	89a2      	ldrh	r2, [r4, #12]
 800dfe6:	6063      	str	r3, [r4, #4]
 800dfe8:	3320      	adds	r3, #32
 800dfea:	4313      	orrs	r3, r2
 800dfec:	81a3      	strh	r3, [r4, #12]
 800dfee:	4240      	negs	r0, r0
 800dff0:	e7f3      	b.n	800dfda <__ssrefill_r+0x26>

0800dff2 <_sfread_r>:
 800dff2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dff4:	0014      	movs	r4, r2
 800dff6:	435c      	muls	r4, r3
 800dff8:	b087      	sub	sp, #28
 800dffa:	1e26      	subs	r6, r4, #0
 800dffc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800dffe:	9005      	str	r0, [sp, #20]
 800e000:	9101      	str	r1, [sp, #4]
 800e002:	9202      	str	r2, [sp, #8]
 800e004:	9303      	str	r3, [sp, #12]
 800e006:	d11e      	bne.n	800e046 <_sfread_r+0x54>
 800e008:	0020      	movs	r0, r4
 800e00a:	b007      	add	sp, #28
 800e00c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e00e:	003a      	movs	r2, r7
 800e010:	9801      	ldr	r0, [sp, #4]
 800e012:	f7fa fce6 	bl	80089e2 <memcpy>
 800e016:	682b      	ldr	r3, [r5, #0]
 800e018:	0029      	movs	r1, r5
 800e01a:	19db      	adds	r3, r3, r7
 800e01c:	602b      	str	r3, [r5, #0]
 800e01e:	2300      	movs	r3, #0
 800e020:	606b      	str	r3, [r5, #4]
 800e022:	9b01      	ldr	r3, [sp, #4]
 800e024:	9805      	ldr	r0, [sp, #20]
 800e026:	19db      	adds	r3, r3, r7
 800e028:	9301      	str	r3, [sp, #4]
 800e02a:	1bf3      	subs	r3, r6, r7
 800e02c:	9304      	str	r3, [sp, #16]
 800e02e:	f7ff ffc1 	bl	800dfb4 <__ssrefill_r>
 800e032:	2800      	cmp	r0, #0
 800e034:	d006      	beq.n	800e044 <_sfread_r+0x52>
 800e036:	193c      	adds	r4, r7, r4
 800e038:	1ba0      	subs	r0, r4, r6
 800e03a:	9902      	ldr	r1, [sp, #8]
 800e03c:	f7f2 f87e 	bl	800013c <__udivsi3>
 800e040:	0004      	movs	r4, r0
 800e042:	e7e1      	b.n	800e008 <_sfread_r+0x16>
 800e044:	9e04      	ldr	r6, [sp, #16]
 800e046:	686f      	ldr	r7, [r5, #4]
 800e048:	6829      	ldr	r1, [r5, #0]
 800e04a:	42b7      	cmp	r7, r6
 800e04c:	d3df      	bcc.n	800e00e <_sfread_r+0x1c>
 800e04e:	0032      	movs	r2, r6
 800e050:	9801      	ldr	r0, [sp, #4]
 800e052:	f7fa fcc6 	bl	80089e2 <memcpy>
 800e056:	686b      	ldr	r3, [r5, #4]
 800e058:	9c03      	ldr	r4, [sp, #12]
 800e05a:	1b9b      	subs	r3, r3, r6
 800e05c:	606b      	str	r3, [r5, #4]
 800e05e:	682b      	ldr	r3, [r5, #0]
 800e060:	199b      	adds	r3, r3, r6
 800e062:	602b      	str	r3, [r5, #0]
 800e064:	e7d0      	b.n	800e008 <_sfread_r+0x16>

0800e066 <__sprint_r>:
 800e066:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e068:	6893      	ldr	r3, [r2, #8]
 800e06a:	b085      	sub	sp, #20
 800e06c:	9001      	str	r0, [sp, #4]
 800e06e:	000d      	movs	r5, r1
 800e070:	0014      	movs	r4, r2
 800e072:	1e18      	subs	r0, r3, #0
 800e074:	d018      	beq.n	800e0a8 <__sprint_r+0x42>
 800e076:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e078:	049b      	lsls	r3, r3, #18
 800e07a:	d524      	bpl.n	800e0c6 <__sprint_r+0x60>
 800e07c:	6817      	ldr	r7, [r2, #0]
 800e07e:	2600      	movs	r6, #0
 800e080:	683b      	ldr	r3, [r7, #0]
 800e082:	9302      	str	r3, [sp, #8]
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	9300      	str	r3, [sp, #0]
 800e088:	089b      	lsrs	r3, r3, #2
 800e08a:	9303      	str	r3, [sp, #12]
 800e08c:	9b03      	ldr	r3, [sp, #12]
 800e08e:	42b3      	cmp	r3, r6
 800e090:	dc0e      	bgt.n	800e0b0 <__sprint_r+0x4a>
 800e092:	2203      	movs	r2, #3
 800e094:	9b00      	ldr	r3, [sp, #0]
 800e096:	68a0      	ldr	r0, [r4, #8]
 800e098:	4393      	bics	r3, r2
 800e09a:	1ac0      	subs	r0, r0, r3
 800e09c:	60a0      	str	r0, [r4, #8]
 800e09e:	3708      	adds	r7, #8
 800e0a0:	2800      	cmp	r0, #0
 800e0a2:	d1ec      	bne.n	800e07e <__sprint_r+0x18>
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	60a3      	str	r3, [r4, #8]
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	6063      	str	r3, [r4, #4]
 800e0ac:	b005      	add	sp, #20
 800e0ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0b0:	9902      	ldr	r1, [sp, #8]
 800e0b2:	00b3      	lsls	r3, r6, #2
 800e0b4:	58c9      	ldr	r1, [r1, r3]
 800e0b6:	002a      	movs	r2, r5
 800e0b8:	9801      	ldr	r0, [sp, #4]
 800e0ba:	f000 ff59 	bl	800ef70 <_fputwc_r>
 800e0be:	1c43      	adds	r3, r0, #1
 800e0c0:	d0f0      	beq.n	800e0a4 <__sprint_r+0x3e>
 800e0c2:	3601      	adds	r6, #1
 800e0c4:	e7e2      	b.n	800e08c <__sprint_r+0x26>
 800e0c6:	9801      	ldr	r0, [sp, #4]
 800e0c8:	f000 fd14 	bl	800eaf4 <__sfvwrite_r>
 800e0cc:	e7ea      	b.n	800e0a4 <__sprint_r+0x3e>
	...

0800e0d0 <_vfiprintf_r>:
 800e0d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0d2:	b0c1      	sub	sp, #260	; 0x104
 800e0d4:	001c      	movs	r4, r3
 800e0d6:	001f      	movs	r7, r3
 800e0d8:	9006      	str	r0, [sp, #24]
 800e0da:	9103      	str	r1, [sp, #12]
 800e0dc:	9207      	str	r2, [sp, #28]
 800e0de:	2800      	cmp	r0, #0
 800e0e0:	d004      	beq.n	800e0ec <_vfiprintf_r+0x1c>
 800e0e2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d101      	bne.n	800e0ec <_vfiprintf_r+0x1c>
 800e0e8:	f7fa fa98 	bl	800861c <__sinit>
 800e0ec:	9b03      	ldr	r3, [sp, #12]
 800e0ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0f0:	07db      	lsls	r3, r3, #31
 800e0f2:	d407      	bmi.n	800e104 <_vfiprintf_r+0x34>
 800e0f4:	9b03      	ldr	r3, [sp, #12]
 800e0f6:	899b      	ldrh	r3, [r3, #12]
 800e0f8:	059b      	lsls	r3, r3, #22
 800e0fa:	d403      	bmi.n	800e104 <_vfiprintf_r+0x34>
 800e0fc:	9b03      	ldr	r3, [sp, #12]
 800e0fe:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800e100:	f7fa fc62 	bl	80089c8 <__retarget_lock_acquire_recursive>
 800e104:	9b03      	ldr	r3, [sp, #12]
 800e106:	220c      	movs	r2, #12
 800e108:	5e9a      	ldrsh	r2, [r3, r2]
 800e10a:	2380      	movs	r3, #128	; 0x80
 800e10c:	019b      	lsls	r3, r3, #6
 800e10e:	421a      	tst	r2, r3
 800e110:	d107      	bne.n	800e122 <_vfiprintf_r+0x52>
 800e112:	4313      	orrs	r3, r2
 800e114:	9a03      	ldr	r2, [sp, #12]
 800e116:	8193      	strh	r3, [r2, #12]
 800e118:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800e11a:	4aa3      	ldr	r2, [pc, #652]	; (800e3a8 <_vfiprintf_r+0x2d8>)
 800e11c:	4013      	ands	r3, r2
 800e11e:	9a03      	ldr	r2, [sp, #12]
 800e120:	6653      	str	r3, [r2, #100]	; 0x64
 800e122:	9b03      	ldr	r3, [sp, #12]
 800e124:	899b      	ldrh	r3, [r3, #12]
 800e126:	071b      	lsls	r3, r3, #28
 800e128:	d503      	bpl.n	800e132 <_vfiprintf_r+0x62>
 800e12a:	9b03      	ldr	r3, [sp, #12]
 800e12c:	691b      	ldr	r3, [r3, #16]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d118      	bne.n	800e164 <_vfiprintf_r+0x94>
 800e132:	9903      	ldr	r1, [sp, #12]
 800e134:	9806      	ldr	r0, [sp, #24]
 800e136:	f000 fe79 	bl	800ee2c <__swsetup_r>
 800e13a:	2800      	cmp	r0, #0
 800e13c:	d012      	beq.n	800e164 <_vfiprintf_r+0x94>
 800e13e:	9b03      	ldr	r3, [sp, #12]
 800e140:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e142:	07db      	lsls	r3, r3, #31
 800e144:	d505      	bpl.n	800e152 <_vfiprintf_r+0x82>
 800e146:	2301      	movs	r3, #1
 800e148:	425b      	negs	r3, r3
 800e14a:	9308      	str	r3, [sp, #32]
 800e14c:	9808      	ldr	r0, [sp, #32]
 800e14e:	b041      	add	sp, #260	; 0x104
 800e150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e152:	9b03      	ldr	r3, [sp, #12]
 800e154:	899b      	ldrh	r3, [r3, #12]
 800e156:	059b      	lsls	r3, r3, #22
 800e158:	d4f5      	bmi.n	800e146 <_vfiprintf_r+0x76>
 800e15a:	9b03      	ldr	r3, [sp, #12]
 800e15c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800e15e:	f7fa fc34 	bl	80089ca <__retarget_lock_release_recursive>
 800e162:	e7f0      	b.n	800e146 <_vfiprintf_r+0x76>
 800e164:	221a      	movs	r2, #26
 800e166:	9b03      	ldr	r3, [sp, #12]
 800e168:	899b      	ldrh	r3, [r3, #12]
 800e16a:	401a      	ands	r2, r3
 800e16c:	2a0a      	cmp	r2, #10
 800e16e:	d116      	bne.n	800e19e <_vfiprintf_r+0xce>
 800e170:	9a03      	ldr	r2, [sp, #12]
 800e172:	210e      	movs	r1, #14
 800e174:	5e52      	ldrsh	r2, [r2, r1]
 800e176:	2a00      	cmp	r2, #0
 800e178:	db11      	blt.n	800e19e <_vfiprintf_r+0xce>
 800e17a:	9a03      	ldr	r2, [sp, #12]
 800e17c:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800e17e:	07d2      	lsls	r2, r2, #31
 800e180:	d405      	bmi.n	800e18e <_vfiprintf_r+0xbe>
 800e182:	059b      	lsls	r3, r3, #22
 800e184:	d403      	bmi.n	800e18e <_vfiprintf_r+0xbe>
 800e186:	9b03      	ldr	r3, [sp, #12]
 800e188:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800e18a:	f7fa fc1e 	bl	80089ca <__retarget_lock_release_recursive>
 800e18e:	0023      	movs	r3, r4
 800e190:	9a07      	ldr	r2, [sp, #28]
 800e192:	9903      	ldr	r1, [sp, #12]
 800e194:	9806      	ldr	r0, [sp, #24]
 800e196:	f000 fc69 	bl	800ea6c <__sbprintf>
 800e19a:	9008      	str	r0, [sp, #32]
 800e19c:	e7d6      	b.n	800e14c <_vfiprintf_r+0x7c>
 800e19e:	2300      	movs	r3, #0
 800e1a0:	ad17      	add	r5, sp, #92	; 0x5c
 800e1a2:	9514      	str	r5, [sp, #80]	; 0x50
 800e1a4:	9316      	str	r3, [sp, #88]	; 0x58
 800e1a6:	9315      	str	r3, [sp, #84]	; 0x54
 800e1a8:	930c      	str	r3, [sp, #48]	; 0x30
 800e1aa:	930d      	str	r3, [sp, #52]	; 0x34
 800e1ac:	930e      	str	r3, [sp, #56]	; 0x38
 800e1ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800e1b0:	9308      	str	r3, [sp, #32]
 800e1b2:	9c07      	ldr	r4, [sp, #28]
 800e1b4:	7823      	ldrb	r3, [r4, #0]
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d002      	beq.n	800e1c0 <_vfiprintf_r+0xf0>
 800e1ba:	2b25      	cmp	r3, #37	; 0x25
 800e1bc:	d000      	beq.n	800e1c0 <_vfiprintf_r+0xf0>
 800e1be:	e08d      	b.n	800e2dc <_vfiprintf_r+0x20c>
 800e1c0:	9b07      	ldr	r3, [sp, #28]
 800e1c2:	1ae6      	subs	r6, r4, r3
 800e1c4:	429c      	cmp	r4, r3
 800e1c6:	d016      	beq.n	800e1f6 <_vfiprintf_r+0x126>
 800e1c8:	602b      	str	r3, [r5, #0]
 800e1ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e1cc:	606e      	str	r6, [r5, #4]
 800e1ce:	199b      	adds	r3, r3, r6
 800e1d0:	9316      	str	r3, [sp, #88]	; 0x58
 800e1d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e1d4:	3508      	adds	r5, #8
 800e1d6:	3301      	adds	r3, #1
 800e1d8:	9315      	str	r3, [sp, #84]	; 0x54
 800e1da:	2b07      	cmp	r3, #7
 800e1dc:	dd08      	ble.n	800e1f0 <_vfiprintf_r+0x120>
 800e1de:	9903      	ldr	r1, [sp, #12]
 800e1e0:	9806      	ldr	r0, [sp, #24]
 800e1e2:	aa14      	add	r2, sp, #80	; 0x50
 800e1e4:	f7ff ff3f 	bl	800e066 <__sprint_r>
 800e1e8:	2800      	cmp	r0, #0
 800e1ea:	d000      	beq.n	800e1ee <_vfiprintf_r+0x11e>
 800e1ec:	e3d9      	b.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e1ee:	ad17      	add	r5, sp, #92	; 0x5c
 800e1f0:	9b08      	ldr	r3, [sp, #32]
 800e1f2:	199b      	adds	r3, r3, r6
 800e1f4:	9308      	str	r3, [sp, #32]
 800e1f6:	7823      	ldrb	r3, [r4, #0]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d101      	bne.n	800e200 <_vfiprintf_r+0x130>
 800e1fc:	f000 fbf6 	bl	800e9ec <_vfiprintf_r+0x91c>
 800e200:	2200      	movs	r2, #0
 800e202:	a912      	add	r1, sp, #72	; 0x48
 800e204:	70ca      	strb	r2, [r1, #3]
 800e206:	2101      	movs	r1, #1
 800e208:	1c63      	adds	r3, r4, #1
 800e20a:	0014      	movs	r4, r2
 800e20c:	4249      	negs	r1, r1
 800e20e:	9105      	str	r1, [sp, #20]
 800e210:	9209      	str	r2, [sp, #36]	; 0x24
 800e212:	1c5a      	adds	r2, r3, #1
 800e214:	781b      	ldrb	r3, [r3, #0]
 800e216:	9207      	str	r2, [sp, #28]
 800e218:	0018      	movs	r0, r3
 800e21a:	3820      	subs	r0, #32
 800e21c:	285a      	cmp	r0, #90	; 0x5a
 800e21e:	d900      	bls.n	800e222 <_vfiprintf_r+0x152>
 800e220:	e362      	b.n	800e8e8 <_vfiprintf_r+0x818>
 800e222:	f7f1 ff81 	bl	8000128 <__gnu_thumb1_case_uhi>
 800e226:	0078      	.short	0x0078
 800e228:	03610361 	.word	0x03610361
 800e22c:	03610081 	.word	0x03610081
 800e230:	03610361 	.word	0x03610361
 800e234:	0361005d 	.word	0x0361005d
 800e238:	00830361 	.word	0x00830361
 800e23c:	0361008b 	.word	0x0361008b
 800e240:	008f0089 	.word	0x008f0089
 800e244:	00ad0361 	.word	0x00ad0361
 800e248:	00af00af 	.word	0x00af00af
 800e24c:	00af00af 	.word	0x00af00af
 800e250:	00af00af 	.word	0x00af00af
 800e254:	00af00af 	.word	0x00af00af
 800e258:	036100af 	.word	0x036100af
 800e25c:	03610361 	.word	0x03610361
 800e260:	03610361 	.word	0x03610361
 800e264:	03610361 	.word	0x03610361
 800e268:	03610361 	.word	0x03610361
 800e26c:	00e600da 	.word	0x00e600da
 800e270:	03610361 	.word	0x03610361
 800e274:	03610361 	.word	0x03610361
 800e278:	03610361 	.word	0x03610361
 800e27c:	03610361 	.word	0x03610361
 800e280:	03610361 	.word	0x03610361
 800e284:	03610143 	.word	0x03610143
 800e288:	03610361 	.word	0x03610361
 800e28c:	03610182 	.word	0x03610182
 800e290:	0361027c 	.word	0x0361027c
 800e294:	02ae0361 	.word	0x02ae0361
 800e298:	03610361 	.word	0x03610361
 800e29c:	03610361 	.word	0x03610361
 800e2a0:	03610361 	.word	0x03610361
 800e2a4:	03610361 	.word	0x03610361
 800e2a8:	03610361 	.word	0x03610361
 800e2ac:	00e800da 	.word	0x00e800da
 800e2b0:	03610361 	.word	0x03610361
 800e2b4:	00c30361 	.word	0x00c30361
 800e2b8:	00d600e8 	.word	0x00d600e8
 800e2bc:	00cf0361 	.word	0x00cf0361
 800e2c0:	01260361 	.word	0x01260361
 800e2c4:	01740145 	.word	0x01740145
 800e2c8:	036100d6 	.word	0x036100d6
 800e2cc:	007f0182 	.word	0x007f0182
 800e2d0:	0361027e 	.word	0x0361027e
 800e2d4:	02cd0361 	.word	0x02cd0361
 800e2d8:	007f0361 	.word	0x007f0361
 800e2dc:	3401      	adds	r4, #1
 800e2de:	e769      	b.n	800e1b4 <_vfiprintf_r+0xe4>
 800e2e0:	9806      	ldr	r0, [sp, #24]
 800e2e2:	f7fe fa47 	bl	800c774 <_localeconv_r>
 800e2e6:	6843      	ldr	r3, [r0, #4]
 800e2e8:	0018      	movs	r0, r3
 800e2ea:	930f      	str	r3, [sp, #60]	; 0x3c
 800e2ec:	f7f1 ff0a 	bl	8000104 <strlen>
 800e2f0:	900e      	str	r0, [sp, #56]	; 0x38
 800e2f2:	9806      	ldr	r0, [sp, #24]
 800e2f4:	f7fe fa3e 	bl	800c774 <_localeconv_r>
 800e2f8:	6883      	ldr	r3, [r0, #8]
 800e2fa:	930d      	str	r3, [sp, #52]	; 0x34
 800e2fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d010      	beq.n	800e324 <_vfiprintf_r+0x254>
 800e302:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e304:	2b00      	cmp	r3, #0
 800e306:	d00d      	beq.n	800e324 <_vfiprintf_r+0x254>
 800e308:	781b      	ldrb	r3, [r3, #0]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d00a      	beq.n	800e324 <_vfiprintf_r+0x254>
 800e30e:	2380      	movs	r3, #128	; 0x80
 800e310:	00db      	lsls	r3, r3, #3
 800e312:	431c      	orrs	r4, r3
 800e314:	e006      	b.n	800e324 <_vfiprintf_r+0x254>
 800e316:	ab12      	add	r3, sp, #72	; 0x48
 800e318:	78da      	ldrb	r2, [r3, #3]
 800e31a:	3303      	adds	r3, #3
 800e31c:	2a00      	cmp	r2, #0
 800e31e:	d101      	bne.n	800e324 <_vfiprintf_r+0x254>
 800e320:	3220      	adds	r2, #32
 800e322:	701a      	strb	r2, [r3, #0]
 800e324:	9b07      	ldr	r3, [sp, #28]
 800e326:	e774      	b.n	800e212 <_vfiprintf_r+0x142>
 800e328:	2301      	movs	r3, #1
 800e32a:	e7f2      	b.n	800e312 <_vfiprintf_r+0x242>
 800e32c:	cf08      	ldmia	r7!, {r3}
 800e32e:	9309      	str	r3, [sp, #36]	; 0x24
 800e330:	2b00      	cmp	r3, #0
 800e332:	daf7      	bge.n	800e324 <_vfiprintf_r+0x254>
 800e334:	425b      	negs	r3, r3
 800e336:	9309      	str	r3, [sp, #36]	; 0x24
 800e338:	2304      	movs	r3, #4
 800e33a:	e7ea      	b.n	800e312 <_vfiprintf_r+0x242>
 800e33c:	222b      	movs	r2, #43	; 0x2b
 800e33e:	ab12      	add	r3, sp, #72	; 0x48
 800e340:	70da      	strb	r2, [r3, #3]
 800e342:	e7ef      	b.n	800e324 <_vfiprintf_r+0x254>
 800e344:	9b07      	ldr	r3, [sp, #28]
 800e346:	1c5a      	adds	r2, r3, #1
 800e348:	781b      	ldrb	r3, [r3, #0]
 800e34a:	2b2a      	cmp	r3, #42	; 0x2a
 800e34c:	d00f      	beq.n	800e36e <_vfiprintf_r+0x29e>
 800e34e:	2100      	movs	r1, #0
 800e350:	9105      	str	r1, [sp, #20]
 800e352:	0019      	movs	r1, r3
 800e354:	3930      	subs	r1, #48	; 0x30
 800e356:	9207      	str	r2, [sp, #28]
 800e358:	2909      	cmp	r1, #9
 800e35a:	d900      	bls.n	800e35e <_vfiprintf_r+0x28e>
 800e35c:	e75c      	b.n	800e218 <_vfiprintf_r+0x148>
 800e35e:	200a      	movs	r0, #10
 800e360:	9b05      	ldr	r3, [sp, #20]
 800e362:	4343      	muls	r3, r0
 800e364:	185b      	adds	r3, r3, r1
 800e366:	9305      	str	r3, [sp, #20]
 800e368:	7813      	ldrb	r3, [r2, #0]
 800e36a:	3201      	adds	r2, #1
 800e36c:	e7f1      	b.n	800e352 <_vfiprintf_r+0x282>
 800e36e:	cf08      	ldmia	r7!, {r3}
 800e370:	9305      	str	r3, [sp, #20]
 800e372:	2b00      	cmp	r3, #0
 800e374:	da02      	bge.n	800e37c <_vfiprintf_r+0x2ac>
 800e376:	2301      	movs	r3, #1
 800e378:	425b      	negs	r3, r3
 800e37a:	9305      	str	r3, [sp, #20]
 800e37c:	9207      	str	r2, [sp, #28]
 800e37e:	e7d1      	b.n	800e324 <_vfiprintf_r+0x254>
 800e380:	2380      	movs	r3, #128	; 0x80
 800e382:	e7c6      	b.n	800e312 <_vfiprintf_r+0x242>
 800e384:	2100      	movs	r1, #0
 800e386:	9a07      	ldr	r2, [sp, #28]
 800e388:	9109      	str	r1, [sp, #36]	; 0x24
 800e38a:	200a      	movs	r0, #10
 800e38c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e38e:	3b30      	subs	r3, #48	; 0x30
 800e390:	4341      	muls	r1, r0
 800e392:	185b      	adds	r3, r3, r1
 800e394:	9309      	str	r3, [sp, #36]	; 0x24
 800e396:	0013      	movs	r3, r2
 800e398:	781b      	ldrb	r3, [r3, #0]
 800e39a:	3201      	adds	r2, #1
 800e39c:	0019      	movs	r1, r3
 800e39e:	3930      	subs	r1, #48	; 0x30
 800e3a0:	9207      	str	r2, [sp, #28]
 800e3a2:	2909      	cmp	r1, #9
 800e3a4:	d9f1      	bls.n	800e38a <_vfiprintf_r+0x2ba>
 800e3a6:	e737      	b.n	800e218 <_vfiprintf_r+0x148>
 800e3a8:	ffffdfff 	.word	0xffffdfff
 800e3ac:	9b07      	ldr	r3, [sp, #28]
 800e3ae:	781b      	ldrb	r3, [r3, #0]
 800e3b0:	2b68      	cmp	r3, #104	; 0x68
 800e3b2:	d105      	bne.n	800e3c0 <_vfiprintf_r+0x2f0>
 800e3b4:	9b07      	ldr	r3, [sp, #28]
 800e3b6:	3301      	adds	r3, #1
 800e3b8:	9307      	str	r3, [sp, #28]
 800e3ba:	2380      	movs	r3, #128	; 0x80
 800e3bc:	009b      	lsls	r3, r3, #2
 800e3be:	e7a8      	b.n	800e312 <_vfiprintf_r+0x242>
 800e3c0:	2340      	movs	r3, #64	; 0x40
 800e3c2:	e7a6      	b.n	800e312 <_vfiprintf_r+0x242>
 800e3c4:	9b07      	ldr	r3, [sp, #28]
 800e3c6:	781b      	ldrb	r3, [r3, #0]
 800e3c8:	2b6c      	cmp	r3, #108	; 0x6c
 800e3ca:	d104      	bne.n	800e3d6 <_vfiprintf_r+0x306>
 800e3cc:	9b07      	ldr	r3, [sp, #28]
 800e3ce:	3301      	adds	r3, #1
 800e3d0:	9307      	str	r3, [sp, #28]
 800e3d2:	2320      	movs	r3, #32
 800e3d4:	e79d      	b.n	800e312 <_vfiprintf_r+0x242>
 800e3d6:	2310      	movs	r3, #16
 800e3d8:	e79b      	b.n	800e312 <_vfiprintf_r+0x242>
 800e3da:	003a      	movs	r2, r7
 800e3dc:	ca08      	ldmia	r2!, {r3}
 800e3de:	ae27      	add	r6, sp, #156	; 0x9c
 800e3e0:	7033      	strb	r3, [r6, #0]
 800e3e2:	2300      	movs	r3, #0
 800e3e4:	9204      	str	r2, [sp, #16]
 800e3e6:	aa12      	add	r2, sp, #72	; 0x48
 800e3e8:	70d3      	strb	r3, [r2, #3]
 800e3ea:	2201      	movs	r2, #1
 800e3ec:	930b      	str	r3, [sp, #44]	; 0x2c
 800e3ee:	9205      	str	r2, [sp, #20]
 800e3f0:	e0b0      	b.n	800e554 <_vfiprintf_r+0x484>
 800e3f2:	2310      	movs	r3, #16
 800e3f4:	431c      	orrs	r4, r3
 800e3f6:	06a3      	lsls	r3, r4, #26
 800e3f8:	d52a      	bpl.n	800e450 <_vfiprintf_r+0x380>
 800e3fa:	2307      	movs	r3, #7
 800e3fc:	3707      	adds	r7, #7
 800e3fe:	439f      	bics	r7, r3
 800e400:	0039      	movs	r1, r7
 800e402:	c90c      	ldmia	r1!, {r2, r3}
 800e404:	9200      	str	r2, [sp, #0]
 800e406:	9301      	str	r3, [sp, #4]
 800e408:	9104      	str	r1, [sp, #16]
 800e40a:	9a01      	ldr	r2, [sp, #4]
 800e40c:	2301      	movs	r3, #1
 800e40e:	2a00      	cmp	r2, #0
 800e410:	da09      	bge.n	800e426 <_vfiprintf_r+0x356>
 800e412:	9e00      	ldr	r6, [sp, #0]
 800e414:	9f01      	ldr	r7, [sp, #4]
 800e416:	2200      	movs	r2, #0
 800e418:	4271      	negs	r1, r6
 800e41a:	41ba      	sbcs	r2, r7
 800e41c:	9100      	str	r1, [sp, #0]
 800e41e:	9201      	str	r2, [sp, #4]
 800e420:	212d      	movs	r1, #45	; 0x2d
 800e422:	aa12      	add	r2, sp, #72	; 0x48
 800e424:	70d1      	strb	r1, [r2, #3]
 800e426:	9901      	ldr	r1, [sp, #4]
 800e428:	9a00      	ldr	r2, [sp, #0]
 800e42a:	430a      	orrs	r2, r1
 800e42c:	9905      	ldr	r1, [sp, #20]
 800e42e:	3101      	adds	r1, #1
 800e430:	d100      	bne.n	800e434 <_vfiprintf_r+0x364>
 800e432:	e2e9      	b.n	800ea08 <_vfiprintf_r+0x938>
 800e434:	2180      	movs	r1, #128	; 0x80
 800e436:	0027      	movs	r7, r4
 800e438:	438f      	bics	r7, r1
 800e43a:	2a00      	cmp	r2, #0
 800e43c:	d000      	beq.n	800e440 <_vfiprintf_r+0x370>
 800e43e:	e2e7      	b.n	800ea10 <_vfiprintf_r+0x940>
 800e440:	9a05      	ldr	r2, [sp, #20]
 800e442:	2a00      	cmp	r2, #0
 800e444:	d100      	bne.n	800e448 <_vfiprintf_r+0x378>
 800e446:	e243      	b.n	800e8d0 <_vfiprintf_r+0x800>
 800e448:	2b01      	cmp	r3, #1
 800e44a:	d000      	beq.n	800e44e <_vfiprintf_r+0x37e>
 800e44c:	e2e3      	b.n	800ea16 <_vfiprintf_r+0x946>
 800e44e:	e1e7      	b.n	800e820 <_vfiprintf_r+0x750>
 800e450:	003a      	movs	r2, r7
 800e452:	ca08      	ldmia	r2!, {r3}
 800e454:	9204      	str	r2, [sp, #16]
 800e456:	06e2      	lsls	r2, r4, #27
 800e458:	d503      	bpl.n	800e462 <_vfiprintf_r+0x392>
 800e45a:	9300      	str	r3, [sp, #0]
 800e45c:	17db      	asrs	r3, r3, #31
 800e45e:	9301      	str	r3, [sp, #4]
 800e460:	e7d3      	b.n	800e40a <_vfiprintf_r+0x33a>
 800e462:	0662      	lsls	r2, r4, #25
 800e464:	d501      	bpl.n	800e46a <_vfiprintf_r+0x39a>
 800e466:	b21b      	sxth	r3, r3
 800e468:	e7f7      	b.n	800e45a <_vfiprintf_r+0x38a>
 800e46a:	05a2      	lsls	r2, r4, #22
 800e46c:	d5f5      	bpl.n	800e45a <_vfiprintf_r+0x38a>
 800e46e:	b25b      	sxtb	r3, r3
 800e470:	e7f3      	b.n	800e45a <_vfiprintf_r+0x38a>
 800e472:	1d3b      	adds	r3, r7, #4
 800e474:	9304      	str	r3, [sp, #16]
 800e476:	06a3      	lsls	r3, r4, #26
 800e478:	d506      	bpl.n	800e488 <_vfiprintf_r+0x3b8>
 800e47a:	683b      	ldr	r3, [r7, #0]
 800e47c:	9a08      	ldr	r2, [sp, #32]
 800e47e:	601a      	str	r2, [r3, #0]
 800e480:	17d2      	asrs	r2, r2, #31
 800e482:	605a      	str	r2, [r3, #4]
 800e484:	9f04      	ldr	r7, [sp, #16]
 800e486:	e694      	b.n	800e1b2 <_vfiprintf_r+0xe2>
 800e488:	06e3      	lsls	r3, r4, #27
 800e48a:	d503      	bpl.n	800e494 <_vfiprintf_r+0x3c4>
 800e48c:	683b      	ldr	r3, [r7, #0]
 800e48e:	9a08      	ldr	r2, [sp, #32]
 800e490:	601a      	str	r2, [r3, #0]
 800e492:	e7f7      	b.n	800e484 <_vfiprintf_r+0x3b4>
 800e494:	0663      	lsls	r3, r4, #25
 800e496:	d503      	bpl.n	800e4a0 <_vfiprintf_r+0x3d0>
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	9a08      	ldr	r2, [sp, #32]
 800e49c:	801a      	strh	r2, [r3, #0]
 800e49e:	e7f1      	b.n	800e484 <_vfiprintf_r+0x3b4>
 800e4a0:	05a4      	lsls	r4, r4, #22
 800e4a2:	d5f3      	bpl.n	800e48c <_vfiprintf_r+0x3bc>
 800e4a4:	683b      	ldr	r3, [r7, #0]
 800e4a6:	9a08      	ldr	r2, [sp, #32]
 800e4a8:	701a      	strb	r2, [r3, #0]
 800e4aa:	e7eb      	b.n	800e484 <_vfiprintf_r+0x3b4>
 800e4ac:	2310      	movs	r3, #16
 800e4ae:	431c      	orrs	r4, r3
 800e4b0:	2320      	movs	r3, #32
 800e4b2:	0020      	movs	r0, r4
 800e4b4:	4018      	ands	r0, r3
 800e4b6:	421c      	tst	r4, r3
 800e4b8:	d00d      	beq.n	800e4d6 <_vfiprintf_r+0x406>
 800e4ba:	3b19      	subs	r3, #25
 800e4bc:	3707      	adds	r7, #7
 800e4be:	439f      	bics	r7, r3
 800e4c0:	0039      	movs	r1, r7
 800e4c2:	c90c      	ldmia	r1!, {r2, r3}
 800e4c4:	9200      	str	r2, [sp, #0]
 800e4c6:	9301      	str	r3, [sp, #4]
 800e4c8:	9104      	str	r1, [sp, #16]
 800e4ca:	4bcc      	ldr	r3, [pc, #816]	; (800e7fc <_vfiprintf_r+0x72c>)
 800e4cc:	401c      	ands	r4, r3
 800e4ce:	2300      	movs	r3, #0
 800e4d0:	2100      	movs	r1, #0
 800e4d2:	aa12      	add	r2, sp, #72	; 0x48
 800e4d4:	e7a6      	b.n	800e424 <_vfiprintf_r+0x354>
 800e4d6:	003a      	movs	r2, r7
 800e4d8:	ca08      	ldmia	r2!, {r3}
 800e4da:	0021      	movs	r1, r4
 800e4dc:	9204      	str	r2, [sp, #16]
 800e4de:	2210      	movs	r2, #16
 800e4e0:	4011      	ands	r1, r2
 800e4e2:	4214      	tst	r4, r2
 800e4e4:	d002      	beq.n	800e4ec <_vfiprintf_r+0x41c>
 800e4e6:	9300      	str	r3, [sp, #0]
 800e4e8:	9001      	str	r0, [sp, #4]
 800e4ea:	e7ee      	b.n	800e4ca <_vfiprintf_r+0x3fa>
 800e4ec:	2240      	movs	r2, #64	; 0x40
 800e4ee:	0020      	movs	r0, r4
 800e4f0:	4010      	ands	r0, r2
 800e4f2:	4214      	tst	r4, r2
 800e4f4:	d003      	beq.n	800e4fe <_vfiprintf_r+0x42e>
 800e4f6:	b29b      	uxth	r3, r3
 800e4f8:	9300      	str	r3, [sp, #0]
 800e4fa:	9101      	str	r1, [sp, #4]
 800e4fc:	e7e5      	b.n	800e4ca <_vfiprintf_r+0x3fa>
 800e4fe:	2280      	movs	r2, #128	; 0x80
 800e500:	0021      	movs	r1, r4
 800e502:	0092      	lsls	r2, r2, #2
 800e504:	4011      	ands	r1, r2
 800e506:	4214      	tst	r4, r2
 800e508:	d0f6      	beq.n	800e4f8 <_vfiprintf_r+0x428>
 800e50a:	b2db      	uxtb	r3, r3
 800e50c:	e7eb      	b.n	800e4e6 <_vfiprintf_r+0x416>
 800e50e:	003b      	movs	r3, r7
 800e510:	cb04      	ldmia	r3!, {r2}
 800e512:	49bb      	ldr	r1, [pc, #748]	; (800e800 <_vfiprintf_r+0x730>)
 800e514:	9304      	str	r3, [sp, #16]
 800e516:	2300      	movs	r3, #0
 800e518:	9200      	str	r2, [sp, #0]
 800e51a:	aa13      	add	r2, sp, #76	; 0x4c
 800e51c:	8011      	strh	r1, [r2, #0]
 800e51e:	4ab9      	ldr	r2, [pc, #740]	; (800e804 <_vfiprintf_r+0x734>)
 800e520:	9301      	str	r3, [sp, #4]
 800e522:	3302      	adds	r3, #2
 800e524:	431c      	orrs	r4, r3
 800e526:	920c      	str	r2, [sp, #48]	; 0x30
 800e528:	e7d2      	b.n	800e4d0 <_vfiprintf_r+0x400>
 800e52a:	003b      	movs	r3, r7
 800e52c:	2700      	movs	r7, #0
 800e52e:	cb40      	ldmia	r3!, {r6}
 800e530:	9304      	str	r3, [sp, #16]
 800e532:	ab12      	add	r3, sp, #72	; 0x48
 800e534:	70df      	strb	r7, [r3, #3]
 800e536:	9b05      	ldr	r3, [sp, #20]
 800e538:	3301      	adds	r3, #1
 800e53a:	d100      	bne.n	800e53e <_vfiprintf_r+0x46e>
 800e53c:	e0ea      	b.n	800e714 <_vfiprintf_r+0x644>
 800e53e:	0039      	movs	r1, r7
 800e540:	0030      	movs	r0, r6
 800e542:	9a05      	ldr	r2, [sp, #20]
 800e544:	f7fe f92e 	bl	800c7a4 <memchr>
 800e548:	900b      	str	r0, [sp, #44]	; 0x2c
 800e54a:	42b8      	cmp	r0, r7
 800e54c:	d002      	beq.n	800e554 <_vfiprintf_r+0x484>
 800e54e:	1b83      	subs	r3, r0, r6
 800e550:	9305      	str	r3, [sp, #20]
 800e552:	970b      	str	r7, [sp, #44]	; 0x2c
 800e554:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e556:	9a05      	ldr	r2, [sp, #20]
 800e558:	930a      	str	r3, [sp, #40]	; 0x28
 800e55a:	4293      	cmp	r3, r2
 800e55c:	da00      	bge.n	800e560 <_vfiprintf_r+0x490>
 800e55e:	920a      	str	r2, [sp, #40]	; 0x28
 800e560:	ab12      	add	r3, sp, #72	; 0x48
 800e562:	3303      	adds	r3, #3
 800e564:	781b      	ldrb	r3, [r3, #0]
 800e566:	1e5a      	subs	r2, r3, #1
 800e568:	4193      	sbcs	r3, r2
 800e56a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e56c:	18d3      	adds	r3, r2, r3
 800e56e:	930a      	str	r3, [sp, #40]	; 0x28
 800e570:	0022      	movs	r2, r4
 800e572:	2302      	movs	r3, #2
 800e574:	401a      	ands	r2, r3
 800e576:	9210      	str	r2, [sp, #64]	; 0x40
 800e578:	421c      	tst	r4, r3
 800e57a:	d002      	beq.n	800e582 <_vfiprintf_r+0x4b2>
 800e57c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e57e:	3302      	adds	r3, #2
 800e580:	930a      	str	r3, [sp, #40]	; 0x28
 800e582:	2384      	movs	r3, #132	; 0x84
 800e584:	0022      	movs	r2, r4
 800e586:	401a      	ands	r2, r3
 800e588:	9211      	str	r2, [sp, #68]	; 0x44
 800e58a:	421c      	tst	r4, r3
 800e58c:	d11e      	bne.n	800e5cc <_vfiprintf_r+0x4fc>
 800e58e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e590:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e592:	1a9f      	subs	r7, r3, r2
 800e594:	2f00      	cmp	r7, #0
 800e596:	dd19      	ble.n	800e5cc <_vfiprintf_r+0x4fc>
 800e598:	0029      	movs	r1, r5
 800e59a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e59c:	489a      	ldr	r0, [pc, #616]	; (800e808 <_vfiprintf_r+0x738>)
 800e59e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e5a0:	3301      	adds	r3, #1
 800e5a2:	3108      	adds	r1, #8
 800e5a4:	6028      	str	r0, [r5, #0]
 800e5a6:	2f10      	cmp	r7, #16
 800e5a8:	dd00      	ble.n	800e5ac <_vfiprintf_r+0x4dc>
 800e5aa:	e1a7      	b.n	800e8fc <_vfiprintf_r+0x82c>
 800e5ac:	606f      	str	r7, [r5, #4]
 800e5ae:	18bf      	adds	r7, r7, r2
 800e5b0:	000d      	movs	r5, r1
 800e5b2:	9716      	str	r7, [sp, #88]	; 0x58
 800e5b4:	9315      	str	r3, [sp, #84]	; 0x54
 800e5b6:	2b07      	cmp	r3, #7
 800e5b8:	dd08      	ble.n	800e5cc <_vfiprintf_r+0x4fc>
 800e5ba:	9903      	ldr	r1, [sp, #12]
 800e5bc:	9806      	ldr	r0, [sp, #24]
 800e5be:	aa14      	add	r2, sp, #80	; 0x50
 800e5c0:	f7ff fd51 	bl	800e066 <__sprint_r>
 800e5c4:	2800      	cmp	r0, #0
 800e5c6:	d000      	beq.n	800e5ca <_vfiprintf_r+0x4fa>
 800e5c8:	e1eb      	b.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e5ca:	ad17      	add	r5, sp, #92	; 0x5c
 800e5cc:	a912      	add	r1, sp, #72	; 0x48
 800e5ce:	78c8      	ldrb	r0, [r1, #3]
 800e5d0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e5d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e5d4:	3103      	adds	r1, #3
 800e5d6:	2800      	cmp	r0, #0
 800e5d8:	d012      	beq.n	800e600 <_vfiprintf_r+0x530>
 800e5da:	6029      	str	r1, [r5, #0]
 800e5dc:	2101      	movs	r1, #1
 800e5de:	3301      	adds	r3, #1
 800e5e0:	1852      	adds	r2, r2, r1
 800e5e2:	6069      	str	r1, [r5, #4]
 800e5e4:	9216      	str	r2, [sp, #88]	; 0x58
 800e5e6:	9315      	str	r3, [sp, #84]	; 0x54
 800e5e8:	3508      	adds	r5, #8
 800e5ea:	2b07      	cmp	r3, #7
 800e5ec:	dd08      	ble.n	800e600 <_vfiprintf_r+0x530>
 800e5ee:	9903      	ldr	r1, [sp, #12]
 800e5f0:	9806      	ldr	r0, [sp, #24]
 800e5f2:	aa14      	add	r2, sp, #80	; 0x50
 800e5f4:	f7ff fd37 	bl	800e066 <__sprint_r>
 800e5f8:	2800      	cmp	r0, #0
 800e5fa:	d000      	beq.n	800e5fe <_vfiprintf_r+0x52e>
 800e5fc:	e1d1      	b.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e5fe:	ad17      	add	r5, sp, #92	; 0x5c
 800e600:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e602:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e604:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e606:	2900      	cmp	r1, #0
 800e608:	d013      	beq.n	800e632 <_vfiprintf_r+0x562>
 800e60a:	a913      	add	r1, sp, #76	; 0x4c
 800e60c:	6029      	str	r1, [r5, #0]
 800e60e:	2102      	movs	r1, #2
 800e610:	3301      	adds	r3, #1
 800e612:	1852      	adds	r2, r2, r1
 800e614:	6069      	str	r1, [r5, #4]
 800e616:	9216      	str	r2, [sp, #88]	; 0x58
 800e618:	9315      	str	r3, [sp, #84]	; 0x54
 800e61a:	3508      	adds	r5, #8
 800e61c:	2b07      	cmp	r3, #7
 800e61e:	dd08      	ble.n	800e632 <_vfiprintf_r+0x562>
 800e620:	9903      	ldr	r1, [sp, #12]
 800e622:	9806      	ldr	r0, [sp, #24]
 800e624:	aa14      	add	r2, sp, #80	; 0x50
 800e626:	f7ff fd1e 	bl	800e066 <__sprint_r>
 800e62a:	2800      	cmp	r0, #0
 800e62c:	d000      	beq.n	800e630 <_vfiprintf_r+0x560>
 800e62e:	e1b8      	b.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e630:	ad17      	add	r5, sp, #92	; 0x5c
 800e632:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e634:	2b80      	cmp	r3, #128	; 0x80
 800e636:	d11e      	bne.n	800e676 <_vfiprintf_r+0x5a6>
 800e638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e63a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e63c:	1a9f      	subs	r7, r3, r2
 800e63e:	2f00      	cmp	r7, #0
 800e640:	dd19      	ble.n	800e676 <_vfiprintf_r+0x5a6>
 800e642:	0029      	movs	r1, r5
 800e644:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e646:	4871      	ldr	r0, [pc, #452]	; (800e80c <_vfiprintf_r+0x73c>)
 800e648:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e64a:	3301      	adds	r3, #1
 800e64c:	3108      	adds	r1, #8
 800e64e:	6028      	str	r0, [r5, #0]
 800e650:	2f10      	cmp	r7, #16
 800e652:	dd00      	ble.n	800e656 <_vfiprintf_r+0x586>
 800e654:	e164      	b.n	800e920 <_vfiprintf_r+0x850>
 800e656:	606f      	str	r7, [r5, #4]
 800e658:	18bf      	adds	r7, r7, r2
 800e65a:	000d      	movs	r5, r1
 800e65c:	9716      	str	r7, [sp, #88]	; 0x58
 800e65e:	9315      	str	r3, [sp, #84]	; 0x54
 800e660:	2b07      	cmp	r3, #7
 800e662:	dd08      	ble.n	800e676 <_vfiprintf_r+0x5a6>
 800e664:	9903      	ldr	r1, [sp, #12]
 800e666:	9806      	ldr	r0, [sp, #24]
 800e668:	aa14      	add	r2, sp, #80	; 0x50
 800e66a:	f7ff fcfc 	bl	800e066 <__sprint_r>
 800e66e:	2800      	cmp	r0, #0
 800e670:	d000      	beq.n	800e674 <_vfiprintf_r+0x5a4>
 800e672:	e196      	b.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e674:	ad17      	add	r5, sp, #92	; 0x5c
 800e676:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e678:	9a05      	ldr	r2, [sp, #20]
 800e67a:	1a9f      	subs	r7, r3, r2
 800e67c:	2f00      	cmp	r7, #0
 800e67e:	dd19      	ble.n	800e6b4 <_vfiprintf_r+0x5e4>
 800e680:	0029      	movs	r1, r5
 800e682:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e684:	4861      	ldr	r0, [pc, #388]	; (800e80c <_vfiprintf_r+0x73c>)
 800e686:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e688:	3301      	adds	r3, #1
 800e68a:	3108      	adds	r1, #8
 800e68c:	6028      	str	r0, [r5, #0]
 800e68e:	2f10      	cmp	r7, #16
 800e690:	dd00      	ble.n	800e694 <_vfiprintf_r+0x5c4>
 800e692:	e157      	b.n	800e944 <_vfiprintf_r+0x874>
 800e694:	606f      	str	r7, [r5, #4]
 800e696:	18bf      	adds	r7, r7, r2
 800e698:	000d      	movs	r5, r1
 800e69a:	9716      	str	r7, [sp, #88]	; 0x58
 800e69c:	9315      	str	r3, [sp, #84]	; 0x54
 800e69e:	2b07      	cmp	r3, #7
 800e6a0:	dd08      	ble.n	800e6b4 <_vfiprintf_r+0x5e4>
 800e6a2:	9903      	ldr	r1, [sp, #12]
 800e6a4:	9806      	ldr	r0, [sp, #24]
 800e6a6:	aa14      	add	r2, sp, #80	; 0x50
 800e6a8:	f7ff fcdd 	bl	800e066 <__sprint_r>
 800e6ac:	2800      	cmp	r0, #0
 800e6ae:	d000      	beq.n	800e6b2 <_vfiprintf_r+0x5e2>
 800e6b0:	e177      	b.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e6b2:	ad17      	add	r5, sp, #92	; 0x5c
 800e6b4:	9b05      	ldr	r3, [sp, #20]
 800e6b6:	9a05      	ldr	r2, [sp, #20]
 800e6b8:	606b      	str	r3, [r5, #4]
 800e6ba:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e6bc:	602e      	str	r6, [r5, #0]
 800e6be:	189b      	adds	r3, r3, r2
 800e6c0:	9316      	str	r3, [sp, #88]	; 0x58
 800e6c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e6c4:	3508      	adds	r5, #8
 800e6c6:	3301      	adds	r3, #1
 800e6c8:	9315      	str	r3, [sp, #84]	; 0x54
 800e6ca:	2b07      	cmp	r3, #7
 800e6cc:	dd08      	ble.n	800e6e0 <_vfiprintf_r+0x610>
 800e6ce:	9903      	ldr	r1, [sp, #12]
 800e6d0:	9806      	ldr	r0, [sp, #24]
 800e6d2:	aa14      	add	r2, sp, #80	; 0x50
 800e6d4:	f7ff fcc7 	bl	800e066 <__sprint_r>
 800e6d8:	2800      	cmp	r0, #0
 800e6da:	d000      	beq.n	800e6de <_vfiprintf_r+0x60e>
 800e6dc:	e161      	b.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e6de:	ad17      	add	r5, sp, #92	; 0x5c
 800e6e0:	0764      	lsls	r4, r4, #29
 800e6e2:	d500      	bpl.n	800e6e6 <_vfiprintf_r+0x616>
 800e6e4:	e140      	b.n	800e968 <_vfiprintf_r+0x898>
 800e6e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e6ea:	4293      	cmp	r3, r2
 800e6ec:	da00      	bge.n	800e6f0 <_vfiprintf_r+0x620>
 800e6ee:	0013      	movs	r3, r2
 800e6f0:	9a08      	ldr	r2, [sp, #32]
 800e6f2:	18d3      	adds	r3, r2, r3
 800e6f4:	9308      	str	r3, [sp, #32]
 800e6f6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d007      	beq.n	800e70c <_vfiprintf_r+0x63c>
 800e6fc:	9903      	ldr	r1, [sp, #12]
 800e6fe:	9806      	ldr	r0, [sp, #24]
 800e700:	aa14      	add	r2, sp, #80	; 0x50
 800e702:	f7ff fcb0 	bl	800e066 <__sprint_r>
 800e706:	2800      	cmp	r0, #0
 800e708:	d000      	beq.n	800e70c <_vfiprintf_r+0x63c>
 800e70a:	e14a      	b.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e70c:	2300      	movs	r3, #0
 800e70e:	ad17      	add	r5, sp, #92	; 0x5c
 800e710:	9315      	str	r3, [sp, #84]	; 0x54
 800e712:	e6b7      	b.n	800e484 <_vfiprintf_r+0x3b4>
 800e714:	0030      	movs	r0, r6
 800e716:	f7f1 fcf5 	bl	8000104 <strlen>
 800e71a:	9005      	str	r0, [sp, #20]
 800e71c:	e719      	b.n	800e552 <_vfiprintf_r+0x482>
 800e71e:	2310      	movs	r3, #16
 800e720:	431c      	orrs	r4, r3
 800e722:	2320      	movs	r3, #32
 800e724:	0020      	movs	r0, r4
 800e726:	4018      	ands	r0, r3
 800e728:	421c      	tst	r4, r3
 800e72a:	d009      	beq.n	800e740 <_vfiprintf_r+0x670>
 800e72c:	3b19      	subs	r3, #25
 800e72e:	3707      	adds	r7, #7
 800e730:	439f      	bics	r7, r3
 800e732:	0039      	movs	r1, r7
 800e734:	c90c      	ldmia	r1!, {r2, r3}
 800e736:	9200      	str	r2, [sp, #0]
 800e738:	9301      	str	r3, [sp, #4]
 800e73a:	9104      	str	r1, [sp, #16]
 800e73c:	2301      	movs	r3, #1
 800e73e:	e6c7      	b.n	800e4d0 <_vfiprintf_r+0x400>
 800e740:	003b      	movs	r3, r7
 800e742:	cb04      	ldmia	r3!, {r2}
 800e744:	0021      	movs	r1, r4
 800e746:	9304      	str	r3, [sp, #16]
 800e748:	2310      	movs	r3, #16
 800e74a:	4019      	ands	r1, r3
 800e74c:	421c      	tst	r4, r3
 800e74e:	d003      	beq.n	800e758 <_vfiprintf_r+0x688>
 800e750:	9200      	str	r2, [sp, #0]
 800e752:	9001      	str	r0, [sp, #4]
 800e754:	3b0f      	subs	r3, #15
 800e756:	e6bb      	b.n	800e4d0 <_vfiprintf_r+0x400>
 800e758:	2340      	movs	r3, #64	; 0x40
 800e75a:	0020      	movs	r0, r4
 800e75c:	4018      	ands	r0, r3
 800e75e:	421c      	tst	r4, r3
 800e760:	d003      	beq.n	800e76a <_vfiprintf_r+0x69a>
 800e762:	b293      	uxth	r3, r2
 800e764:	9300      	str	r3, [sp, #0]
 800e766:	9101      	str	r1, [sp, #4]
 800e768:	e7e8      	b.n	800e73c <_vfiprintf_r+0x66c>
 800e76a:	2380      	movs	r3, #128	; 0x80
 800e76c:	0021      	movs	r1, r4
 800e76e:	009b      	lsls	r3, r3, #2
 800e770:	4019      	ands	r1, r3
 800e772:	421c      	tst	r4, r3
 800e774:	d003      	beq.n	800e77e <_vfiprintf_r+0x6ae>
 800e776:	b2d3      	uxtb	r3, r2
 800e778:	9300      	str	r3, [sp, #0]
 800e77a:	9001      	str	r0, [sp, #4]
 800e77c:	e7de      	b.n	800e73c <_vfiprintf_r+0x66c>
 800e77e:	9200      	str	r2, [sp, #0]
 800e780:	e7f1      	b.n	800e766 <_vfiprintf_r+0x696>
 800e782:	4a23      	ldr	r2, [pc, #140]	; (800e810 <_vfiprintf_r+0x740>)
 800e784:	0020      	movs	r0, r4
 800e786:	920c      	str	r2, [sp, #48]	; 0x30
 800e788:	2220      	movs	r2, #32
 800e78a:	4010      	ands	r0, r2
 800e78c:	4214      	tst	r4, r2
 800e78e:	d019      	beq.n	800e7c4 <_vfiprintf_r+0x6f4>
 800e790:	3a19      	subs	r2, #25
 800e792:	3707      	adds	r7, #7
 800e794:	4397      	bics	r7, r2
 800e796:	0038      	movs	r0, r7
 800e798:	c806      	ldmia	r0!, {r1, r2}
 800e79a:	9100      	str	r1, [sp, #0]
 800e79c:	9201      	str	r2, [sp, #4]
 800e79e:	9004      	str	r0, [sp, #16]
 800e7a0:	07e2      	lsls	r2, r4, #31
 800e7a2:	d509      	bpl.n	800e7b8 <_vfiprintf_r+0x6e8>
 800e7a4:	9a00      	ldr	r2, [sp, #0]
 800e7a6:	9901      	ldr	r1, [sp, #4]
 800e7a8:	430a      	orrs	r2, r1
 800e7aa:	d005      	beq.n	800e7b8 <_vfiprintf_r+0x6e8>
 800e7ac:	aa13      	add	r2, sp, #76	; 0x4c
 800e7ae:	2130      	movs	r1, #48	; 0x30
 800e7b0:	7053      	strb	r3, [r2, #1]
 800e7b2:	2302      	movs	r3, #2
 800e7b4:	7011      	strb	r1, [r2, #0]
 800e7b6:	431c      	orrs	r4, r3
 800e7b8:	4b10      	ldr	r3, [pc, #64]	; (800e7fc <_vfiprintf_r+0x72c>)
 800e7ba:	401c      	ands	r4, r3
 800e7bc:	2302      	movs	r3, #2
 800e7be:	e687      	b.n	800e4d0 <_vfiprintf_r+0x400>
 800e7c0:	4a10      	ldr	r2, [pc, #64]	; (800e804 <_vfiprintf_r+0x734>)
 800e7c2:	e7df      	b.n	800e784 <_vfiprintf_r+0x6b4>
 800e7c4:	0039      	movs	r1, r7
 800e7c6:	c904      	ldmia	r1!, {r2}
 800e7c8:	0026      	movs	r6, r4
 800e7ca:	9104      	str	r1, [sp, #16]
 800e7cc:	2110      	movs	r1, #16
 800e7ce:	400e      	ands	r6, r1
 800e7d0:	420c      	tst	r4, r1
 800e7d2:	d002      	beq.n	800e7da <_vfiprintf_r+0x70a>
 800e7d4:	9200      	str	r2, [sp, #0]
 800e7d6:	9001      	str	r0, [sp, #4]
 800e7d8:	e7e2      	b.n	800e7a0 <_vfiprintf_r+0x6d0>
 800e7da:	2140      	movs	r1, #64	; 0x40
 800e7dc:	0020      	movs	r0, r4
 800e7de:	4008      	ands	r0, r1
 800e7e0:	420c      	tst	r4, r1
 800e7e2:	d003      	beq.n	800e7ec <_vfiprintf_r+0x71c>
 800e7e4:	b292      	uxth	r2, r2
 800e7e6:	9200      	str	r2, [sp, #0]
 800e7e8:	9601      	str	r6, [sp, #4]
 800e7ea:	e7d9      	b.n	800e7a0 <_vfiprintf_r+0x6d0>
 800e7ec:	2180      	movs	r1, #128	; 0x80
 800e7ee:	0026      	movs	r6, r4
 800e7f0:	0089      	lsls	r1, r1, #2
 800e7f2:	400e      	ands	r6, r1
 800e7f4:	420c      	tst	r4, r1
 800e7f6:	d0f6      	beq.n	800e7e6 <_vfiprintf_r+0x716>
 800e7f8:	b2d2      	uxtb	r2, r2
 800e7fa:	e7eb      	b.n	800e7d4 <_vfiprintf_r+0x704>
 800e7fc:	fffffbff 	.word	0xfffffbff
 800e800:	00007830 	.word	0x00007830
 800e804:	0800f7dc 	.word	0x0800f7dc
 800e808:	0800f8e9 	.word	0x0800f8e9
 800e80c:	0800f8f9 	.word	0x0800f8f9
 800e810:	0800f7ed 	.word	0x0800f7ed
 800e814:	9b01      	ldr	r3, [sp, #4]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d109      	bne.n	800e82e <_vfiprintf_r+0x75e>
 800e81a:	9b00      	ldr	r3, [sp, #0]
 800e81c:	2b09      	cmp	r3, #9
 800e81e:	d806      	bhi.n	800e82e <_vfiprintf_r+0x75e>
 800e820:	26b7      	movs	r6, #183	; 0xb7
 800e822:	ab12      	add	r3, sp, #72	; 0x48
 800e824:	18f6      	adds	r6, r6, r3
 800e826:	9b00      	ldr	r3, [sp, #0]
 800e828:	3330      	adds	r3, #48	; 0x30
 800e82a:	7033      	strb	r3, [r6, #0]
 800e82c:	e115      	b.n	800ea5a <_vfiprintf_r+0x98a>
 800e82e:	2380      	movs	r3, #128	; 0x80
 800e830:	2400      	movs	r4, #0
 800e832:	00db      	lsls	r3, r3, #3
 800e834:	403b      	ands	r3, r7
 800e836:	ae40      	add	r6, sp, #256	; 0x100
 800e838:	930a      	str	r3, [sp, #40]	; 0x28
 800e83a:	220a      	movs	r2, #10
 800e83c:	9800      	ldr	r0, [sp, #0]
 800e83e:	9901      	ldr	r1, [sp, #4]
 800e840:	2300      	movs	r3, #0
 800e842:	f7f1 fe2f 	bl	80004a4 <__aeabi_uldivmod>
 800e846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e848:	3e01      	subs	r6, #1
 800e84a:	3230      	adds	r2, #48	; 0x30
 800e84c:	900b      	str	r0, [sp, #44]	; 0x2c
 800e84e:	9110      	str	r1, [sp, #64]	; 0x40
 800e850:	7032      	strb	r2, [r6, #0]
 800e852:	3401      	adds	r4, #1
 800e854:	2b00      	cmp	r3, #0
 800e856:	d01a      	beq.n	800e88e <_vfiprintf_r+0x7be>
 800e858:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e85a:	781b      	ldrb	r3, [r3, #0]
 800e85c:	42a3      	cmp	r3, r4
 800e85e:	d116      	bne.n	800e88e <_vfiprintf_r+0x7be>
 800e860:	2cff      	cmp	r4, #255	; 0xff
 800e862:	d014      	beq.n	800e88e <_vfiprintf_r+0x7be>
 800e864:	9b01      	ldr	r3, [sp, #4]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d102      	bne.n	800e870 <_vfiprintf_r+0x7a0>
 800e86a:	9b00      	ldr	r3, [sp, #0]
 800e86c:	2b09      	cmp	r3, #9
 800e86e:	d90e      	bls.n	800e88e <_vfiprintf_r+0x7be>
 800e870:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e872:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e874:	1af6      	subs	r6, r6, r3
 800e876:	001a      	movs	r2, r3
 800e878:	0030      	movs	r0, r6
 800e87a:	f7f9 ffe6 	bl	800884a <strncpy>
 800e87e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e880:	2400      	movs	r4, #0
 800e882:	785b      	ldrb	r3, [r3, #1]
 800e884:	1e5a      	subs	r2, r3, #1
 800e886:	4193      	sbcs	r3, r2
 800e888:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e88a:	18d3      	adds	r3, r2, r3
 800e88c:	930d      	str	r3, [sp, #52]	; 0x34
 800e88e:	9b01      	ldr	r3, [sp, #4]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d103      	bne.n	800e89c <_vfiprintf_r+0x7cc>
 800e894:	9b00      	ldr	r3, [sp, #0]
 800e896:	2b09      	cmp	r3, #9
 800e898:	d800      	bhi.n	800e89c <_vfiprintf_r+0x7cc>
 800e89a:	e0de      	b.n	800ea5a <_vfiprintf_r+0x98a>
 800e89c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e89e:	9300      	str	r3, [sp, #0]
 800e8a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e8a2:	9301      	str	r3, [sp, #4]
 800e8a4:	e7c9      	b.n	800e83a <_vfiprintf_r+0x76a>
 800e8a6:	200f      	movs	r0, #15
 800e8a8:	9b00      	ldr	r3, [sp, #0]
 800e8aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e8ac:	4003      	ands	r3, r0
 800e8ae:	5cd3      	ldrb	r3, [r2, r3]
 800e8b0:	3e01      	subs	r6, #1
 800e8b2:	7033      	strb	r3, [r6, #0]
 800e8b4:	9b01      	ldr	r3, [sp, #4]
 800e8b6:	0719      	lsls	r1, r3, #28
 800e8b8:	9b00      	ldr	r3, [sp, #0]
 800e8ba:	091a      	lsrs	r2, r3, #4
 800e8bc:	9b01      	ldr	r3, [sp, #4]
 800e8be:	4311      	orrs	r1, r2
 800e8c0:	091b      	lsrs	r3, r3, #4
 800e8c2:	9301      	str	r3, [sp, #4]
 800e8c4:	000b      	movs	r3, r1
 800e8c6:	9a01      	ldr	r2, [sp, #4]
 800e8c8:	9100      	str	r1, [sp, #0]
 800e8ca:	4313      	orrs	r3, r2
 800e8cc:	d1ec      	bne.n	800e8a8 <_vfiprintf_r+0x7d8>
 800e8ce:	e0c4      	b.n	800ea5a <_vfiprintf_r+0x98a>
 800e8d0:	ae40      	add	r6, sp, #256	; 0x100
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d000      	beq.n	800e8d8 <_vfiprintf_r+0x808>
 800e8d6:	e0c0      	b.n	800ea5a <_vfiprintf_r+0x98a>
 800e8d8:	07e4      	lsls	r4, r4, #31
 800e8da:	d400      	bmi.n	800e8de <_vfiprintf_r+0x80e>
 800e8dc:	e0bd      	b.n	800ea5a <_vfiprintf_r+0x98a>
 800e8de:	26b7      	movs	r6, #183	; 0xb7
 800e8e0:	ab12      	add	r3, sp, #72	; 0x48
 800e8e2:	18f6      	adds	r6, r6, r3
 800e8e4:	2330      	movs	r3, #48	; 0x30
 800e8e6:	e7a0      	b.n	800e82a <_vfiprintf_r+0x75a>
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d100      	bne.n	800e8ee <_vfiprintf_r+0x81e>
 800e8ec:	e07e      	b.n	800e9ec <_vfiprintf_r+0x91c>
 800e8ee:	ae27      	add	r6, sp, #156	; 0x9c
 800e8f0:	7033      	strb	r3, [r6, #0]
 800e8f2:	2300      	movs	r3, #0
 800e8f4:	aa12      	add	r2, sp, #72	; 0x48
 800e8f6:	70d3      	strb	r3, [r2, #3]
 800e8f8:	9704      	str	r7, [sp, #16]
 800e8fa:	e576      	b.n	800e3ea <_vfiprintf_r+0x31a>
 800e8fc:	2010      	movs	r0, #16
 800e8fe:	1812      	adds	r2, r2, r0
 800e900:	6068      	str	r0, [r5, #4]
 800e902:	9216      	str	r2, [sp, #88]	; 0x58
 800e904:	9315      	str	r3, [sp, #84]	; 0x54
 800e906:	2b07      	cmp	r3, #7
 800e908:	dd07      	ble.n	800e91a <_vfiprintf_r+0x84a>
 800e90a:	9903      	ldr	r1, [sp, #12]
 800e90c:	9806      	ldr	r0, [sp, #24]
 800e90e:	aa14      	add	r2, sp, #80	; 0x50
 800e910:	f7ff fba9 	bl	800e066 <__sprint_r>
 800e914:	2800      	cmp	r0, #0
 800e916:	d144      	bne.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e918:	a917      	add	r1, sp, #92	; 0x5c
 800e91a:	000d      	movs	r5, r1
 800e91c:	3f10      	subs	r7, #16
 800e91e:	e63b      	b.n	800e598 <_vfiprintf_r+0x4c8>
 800e920:	2010      	movs	r0, #16
 800e922:	1812      	adds	r2, r2, r0
 800e924:	6068      	str	r0, [r5, #4]
 800e926:	9216      	str	r2, [sp, #88]	; 0x58
 800e928:	9315      	str	r3, [sp, #84]	; 0x54
 800e92a:	2b07      	cmp	r3, #7
 800e92c:	dd07      	ble.n	800e93e <_vfiprintf_r+0x86e>
 800e92e:	9903      	ldr	r1, [sp, #12]
 800e930:	9806      	ldr	r0, [sp, #24]
 800e932:	aa14      	add	r2, sp, #80	; 0x50
 800e934:	f7ff fb97 	bl	800e066 <__sprint_r>
 800e938:	2800      	cmp	r0, #0
 800e93a:	d132      	bne.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e93c:	a917      	add	r1, sp, #92	; 0x5c
 800e93e:	000d      	movs	r5, r1
 800e940:	3f10      	subs	r7, #16
 800e942:	e67e      	b.n	800e642 <_vfiprintf_r+0x572>
 800e944:	2010      	movs	r0, #16
 800e946:	1812      	adds	r2, r2, r0
 800e948:	6068      	str	r0, [r5, #4]
 800e94a:	9216      	str	r2, [sp, #88]	; 0x58
 800e94c:	9315      	str	r3, [sp, #84]	; 0x54
 800e94e:	2b07      	cmp	r3, #7
 800e950:	dd07      	ble.n	800e962 <_vfiprintf_r+0x892>
 800e952:	9903      	ldr	r1, [sp, #12]
 800e954:	9806      	ldr	r0, [sp, #24]
 800e956:	aa14      	add	r2, sp, #80	; 0x50
 800e958:	f7ff fb85 	bl	800e066 <__sprint_r>
 800e95c:	2800      	cmp	r0, #0
 800e95e:	d120      	bne.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e960:	a917      	add	r1, sp, #92	; 0x5c
 800e962:	000d      	movs	r5, r1
 800e964:	3f10      	subs	r7, #16
 800e966:	e68b      	b.n	800e680 <_vfiprintf_r+0x5b0>
 800e968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e96a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e96c:	2610      	movs	r6, #16
 800e96e:	1a9c      	subs	r4, r3, r2
 800e970:	2c00      	cmp	r4, #0
 800e972:	dc00      	bgt.n	800e976 <_vfiprintf_r+0x8a6>
 800e974:	e6b7      	b.n	800e6e6 <_vfiprintf_r+0x616>
 800e976:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e978:	4a3b      	ldr	r2, [pc, #236]	; (800ea68 <_vfiprintf_r+0x998>)
 800e97a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e97c:	3101      	adds	r1, #1
 800e97e:	602a      	str	r2, [r5, #0]
 800e980:	2c10      	cmp	r4, #16
 800e982:	dc22      	bgt.n	800e9ca <_vfiprintf_r+0x8fa>
 800e984:	606c      	str	r4, [r5, #4]
 800e986:	18e4      	adds	r4, r4, r3
 800e988:	9416      	str	r4, [sp, #88]	; 0x58
 800e98a:	9115      	str	r1, [sp, #84]	; 0x54
 800e98c:	2907      	cmp	r1, #7
 800e98e:	dc00      	bgt.n	800e992 <_vfiprintf_r+0x8c2>
 800e990:	e6a9      	b.n	800e6e6 <_vfiprintf_r+0x616>
 800e992:	9903      	ldr	r1, [sp, #12]
 800e994:	9806      	ldr	r0, [sp, #24]
 800e996:	aa14      	add	r2, sp, #80	; 0x50
 800e998:	f7ff fb65 	bl	800e066 <__sprint_r>
 800e99c:	2800      	cmp	r0, #0
 800e99e:	d100      	bne.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e9a0:	e6a1      	b.n	800e6e6 <_vfiprintf_r+0x616>
 800e9a2:	9b03      	ldr	r3, [sp, #12]
 800e9a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e9a6:	07db      	lsls	r3, r3, #31
 800e9a8:	d407      	bmi.n	800e9ba <_vfiprintf_r+0x8ea>
 800e9aa:	9b03      	ldr	r3, [sp, #12]
 800e9ac:	899b      	ldrh	r3, [r3, #12]
 800e9ae:	059b      	lsls	r3, r3, #22
 800e9b0:	d403      	bmi.n	800e9ba <_vfiprintf_r+0x8ea>
 800e9b2:	9b03      	ldr	r3, [sp, #12]
 800e9b4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800e9b6:	f7fa f808 	bl	80089ca <__retarget_lock_release_recursive>
 800e9ba:	9b03      	ldr	r3, [sp, #12]
 800e9bc:	899b      	ldrh	r3, [r3, #12]
 800e9be:	065b      	lsls	r3, r3, #25
 800e9c0:	d401      	bmi.n	800e9c6 <_vfiprintf_r+0x8f6>
 800e9c2:	f7ff fbc3 	bl	800e14c <_vfiprintf_r+0x7c>
 800e9c6:	f7ff fbbe 	bl	800e146 <_vfiprintf_r+0x76>
 800e9ca:	3310      	adds	r3, #16
 800e9cc:	606e      	str	r6, [r5, #4]
 800e9ce:	9316      	str	r3, [sp, #88]	; 0x58
 800e9d0:	9115      	str	r1, [sp, #84]	; 0x54
 800e9d2:	3508      	adds	r5, #8
 800e9d4:	2907      	cmp	r1, #7
 800e9d6:	dd07      	ble.n	800e9e8 <_vfiprintf_r+0x918>
 800e9d8:	9903      	ldr	r1, [sp, #12]
 800e9da:	9806      	ldr	r0, [sp, #24]
 800e9dc:	aa14      	add	r2, sp, #80	; 0x50
 800e9de:	f7ff fb42 	bl	800e066 <__sprint_r>
 800e9e2:	2800      	cmp	r0, #0
 800e9e4:	d1dd      	bne.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e9e6:	ad17      	add	r5, sp, #92	; 0x5c
 800e9e8:	3c10      	subs	r4, #16
 800e9ea:	e7c4      	b.n	800e976 <_vfiprintf_r+0x8a6>
 800e9ec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d102      	bne.n	800e9f8 <_vfiprintf_r+0x928>
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	9315      	str	r3, [sp, #84]	; 0x54
 800e9f6:	e7d4      	b.n	800e9a2 <_vfiprintf_r+0x8d2>
 800e9f8:	9903      	ldr	r1, [sp, #12]
 800e9fa:	9806      	ldr	r0, [sp, #24]
 800e9fc:	aa14      	add	r2, sp, #80	; 0x50
 800e9fe:	f7ff fb32 	bl	800e066 <__sprint_r>
 800ea02:	2800      	cmp	r0, #0
 800ea04:	d0f5      	beq.n	800e9f2 <_vfiprintf_r+0x922>
 800ea06:	e7cc      	b.n	800e9a2 <_vfiprintf_r+0x8d2>
 800ea08:	0027      	movs	r7, r4
 800ea0a:	2a00      	cmp	r2, #0
 800ea0c:	d100      	bne.n	800ea10 <_vfiprintf_r+0x940>
 800ea0e:	e51b      	b.n	800e448 <_vfiprintf_r+0x378>
 800ea10:	2b01      	cmp	r3, #1
 800ea12:	d100      	bne.n	800ea16 <_vfiprintf_r+0x946>
 800ea14:	e6fe      	b.n	800e814 <_vfiprintf_r+0x744>
 800ea16:	ae40      	add	r6, sp, #256	; 0x100
 800ea18:	2b02      	cmp	r3, #2
 800ea1a:	d100      	bne.n	800ea1e <_vfiprintf_r+0x94e>
 800ea1c:	e743      	b.n	800e8a6 <_vfiprintf_r+0x7d6>
 800ea1e:	2307      	movs	r3, #7
 800ea20:	469c      	mov	ip, r3
 800ea22:	4663      	mov	r3, ip
 800ea24:	9900      	ldr	r1, [sp, #0]
 800ea26:	0032      	movs	r2, r6
 800ea28:	400b      	ands	r3, r1
 800ea2a:	9901      	ldr	r1, [sp, #4]
 800ea2c:	3e01      	subs	r6, #1
 800ea2e:	074c      	lsls	r4, r1, #29
 800ea30:	9900      	ldr	r1, [sp, #0]
 800ea32:	3330      	adds	r3, #48	; 0x30
 800ea34:	08c8      	lsrs	r0, r1, #3
 800ea36:	9901      	ldr	r1, [sp, #4]
 800ea38:	4304      	orrs	r4, r0
 800ea3a:	08c9      	lsrs	r1, r1, #3
 800ea3c:	9101      	str	r1, [sp, #4]
 800ea3e:	0021      	movs	r1, r4
 800ea40:	9801      	ldr	r0, [sp, #4]
 800ea42:	7033      	strb	r3, [r6, #0]
 800ea44:	9400      	str	r4, [sp, #0]
 800ea46:	4301      	orrs	r1, r0
 800ea48:	d1eb      	bne.n	800ea22 <_vfiprintf_r+0x952>
 800ea4a:	07f9      	lsls	r1, r7, #31
 800ea4c:	d505      	bpl.n	800ea5a <_vfiprintf_r+0x98a>
 800ea4e:	2b30      	cmp	r3, #48	; 0x30
 800ea50:	d003      	beq.n	800ea5a <_vfiprintf_r+0x98a>
 800ea52:	2330      	movs	r3, #48	; 0x30
 800ea54:	3e01      	subs	r6, #1
 800ea56:	7033      	strb	r3, [r6, #0]
 800ea58:	1e96      	subs	r6, r2, #2
 800ea5a:	9b05      	ldr	r3, [sp, #20]
 800ea5c:	003c      	movs	r4, r7
 800ea5e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ea60:	ab40      	add	r3, sp, #256	; 0x100
 800ea62:	1b9b      	subs	r3, r3, r6
 800ea64:	9305      	str	r3, [sp, #20]
 800ea66:	e575      	b.n	800e554 <_vfiprintf_r+0x484>
 800ea68:	0800f8e9 	.word	0x0800f8e9

0800ea6c <__sbprintf>:
 800ea6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea6e:	0015      	movs	r5, r2
 800ea70:	2202      	movs	r2, #2
 800ea72:	4c1e      	ldr	r4, [pc, #120]	; (800eaec <__sbprintf+0x80>)
 800ea74:	001f      	movs	r7, r3
 800ea76:	898b      	ldrh	r3, [r1, #12]
 800ea78:	44a5      	add	sp, r4
 800ea7a:	4393      	bics	r3, r2
 800ea7c:	466a      	mov	r2, sp
 800ea7e:	8193      	strh	r3, [r2, #12]
 800ea80:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ea82:	0006      	movs	r6, r0
 800ea84:	9319      	str	r3, [sp, #100]	; 0x64
 800ea86:	89cb      	ldrh	r3, [r1, #14]
 800ea88:	a816      	add	r0, sp, #88	; 0x58
 800ea8a:	81d3      	strh	r3, [r2, #14]
 800ea8c:	69cb      	ldr	r3, [r1, #28]
 800ea8e:	000c      	movs	r4, r1
 800ea90:	9307      	str	r3, [sp, #28]
 800ea92:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800ea94:	9309      	str	r3, [sp, #36]	; 0x24
 800ea96:	ab1a      	add	r3, sp, #104	; 0x68
 800ea98:	9300      	str	r3, [sp, #0]
 800ea9a:	9304      	str	r3, [sp, #16]
 800ea9c:	2380      	movs	r3, #128	; 0x80
 800ea9e:	00db      	lsls	r3, r3, #3
 800eaa0:	9302      	str	r3, [sp, #8]
 800eaa2:	9305      	str	r3, [sp, #20]
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	9306      	str	r3, [sp, #24]
 800eaa8:	f7f9 ff8c 	bl	80089c4 <__retarget_lock_init_recursive>
 800eaac:	002a      	movs	r2, r5
 800eaae:	003b      	movs	r3, r7
 800eab0:	4669      	mov	r1, sp
 800eab2:	0030      	movs	r0, r6
 800eab4:	f7ff fb0c 	bl	800e0d0 <_vfiprintf_r>
 800eab8:	1e05      	subs	r5, r0, #0
 800eaba:	db07      	blt.n	800eacc <__sbprintf+0x60>
 800eabc:	4669      	mov	r1, sp
 800eabe:	0030      	movs	r0, r6
 800eac0:	f7fd fdf6 	bl	800c6b0 <_fflush_r>
 800eac4:	2800      	cmp	r0, #0
 800eac6:	d001      	beq.n	800eacc <__sbprintf+0x60>
 800eac8:	2501      	movs	r5, #1
 800eaca:	426d      	negs	r5, r5
 800eacc:	466b      	mov	r3, sp
 800eace:	899a      	ldrh	r2, [r3, #12]
 800ead0:	2340      	movs	r3, #64	; 0x40
 800ead2:	421a      	tst	r2, r3
 800ead4:	d002      	beq.n	800eadc <__sbprintf+0x70>
 800ead6:	89a2      	ldrh	r2, [r4, #12]
 800ead8:	4313      	orrs	r3, r2
 800eada:	81a3      	strh	r3, [r4, #12]
 800eadc:	9816      	ldr	r0, [sp, #88]	; 0x58
 800eade:	f7f9 ff72 	bl	80089c6 <__retarget_lock_close_recursive>
 800eae2:	0028      	movs	r0, r5
 800eae4:	4b02      	ldr	r3, [pc, #8]	; (800eaf0 <__sbprintf+0x84>)
 800eae6:	449d      	add	sp, r3
 800eae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eaea:	46c0      	nop			; (mov r8, r8)
 800eaec:	fffffb94 	.word	0xfffffb94
 800eaf0:	0000046c 	.word	0x0000046c

0800eaf4 <__sfvwrite_r>:
 800eaf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eaf6:	6893      	ldr	r3, [r2, #8]
 800eaf8:	b087      	sub	sp, #28
 800eafa:	000c      	movs	r4, r1
 800eafc:	9002      	str	r0, [sp, #8]
 800eafe:	9204      	str	r2, [sp, #16]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d102      	bne.n	800eb0a <__sfvwrite_r+0x16>
 800eb04:	2000      	movs	r0, #0
 800eb06:	b007      	add	sp, #28
 800eb08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb0a:	898b      	ldrh	r3, [r1, #12]
 800eb0c:	071b      	lsls	r3, r3, #28
 800eb0e:	d557      	bpl.n	800ebc0 <__sfvwrite_r+0xcc>
 800eb10:	690b      	ldr	r3, [r1, #16]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d054      	beq.n	800ebc0 <__sfvwrite_r+0xcc>
 800eb16:	9b04      	ldr	r3, [sp, #16]
 800eb18:	2202      	movs	r2, #2
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	9301      	str	r3, [sp, #4]
 800eb1e:	89a3      	ldrh	r3, [r4, #12]
 800eb20:	001f      	movs	r7, r3
 800eb22:	4017      	ands	r7, r2
 800eb24:	4213      	tst	r3, r2
 800eb26:	d171      	bne.n	800ec0c <__sfvwrite_r+0x118>
 800eb28:	2201      	movs	r2, #1
 800eb2a:	2101      	movs	r1, #1
 800eb2c:	401a      	ands	r2, r3
 800eb2e:	420b      	tst	r3, r1
 800eb30:	d100      	bne.n	800eb34 <__sfvwrite_r+0x40>
 800eb32:	e0a5      	b.n	800ec80 <__sfvwrite_r+0x18c>
 800eb34:	0038      	movs	r0, r7
 800eb36:	003e      	movs	r6, r7
 800eb38:	9703      	str	r7, [sp, #12]
 800eb3a:	9b03      	ldr	r3, [sp, #12]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d100      	bne.n	800eb42 <__sfvwrite_r+0x4e>
 800eb40:	e10b      	b.n	800ed5a <__sfvwrite_r+0x266>
 800eb42:	2800      	cmp	r0, #0
 800eb44:	d10a      	bne.n	800eb5c <__sfvwrite_r+0x68>
 800eb46:	001a      	movs	r2, r3
 800eb48:	210a      	movs	r1, #10
 800eb4a:	0030      	movs	r0, r6
 800eb4c:	f7fd fe2a 	bl	800c7a4 <memchr>
 800eb50:	9b03      	ldr	r3, [sp, #12]
 800eb52:	1c5f      	adds	r7, r3, #1
 800eb54:	2800      	cmp	r0, #0
 800eb56:	d001      	beq.n	800eb5c <__sfvwrite_r+0x68>
 800eb58:	3001      	adds	r0, #1
 800eb5a:	1b87      	subs	r7, r0, r6
 800eb5c:	9b03      	ldr	r3, [sp, #12]
 800eb5e:	9705      	str	r7, [sp, #20]
 800eb60:	429f      	cmp	r7, r3
 800eb62:	d900      	bls.n	800eb66 <__sfvwrite_r+0x72>
 800eb64:	9305      	str	r3, [sp, #20]
 800eb66:	6820      	ldr	r0, [r4, #0]
 800eb68:	6922      	ldr	r2, [r4, #16]
 800eb6a:	68a5      	ldr	r5, [r4, #8]
 800eb6c:	6963      	ldr	r3, [r4, #20]
 800eb6e:	4290      	cmp	r0, r2
 800eb70:	d800      	bhi.n	800eb74 <__sfvwrite_r+0x80>
 800eb72:	e0fb      	b.n	800ed6c <__sfvwrite_r+0x278>
 800eb74:	9a05      	ldr	r2, [sp, #20]
 800eb76:	18ed      	adds	r5, r5, r3
 800eb78:	42aa      	cmp	r2, r5
 800eb7a:	dc00      	bgt.n	800eb7e <__sfvwrite_r+0x8a>
 800eb7c:	e0f6      	b.n	800ed6c <__sfvwrite_r+0x278>
 800eb7e:	0031      	movs	r1, r6
 800eb80:	002a      	movs	r2, r5
 800eb82:	f000 fa1e 	bl	800efc2 <memmove>
 800eb86:	6823      	ldr	r3, [r4, #0]
 800eb88:	0021      	movs	r1, r4
 800eb8a:	195b      	adds	r3, r3, r5
 800eb8c:	9802      	ldr	r0, [sp, #8]
 800eb8e:	6023      	str	r3, [r4, #0]
 800eb90:	f7fd fd8e 	bl	800c6b0 <_fflush_r>
 800eb94:	2800      	cmp	r0, #0
 800eb96:	d16e      	bne.n	800ec76 <__sfvwrite_r+0x182>
 800eb98:	2001      	movs	r0, #1
 800eb9a:	1b7f      	subs	r7, r7, r5
 800eb9c:	d105      	bne.n	800ebaa <__sfvwrite_r+0xb6>
 800eb9e:	0021      	movs	r1, r4
 800eba0:	9802      	ldr	r0, [sp, #8]
 800eba2:	f7fd fd85 	bl	800c6b0 <_fflush_r>
 800eba6:	2800      	cmp	r0, #0
 800eba8:	d165      	bne.n	800ec76 <__sfvwrite_r+0x182>
 800ebaa:	9b03      	ldr	r3, [sp, #12]
 800ebac:	9a04      	ldr	r2, [sp, #16]
 800ebae:	1b5b      	subs	r3, r3, r5
 800ebb0:	9303      	str	r3, [sp, #12]
 800ebb2:	9b04      	ldr	r3, [sp, #16]
 800ebb4:	1976      	adds	r6, r6, r5
 800ebb6:	689b      	ldr	r3, [r3, #8]
 800ebb8:	1b5b      	subs	r3, r3, r5
 800ebba:	6093      	str	r3, [r2, #8]
 800ebbc:	d1bd      	bne.n	800eb3a <__sfvwrite_r+0x46>
 800ebbe:	e7a1      	b.n	800eb04 <__sfvwrite_r+0x10>
 800ebc0:	0021      	movs	r1, r4
 800ebc2:	9802      	ldr	r0, [sp, #8]
 800ebc4:	f000 f932 	bl	800ee2c <__swsetup_r>
 800ebc8:	2800      	cmp	r0, #0
 800ebca:	d0a4      	beq.n	800eb16 <__sfvwrite_r+0x22>
 800ebcc:	2001      	movs	r0, #1
 800ebce:	4240      	negs	r0, r0
 800ebd0:	e799      	b.n	800eb06 <__sfvwrite_r+0x12>
 800ebd2:	9b01      	ldr	r3, [sp, #4]
 800ebd4:	681e      	ldr	r6, [r3, #0]
 800ebd6:	685d      	ldr	r5, [r3, #4]
 800ebd8:	3308      	adds	r3, #8
 800ebda:	9301      	str	r3, [sp, #4]
 800ebdc:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800ebde:	69e1      	ldr	r1, [r4, #28]
 800ebe0:	2d00      	cmp	r5, #0
 800ebe2:	d0f6      	beq.n	800ebd2 <__sfvwrite_r+0xde>
 800ebe4:	4a6e      	ldr	r2, [pc, #440]	; (800eda0 <__sfvwrite_r+0x2ac>)
 800ebe6:	002b      	movs	r3, r5
 800ebe8:	4295      	cmp	r5, r2
 800ebea:	d900      	bls.n	800ebee <__sfvwrite_r+0xfa>
 800ebec:	0013      	movs	r3, r2
 800ebee:	0032      	movs	r2, r6
 800ebf0:	9802      	ldr	r0, [sp, #8]
 800ebf2:	47b8      	blx	r7
 800ebf4:	2800      	cmp	r0, #0
 800ebf6:	dd3e      	ble.n	800ec76 <__sfvwrite_r+0x182>
 800ebf8:	9b04      	ldr	r3, [sp, #16]
 800ebfa:	9a04      	ldr	r2, [sp, #16]
 800ebfc:	689b      	ldr	r3, [r3, #8]
 800ebfe:	1836      	adds	r6, r6, r0
 800ec00:	1a1b      	subs	r3, r3, r0
 800ec02:	1a2d      	subs	r5, r5, r0
 800ec04:	6093      	str	r3, [r2, #8]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d1e8      	bne.n	800ebdc <__sfvwrite_r+0xe8>
 800ec0a:	e77b      	b.n	800eb04 <__sfvwrite_r+0x10>
 800ec0c:	2600      	movs	r6, #0
 800ec0e:	0035      	movs	r5, r6
 800ec10:	e7e4      	b.n	800ebdc <__sfvwrite_r+0xe8>
 800ec12:	9b01      	ldr	r3, [sp, #4]
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	9303      	str	r3, [sp, #12]
 800ec18:	9b01      	ldr	r3, [sp, #4]
 800ec1a:	685d      	ldr	r5, [r3, #4]
 800ec1c:	3308      	adds	r3, #8
 800ec1e:	9301      	str	r3, [sp, #4]
 800ec20:	220c      	movs	r2, #12
 800ec22:	5ea3      	ldrsh	r3, [r4, r2]
 800ec24:	6820      	ldr	r0, [r4, #0]
 800ec26:	68a6      	ldr	r6, [r4, #8]
 800ec28:	2d00      	cmp	r5, #0
 800ec2a:	d0f2      	beq.n	800ec12 <__sfvwrite_r+0x11e>
 800ec2c:	2180      	movs	r1, #128	; 0x80
 800ec2e:	0089      	lsls	r1, r1, #2
 800ec30:	b29a      	uxth	r2, r3
 800ec32:	420b      	tst	r3, r1
 800ec34:	d062      	beq.n	800ecfc <__sfvwrite_r+0x208>
 800ec36:	42ae      	cmp	r6, r5
 800ec38:	d837      	bhi.n	800ecaa <__sfvwrite_r+0x1b6>
 800ec3a:	2390      	movs	r3, #144	; 0x90
 800ec3c:	00db      	lsls	r3, r3, #3
 800ec3e:	421a      	tst	r2, r3
 800ec40:	d033      	beq.n	800ecaa <__sfvwrite_r+0x1b6>
 800ec42:	6921      	ldr	r1, [r4, #16]
 800ec44:	1a43      	subs	r3, r0, r1
 800ec46:	2003      	movs	r0, #3
 800ec48:	9305      	str	r3, [sp, #20]
 800ec4a:	6963      	ldr	r3, [r4, #20]
 800ec4c:	4343      	muls	r3, r0
 800ec4e:	0fdf      	lsrs	r7, r3, #31
 800ec50:	18ff      	adds	r7, r7, r3
 800ec52:	9b05      	ldr	r3, [sp, #20]
 800ec54:	107f      	asrs	r7, r7, #1
 800ec56:	3301      	adds	r3, #1
 800ec58:	195b      	adds	r3, r3, r5
 800ec5a:	42bb      	cmp	r3, r7
 800ec5c:	d900      	bls.n	800ec60 <__sfvwrite_r+0x16c>
 800ec5e:	001f      	movs	r7, r3
 800ec60:	0552      	lsls	r2, r2, #21
 800ec62:	d53c      	bpl.n	800ecde <__sfvwrite_r+0x1ea>
 800ec64:	0039      	movs	r1, r7
 800ec66:	9802      	ldr	r0, [sp, #8]
 800ec68:	f7f8 fb56 	bl	8007318 <_malloc_r>
 800ec6c:	1e06      	subs	r6, r0, #0
 800ec6e:	d10a      	bne.n	800ec86 <__sfvwrite_r+0x192>
 800ec70:	230c      	movs	r3, #12
 800ec72:	9a02      	ldr	r2, [sp, #8]
 800ec74:	6013      	str	r3, [r2, #0]
 800ec76:	2340      	movs	r3, #64	; 0x40
 800ec78:	89a2      	ldrh	r2, [r4, #12]
 800ec7a:	4313      	orrs	r3, r2
 800ec7c:	81a3      	strh	r3, [r4, #12]
 800ec7e:	e7a5      	b.n	800ebcc <__sfvwrite_r+0xd8>
 800ec80:	0015      	movs	r5, r2
 800ec82:	9203      	str	r2, [sp, #12]
 800ec84:	e7cc      	b.n	800ec20 <__sfvwrite_r+0x12c>
 800ec86:	9a05      	ldr	r2, [sp, #20]
 800ec88:	6921      	ldr	r1, [r4, #16]
 800ec8a:	f7f9 feaa 	bl	80089e2 <memcpy>
 800ec8e:	89a2      	ldrh	r2, [r4, #12]
 800ec90:	4b44      	ldr	r3, [pc, #272]	; (800eda4 <__sfvwrite_r+0x2b0>)
 800ec92:	401a      	ands	r2, r3
 800ec94:	2380      	movs	r3, #128	; 0x80
 800ec96:	4313      	orrs	r3, r2
 800ec98:	81a3      	strh	r3, [r4, #12]
 800ec9a:	9b05      	ldr	r3, [sp, #20]
 800ec9c:	6126      	str	r6, [r4, #16]
 800ec9e:	18f6      	adds	r6, r6, r3
 800eca0:	6026      	str	r6, [r4, #0]
 800eca2:	002e      	movs	r6, r5
 800eca4:	6167      	str	r7, [r4, #20]
 800eca6:	1aff      	subs	r7, r7, r3
 800eca8:	60a7      	str	r7, [r4, #8]
 800ecaa:	002f      	movs	r7, r5
 800ecac:	42ae      	cmp	r6, r5
 800ecae:	d900      	bls.n	800ecb2 <__sfvwrite_r+0x1be>
 800ecb0:	002e      	movs	r6, r5
 800ecb2:	0032      	movs	r2, r6
 800ecb4:	9903      	ldr	r1, [sp, #12]
 800ecb6:	6820      	ldr	r0, [r4, #0]
 800ecb8:	f000 f983 	bl	800efc2 <memmove>
 800ecbc:	68a3      	ldr	r3, [r4, #8]
 800ecbe:	1b9b      	subs	r3, r3, r6
 800ecc0:	60a3      	str	r3, [r4, #8]
 800ecc2:	6823      	ldr	r3, [r4, #0]
 800ecc4:	199b      	adds	r3, r3, r6
 800ecc6:	6023      	str	r3, [r4, #0]
 800ecc8:	9b03      	ldr	r3, [sp, #12]
 800ecca:	9a04      	ldr	r2, [sp, #16]
 800eccc:	19db      	adds	r3, r3, r7
 800ecce:	9303      	str	r3, [sp, #12]
 800ecd0:	9b04      	ldr	r3, [sp, #16]
 800ecd2:	1bed      	subs	r5, r5, r7
 800ecd4:	689b      	ldr	r3, [r3, #8]
 800ecd6:	1bdb      	subs	r3, r3, r7
 800ecd8:	6093      	str	r3, [r2, #8]
 800ecda:	d1a1      	bne.n	800ec20 <__sfvwrite_r+0x12c>
 800ecdc:	e712      	b.n	800eb04 <__sfvwrite_r+0x10>
 800ecde:	003a      	movs	r2, r7
 800ece0:	9802      	ldr	r0, [sp, #8]
 800ece2:	f7fe fcd7 	bl	800d694 <_realloc_r>
 800ece6:	1e06      	subs	r6, r0, #0
 800ece8:	d1d7      	bne.n	800ec9a <__sfvwrite_r+0x1a6>
 800ecea:	6921      	ldr	r1, [r4, #16]
 800ecec:	9802      	ldr	r0, [sp, #8]
 800ecee:	f7f9 fef3 	bl	8008ad8 <_free_r>
 800ecf2:	2280      	movs	r2, #128	; 0x80
 800ecf4:	89a3      	ldrh	r3, [r4, #12]
 800ecf6:	4393      	bics	r3, r2
 800ecf8:	81a3      	strh	r3, [r4, #12]
 800ecfa:	e7b9      	b.n	800ec70 <__sfvwrite_r+0x17c>
 800ecfc:	6923      	ldr	r3, [r4, #16]
 800ecfe:	4283      	cmp	r3, r0
 800ed00:	d302      	bcc.n	800ed08 <__sfvwrite_r+0x214>
 800ed02:	6967      	ldr	r7, [r4, #20]
 800ed04:	42af      	cmp	r7, r5
 800ed06:	d916      	bls.n	800ed36 <__sfvwrite_r+0x242>
 800ed08:	42ae      	cmp	r6, r5
 800ed0a:	d900      	bls.n	800ed0e <__sfvwrite_r+0x21a>
 800ed0c:	002e      	movs	r6, r5
 800ed0e:	0032      	movs	r2, r6
 800ed10:	9903      	ldr	r1, [sp, #12]
 800ed12:	f000 f956 	bl	800efc2 <memmove>
 800ed16:	68a3      	ldr	r3, [r4, #8]
 800ed18:	6822      	ldr	r2, [r4, #0]
 800ed1a:	1b9b      	subs	r3, r3, r6
 800ed1c:	1992      	adds	r2, r2, r6
 800ed1e:	0037      	movs	r7, r6
 800ed20:	60a3      	str	r3, [r4, #8]
 800ed22:	6022      	str	r2, [r4, #0]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d1cf      	bne.n	800ecc8 <__sfvwrite_r+0x1d4>
 800ed28:	0021      	movs	r1, r4
 800ed2a:	9802      	ldr	r0, [sp, #8]
 800ed2c:	f7fd fcc0 	bl	800c6b0 <_fflush_r>
 800ed30:	2800      	cmp	r0, #0
 800ed32:	d0c9      	beq.n	800ecc8 <__sfvwrite_r+0x1d4>
 800ed34:	e79f      	b.n	800ec76 <__sfvwrite_r+0x182>
 800ed36:	4b1c      	ldr	r3, [pc, #112]	; (800eda8 <__sfvwrite_r+0x2b4>)
 800ed38:	0028      	movs	r0, r5
 800ed3a:	429d      	cmp	r5, r3
 800ed3c:	d900      	bls.n	800ed40 <__sfvwrite_r+0x24c>
 800ed3e:	481b      	ldr	r0, [pc, #108]	; (800edac <__sfvwrite_r+0x2b8>)
 800ed40:	0039      	movs	r1, r7
 800ed42:	f7f1 fa85 	bl	8000250 <__divsi3>
 800ed46:	003b      	movs	r3, r7
 800ed48:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ed4a:	4343      	muls	r3, r0
 800ed4c:	9a03      	ldr	r2, [sp, #12]
 800ed4e:	69e1      	ldr	r1, [r4, #28]
 800ed50:	9802      	ldr	r0, [sp, #8]
 800ed52:	47b0      	blx	r6
 800ed54:	1e07      	subs	r7, r0, #0
 800ed56:	dcb7      	bgt.n	800ecc8 <__sfvwrite_r+0x1d4>
 800ed58:	e78d      	b.n	800ec76 <__sfvwrite_r+0x182>
 800ed5a:	9b01      	ldr	r3, [sp, #4]
 800ed5c:	2000      	movs	r0, #0
 800ed5e:	681e      	ldr	r6, [r3, #0]
 800ed60:	685b      	ldr	r3, [r3, #4]
 800ed62:	9303      	str	r3, [sp, #12]
 800ed64:	9b01      	ldr	r3, [sp, #4]
 800ed66:	3308      	adds	r3, #8
 800ed68:	9301      	str	r3, [sp, #4]
 800ed6a:	e6e6      	b.n	800eb3a <__sfvwrite_r+0x46>
 800ed6c:	9a05      	ldr	r2, [sp, #20]
 800ed6e:	4293      	cmp	r3, r2
 800ed70:	dc08      	bgt.n	800ed84 <__sfvwrite_r+0x290>
 800ed72:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ed74:	0032      	movs	r2, r6
 800ed76:	69e1      	ldr	r1, [r4, #28]
 800ed78:	9802      	ldr	r0, [sp, #8]
 800ed7a:	47a8      	blx	r5
 800ed7c:	1e05      	subs	r5, r0, #0
 800ed7e:	dd00      	ble.n	800ed82 <__sfvwrite_r+0x28e>
 800ed80:	e70a      	b.n	800eb98 <__sfvwrite_r+0xa4>
 800ed82:	e778      	b.n	800ec76 <__sfvwrite_r+0x182>
 800ed84:	9a05      	ldr	r2, [sp, #20]
 800ed86:	0031      	movs	r1, r6
 800ed88:	f000 f91b 	bl	800efc2 <memmove>
 800ed8c:	9a05      	ldr	r2, [sp, #20]
 800ed8e:	68a3      	ldr	r3, [r4, #8]
 800ed90:	0015      	movs	r5, r2
 800ed92:	1a9b      	subs	r3, r3, r2
 800ed94:	60a3      	str	r3, [r4, #8]
 800ed96:	6823      	ldr	r3, [r4, #0]
 800ed98:	189b      	adds	r3, r3, r2
 800ed9a:	6023      	str	r3, [r4, #0]
 800ed9c:	e6fc      	b.n	800eb98 <__sfvwrite_r+0xa4>
 800ed9e:	46c0      	nop			; (mov r8, r8)
 800eda0:	7ffffc00 	.word	0x7ffffc00
 800eda4:	fffffb7f 	.word	0xfffffb7f
 800eda8:	7ffffffe 	.word	0x7ffffffe
 800edac:	7fffffff 	.word	0x7fffffff

0800edb0 <__submore>:
 800edb0:	000b      	movs	r3, r1
 800edb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800edb4:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 800edb6:	3340      	adds	r3, #64	; 0x40
 800edb8:	000c      	movs	r4, r1
 800edba:	429d      	cmp	r5, r3
 800edbc:	d11c      	bne.n	800edf8 <__submore+0x48>
 800edbe:	2680      	movs	r6, #128	; 0x80
 800edc0:	00f6      	lsls	r6, r6, #3
 800edc2:	0031      	movs	r1, r6
 800edc4:	f7f8 faa8 	bl	8007318 <_malloc_r>
 800edc8:	2800      	cmp	r0, #0
 800edca:	d102      	bne.n	800edd2 <__submore+0x22>
 800edcc:	2001      	movs	r0, #1
 800edce:	4240      	negs	r0, r0
 800edd0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800edd2:	0023      	movs	r3, r4
 800edd4:	6320      	str	r0, [r4, #48]	; 0x30
 800edd6:	6366      	str	r6, [r4, #52]	; 0x34
 800edd8:	3342      	adds	r3, #66	; 0x42
 800edda:	781a      	ldrb	r2, [r3, #0]
 800eddc:	4b10      	ldr	r3, [pc, #64]	; (800ee20 <__submore+0x70>)
 800edde:	54c2      	strb	r2, [r0, r3]
 800ede0:	0023      	movs	r3, r4
 800ede2:	3341      	adds	r3, #65	; 0x41
 800ede4:	781a      	ldrb	r2, [r3, #0]
 800ede6:	4b0f      	ldr	r3, [pc, #60]	; (800ee24 <__submore+0x74>)
 800ede8:	54c2      	strb	r2, [r0, r3]
 800edea:	782a      	ldrb	r2, [r5, #0]
 800edec:	4b0e      	ldr	r3, [pc, #56]	; (800ee28 <__submore+0x78>)
 800edee:	54c2      	strb	r2, [r0, r3]
 800edf0:	18c0      	adds	r0, r0, r3
 800edf2:	6020      	str	r0, [r4, #0]
 800edf4:	2000      	movs	r0, #0
 800edf6:	e7eb      	b.n	800edd0 <__submore+0x20>
 800edf8:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 800edfa:	0029      	movs	r1, r5
 800edfc:	0073      	lsls	r3, r6, #1
 800edfe:	001a      	movs	r2, r3
 800ee00:	9301      	str	r3, [sp, #4]
 800ee02:	f7fe fc47 	bl	800d694 <_realloc_r>
 800ee06:	1e05      	subs	r5, r0, #0
 800ee08:	d0e0      	beq.n	800edcc <__submore+0x1c>
 800ee0a:	1987      	adds	r7, r0, r6
 800ee0c:	0001      	movs	r1, r0
 800ee0e:	0032      	movs	r2, r6
 800ee10:	0038      	movs	r0, r7
 800ee12:	f7f9 fde6 	bl	80089e2 <memcpy>
 800ee16:	9b01      	ldr	r3, [sp, #4]
 800ee18:	6027      	str	r7, [r4, #0]
 800ee1a:	6325      	str	r5, [r4, #48]	; 0x30
 800ee1c:	6363      	str	r3, [r4, #52]	; 0x34
 800ee1e:	e7e9      	b.n	800edf4 <__submore+0x44>
 800ee20:	000003ff 	.word	0x000003ff
 800ee24:	000003fe 	.word	0x000003fe
 800ee28:	000003fd 	.word	0x000003fd

0800ee2c <__swsetup_r>:
 800ee2c:	4b30      	ldr	r3, [pc, #192]	; (800eef0 <__swsetup_r+0xc4>)
 800ee2e:	b570      	push	{r4, r5, r6, lr}
 800ee30:	0005      	movs	r5, r0
 800ee32:	6818      	ldr	r0, [r3, #0]
 800ee34:	000c      	movs	r4, r1
 800ee36:	2800      	cmp	r0, #0
 800ee38:	d004      	beq.n	800ee44 <__swsetup_r+0x18>
 800ee3a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d101      	bne.n	800ee44 <__swsetup_r+0x18>
 800ee40:	f7f9 fbec 	bl	800861c <__sinit>
 800ee44:	230c      	movs	r3, #12
 800ee46:	5ee2      	ldrsh	r2, [r4, r3]
 800ee48:	b293      	uxth	r3, r2
 800ee4a:	0711      	lsls	r1, r2, #28
 800ee4c:	d423      	bmi.n	800ee96 <__swsetup_r+0x6a>
 800ee4e:	06d9      	lsls	r1, r3, #27
 800ee50:	d407      	bmi.n	800ee62 <__swsetup_r+0x36>
 800ee52:	2309      	movs	r3, #9
 800ee54:	2001      	movs	r0, #1
 800ee56:	602b      	str	r3, [r5, #0]
 800ee58:	3337      	adds	r3, #55	; 0x37
 800ee5a:	4313      	orrs	r3, r2
 800ee5c:	81a3      	strh	r3, [r4, #12]
 800ee5e:	4240      	negs	r0, r0
 800ee60:	bd70      	pop	{r4, r5, r6, pc}
 800ee62:	075b      	lsls	r3, r3, #29
 800ee64:	d513      	bpl.n	800ee8e <__swsetup_r+0x62>
 800ee66:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ee68:	2900      	cmp	r1, #0
 800ee6a:	d008      	beq.n	800ee7e <__swsetup_r+0x52>
 800ee6c:	0023      	movs	r3, r4
 800ee6e:	3340      	adds	r3, #64	; 0x40
 800ee70:	4299      	cmp	r1, r3
 800ee72:	d002      	beq.n	800ee7a <__swsetup_r+0x4e>
 800ee74:	0028      	movs	r0, r5
 800ee76:	f7f9 fe2f 	bl	8008ad8 <_free_r>
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	6323      	str	r3, [r4, #48]	; 0x30
 800ee7e:	2224      	movs	r2, #36	; 0x24
 800ee80:	89a3      	ldrh	r3, [r4, #12]
 800ee82:	4393      	bics	r3, r2
 800ee84:	81a3      	strh	r3, [r4, #12]
 800ee86:	2300      	movs	r3, #0
 800ee88:	6063      	str	r3, [r4, #4]
 800ee8a:	6923      	ldr	r3, [r4, #16]
 800ee8c:	6023      	str	r3, [r4, #0]
 800ee8e:	2308      	movs	r3, #8
 800ee90:	89a2      	ldrh	r2, [r4, #12]
 800ee92:	4313      	orrs	r3, r2
 800ee94:	81a3      	strh	r3, [r4, #12]
 800ee96:	6923      	ldr	r3, [r4, #16]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d10b      	bne.n	800eeb4 <__swsetup_r+0x88>
 800ee9c:	21a0      	movs	r1, #160	; 0xa0
 800ee9e:	2280      	movs	r2, #128	; 0x80
 800eea0:	89a3      	ldrh	r3, [r4, #12]
 800eea2:	0089      	lsls	r1, r1, #2
 800eea4:	0092      	lsls	r2, r2, #2
 800eea6:	400b      	ands	r3, r1
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d003      	beq.n	800eeb4 <__swsetup_r+0x88>
 800eeac:	0021      	movs	r1, r4
 800eeae:	0028      	movs	r0, r5
 800eeb0:	f000 f8e8 	bl	800f084 <__smakebuf_r>
 800eeb4:	220c      	movs	r2, #12
 800eeb6:	5ea3      	ldrsh	r3, [r4, r2]
 800eeb8:	2001      	movs	r0, #1
 800eeba:	001a      	movs	r2, r3
 800eebc:	b299      	uxth	r1, r3
 800eebe:	4002      	ands	r2, r0
 800eec0:	4203      	tst	r3, r0
 800eec2:	d00f      	beq.n	800eee4 <__swsetup_r+0xb8>
 800eec4:	2200      	movs	r2, #0
 800eec6:	60a2      	str	r2, [r4, #8]
 800eec8:	6962      	ldr	r2, [r4, #20]
 800eeca:	4252      	negs	r2, r2
 800eecc:	61a2      	str	r2, [r4, #24]
 800eece:	2000      	movs	r0, #0
 800eed0:	6922      	ldr	r2, [r4, #16]
 800eed2:	4282      	cmp	r2, r0
 800eed4:	d1c4      	bne.n	800ee60 <__swsetup_r+0x34>
 800eed6:	0609      	lsls	r1, r1, #24
 800eed8:	d5c2      	bpl.n	800ee60 <__swsetup_r+0x34>
 800eeda:	2240      	movs	r2, #64	; 0x40
 800eedc:	4313      	orrs	r3, r2
 800eede:	81a3      	strh	r3, [r4, #12]
 800eee0:	3801      	subs	r0, #1
 800eee2:	e7bd      	b.n	800ee60 <__swsetup_r+0x34>
 800eee4:	0788      	lsls	r0, r1, #30
 800eee6:	d400      	bmi.n	800eeea <__swsetup_r+0xbe>
 800eee8:	6962      	ldr	r2, [r4, #20]
 800eeea:	60a2      	str	r2, [r4, #8]
 800eeec:	e7ef      	b.n	800eece <__swsetup_r+0xa2>
 800eeee:	46c0      	nop			; (mov r8, r8)
 800eef0:	200006c8 	.word	0x200006c8

0800eef4 <__fputwc>:
 800eef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eef6:	b085      	sub	sp, #20
 800eef8:	000e      	movs	r6, r1
 800eefa:	0015      	movs	r5, r2
 800eefc:	9001      	str	r0, [sp, #4]
 800eefe:	f7f9 fccf 	bl	80088a0 <__locale_mb_cur_max>
 800ef02:	0004      	movs	r4, r0
 800ef04:	2801      	cmp	r0, #1
 800ef06:	d119      	bne.n	800ef3c <__fputwc+0x48>
 800ef08:	1e73      	subs	r3, r6, #1
 800ef0a:	2bfe      	cmp	r3, #254	; 0xfe
 800ef0c:	d816      	bhi.n	800ef3c <__fputwc+0x48>
 800ef0e:	ab02      	add	r3, sp, #8
 800ef10:	711e      	strb	r6, [r3, #4]
 800ef12:	2700      	movs	r7, #0
 800ef14:	42a7      	cmp	r7, r4
 800ef16:	d020      	beq.n	800ef5a <__fputwc+0x66>
 800ef18:	ab03      	add	r3, sp, #12
 800ef1a:	5dd9      	ldrb	r1, [r3, r7]
 800ef1c:	68ab      	ldr	r3, [r5, #8]
 800ef1e:	3b01      	subs	r3, #1
 800ef20:	60ab      	str	r3, [r5, #8]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	da04      	bge.n	800ef30 <__fputwc+0x3c>
 800ef26:	69aa      	ldr	r2, [r5, #24]
 800ef28:	4293      	cmp	r3, r2
 800ef2a:	db19      	blt.n	800ef60 <__fputwc+0x6c>
 800ef2c:	290a      	cmp	r1, #10
 800ef2e:	d017      	beq.n	800ef60 <__fputwc+0x6c>
 800ef30:	682b      	ldr	r3, [r5, #0]
 800ef32:	1c5a      	adds	r2, r3, #1
 800ef34:	602a      	str	r2, [r5, #0]
 800ef36:	7019      	strb	r1, [r3, #0]
 800ef38:	3701      	adds	r7, #1
 800ef3a:	e7eb      	b.n	800ef14 <__fputwc+0x20>
 800ef3c:	002b      	movs	r3, r5
 800ef3e:	0032      	movs	r2, r6
 800ef40:	9801      	ldr	r0, [sp, #4]
 800ef42:	335c      	adds	r3, #92	; 0x5c
 800ef44:	a903      	add	r1, sp, #12
 800ef46:	f000 f857 	bl	800eff8 <_wcrtomb_r>
 800ef4a:	0004      	movs	r4, r0
 800ef4c:	1c43      	adds	r3, r0, #1
 800ef4e:	d1e0      	bne.n	800ef12 <__fputwc+0x1e>
 800ef50:	2340      	movs	r3, #64	; 0x40
 800ef52:	0006      	movs	r6, r0
 800ef54:	89aa      	ldrh	r2, [r5, #12]
 800ef56:	4313      	orrs	r3, r2
 800ef58:	81ab      	strh	r3, [r5, #12]
 800ef5a:	0030      	movs	r0, r6
 800ef5c:	b005      	add	sp, #20
 800ef5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef60:	002a      	movs	r2, r5
 800ef62:	9801      	ldr	r0, [sp, #4]
 800ef64:	f000 f8cc 	bl	800f100 <__swbuf_r>
 800ef68:	1c43      	adds	r3, r0, #1
 800ef6a:	d1e5      	bne.n	800ef38 <__fputwc+0x44>
 800ef6c:	0006      	movs	r6, r0
 800ef6e:	e7f4      	b.n	800ef5a <__fputwc+0x66>

0800ef70 <_fputwc_r>:
 800ef70:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800ef72:	b570      	push	{r4, r5, r6, lr}
 800ef74:	0005      	movs	r5, r0
 800ef76:	000e      	movs	r6, r1
 800ef78:	0014      	movs	r4, r2
 800ef7a:	07db      	lsls	r3, r3, #31
 800ef7c:	d405      	bmi.n	800ef8a <_fputwc_r+0x1a>
 800ef7e:	8993      	ldrh	r3, [r2, #12]
 800ef80:	059b      	lsls	r3, r3, #22
 800ef82:	d402      	bmi.n	800ef8a <_fputwc_r+0x1a>
 800ef84:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800ef86:	f7f9 fd1f 	bl	80089c8 <__retarget_lock_acquire_recursive>
 800ef8a:	230c      	movs	r3, #12
 800ef8c:	5ee2      	ldrsh	r2, [r4, r3]
 800ef8e:	2380      	movs	r3, #128	; 0x80
 800ef90:	019b      	lsls	r3, r3, #6
 800ef92:	421a      	tst	r2, r3
 800ef94:	d104      	bne.n	800efa0 <_fputwc_r+0x30>
 800ef96:	431a      	orrs	r2, r3
 800ef98:	81a2      	strh	r2, [r4, #12]
 800ef9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ef9c:	4313      	orrs	r3, r2
 800ef9e:	6663      	str	r3, [r4, #100]	; 0x64
 800efa0:	0028      	movs	r0, r5
 800efa2:	0022      	movs	r2, r4
 800efa4:	0031      	movs	r1, r6
 800efa6:	f7ff ffa5 	bl	800eef4 <__fputwc>
 800efaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800efac:	0005      	movs	r5, r0
 800efae:	07db      	lsls	r3, r3, #31
 800efb0:	d405      	bmi.n	800efbe <_fputwc_r+0x4e>
 800efb2:	89a3      	ldrh	r3, [r4, #12]
 800efb4:	059b      	lsls	r3, r3, #22
 800efb6:	d402      	bmi.n	800efbe <_fputwc_r+0x4e>
 800efb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800efba:	f7f9 fd06 	bl	80089ca <__retarget_lock_release_recursive>
 800efbe:	0028      	movs	r0, r5
 800efc0:	bd70      	pop	{r4, r5, r6, pc}

0800efc2 <memmove>:
 800efc2:	b510      	push	{r4, lr}
 800efc4:	4288      	cmp	r0, r1
 800efc6:	d902      	bls.n	800efce <memmove+0xc>
 800efc8:	188b      	adds	r3, r1, r2
 800efca:	4298      	cmp	r0, r3
 800efcc:	d303      	bcc.n	800efd6 <memmove+0x14>
 800efce:	2300      	movs	r3, #0
 800efd0:	e007      	b.n	800efe2 <memmove+0x20>
 800efd2:	5c8b      	ldrb	r3, [r1, r2]
 800efd4:	5483      	strb	r3, [r0, r2]
 800efd6:	3a01      	subs	r2, #1
 800efd8:	d2fb      	bcs.n	800efd2 <memmove+0x10>
 800efda:	bd10      	pop	{r4, pc}
 800efdc:	5ccc      	ldrb	r4, [r1, r3]
 800efde:	54c4      	strb	r4, [r0, r3]
 800efe0:	3301      	adds	r3, #1
 800efe2:	429a      	cmp	r2, r3
 800efe4:	d1fa      	bne.n	800efdc <memmove+0x1a>
 800efe6:	e7f8      	b.n	800efda <memmove+0x18>

0800efe8 <abort>:
 800efe8:	2006      	movs	r0, #6
 800efea:	b510      	push	{r4, lr}
 800efec:	f000 f906 	bl	800f1fc <raise>
 800eff0:	2001      	movs	r0, #1
 800eff2:	f7f4 f96b 	bl	80032cc <_exit>
	...

0800eff8 <_wcrtomb_r>:
 800eff8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800effa:	001d      	movs	r5, r3
 800effc:	4b09      	ldr	r3, [pc, #36]	; (800f024 <_wcrtomb_r+0x2c>)
 800effe:	0004      	movs	r4, r0
 800f000:	33e0      	adds	r3, #224	; 0xe0
 800f002:	681e      	ldr	r6, [r3, #0]
 800f004:	002b      	movs	r3, r5
 800f006:	2900      	cmp	r1, #0
 800f008:	d101      	bne.n	800f00e <_wcrtomb_r+0x16>
 800f00a:	000a      	movs	r2, r1
 800f00c:	a901      	add	r1, sp, #4
 800f00e:	0020      	movs	r0, r4
 800f010:	47b0      	blx	r6
 800f012:	1c43      	adds	r3, r0, #1
 800f014:	d103      	bne.n	800f01e <_wcrtomb_r+0x26>
 800f016:	2300      	movs	r3, #0
 800f018:	602b      	str	r3, [r5, #0]
 800f01a:	338a      	adds	r3, #138	; 0x8a
 800f01c:	6023      	str	r3, [r4, #0]
 800f01e:	b004      	add	sp, #16
 800f020:	bd70      	pop	{r4, r5, r6, pc}
 800f022:	46c0      	nop			; (mov r8, r8)
 800f024:	20000438 	.word	0x20000438

0800f028 <__swhatbuf_r>:
 800f028:	b570      	push	{r4, r5, r6, lr}
 800f02a:	000e      	movs	r6, r1
 800f02c:	001d      	movs	r5, r3
 800f02e:	230e      	movs	r3, #14
 800f030:	5ec9      	ldrsh	r1, [r1, r3]
 800f032:	0014      	movs	r4, r2
 800f034:	b096      	sub	sp, #88	; 0x58
 800f036:	2900      	cmp	r1, #0
 800f038:	da09      	bge.n	800f04e <__swhatbuf_r+0x26>
 800f03a:	89b2      	ldrh	r2, [r6, #12]
 800f03c:	2380      	movs	r3, #128	; 0x80
 800f03e:	0011      	movs	r1, r2
 800f040:	4019      	ands	r1, r3
 800f042:	421a      	tst	r2, r3
 800f044:	d018      	beq.n	800f078 <__swhatbuf_r+0x50>
 800f046:	2100      	movs	r1, #0
 800f048:	3b40      	subs	r3, #64	; 0x40
 800f04a:	0008      	movs	r0, r1
 800f04c:	e010      	b.n	800f070 <__swhatbuf_r+0x48>
 800f04e:	466a      	mov	r2, sp
 800f050:	f000 f8de 	bl	800f210 <_fstat_r>
 800f054:	2800      	cmp	r0, #0
 800f056:	dbf0      	blt.n	800f03a <__swhatbuf_r+0x12>
 800f058:	23f0      	movs	r3, #240	; 0xf0
 800f05a:	9901      	ldr	r1, [sp, #4]
 800f05c:	021b      	lsls	r3, r3, #8
 800f05e:	4019      	ands	r1, r3
 800f060:	4b07      	ldr	r3, [pc, #28]	; (800f080 <__swhatbuf_r+0x58>)
 800f062:	2080      	movs	r0, #128	; 0x80
 800f064:	18c9      	adds	r1, r1, r3
 800f066:	424b      	negs	r3, r1
 800f068:	4159      	adcs	r1, r3
 800f06a:	2380      	movs	r3, #128	; 0x80
 800f06c:	0100      	lsls	r0, r0, #4
 800f06e:	00db      	lsls	r3, r3, #3
 800f070:	6029      	str	r1, [r5, #0]
 800f072:	6023      	str	r3, [r4, #0]
 800f074:	b016      	add	sp, #88	; 0x58
 800f076:	bd70      	pop	{r4, r5, r6, pc}
 800f078:	2380      	movs	r3, #128	; 0x80
 800f07a:	00db      	lsls	r3, r3, #3
 800f07c:	e7e5      	b.n	800f04a <__swhatbuf_r+0x22>
 800f07e:	46c0      	nop			; (mov r8, r8)
 800f080:	ffffe000 	.word	0xffffe000

0800f084 <__smakebuf_r>:
 800f084:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f086:	2602      	movs	r6, #2
 800f088:	898b      	ldrh	r3, [r1, #12]
 800f08a:	0005      	movs	r5, r0
 800f08c:	000c      	movs	r4, r1
 800f08e:	4233      	tst	r3, r6
 800f090:	d006      	beq.n	800f0a0 <__smakebuf_r+0x1c>
 800f092:	0023      	movs	r3, r4
 800f094:	3343      	adds	r3, #67	; 0x43
 800f096:	6023      	str	r3, [r4, #0]
 800f098:	6123      	str	r3, [r4, #16]
 800f09a:	2301      	movs	r3, #1
 800f09c:	6163      	str	r3, [r4, #20]
 800f09e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800f0a0:	466a      	mov	r2, sp
 800f0a2:	ab01      	add	r3, sp, #4
 800f0a4:	f7ff ffc0 	bl	800f028 <__swhatbuf_r>
 800f0a8:	9900      	ldr	r1, [sp, #0]
 800f0aa:	0007      	movs	r7, r0
 800f0ac:	0028      	movs	r0, r5
 800f0ae:	f7f8 f933 	bl	8007318 <_malloc_r>
 800f0b2:	2800      	cmp	r0, #0
 800f0b4:	d108      	bne.n	800f0c8 <__smakebuf_r+0x44>
 800f0b6:	220c      	movs	r2, #12
 800f0b8:	5ea3      	ldrsh	r3, [r4, r2]
 800f0ba:	059a      	lsls	r2, r3, #22
 800f0bc:	d4ef      	bmi.n	800f09e <__smakebuf_r+0x1a>
 800f0be:	2203      	movs	r2, #3
 800f0c0:	4393      	bics	r3, r2
 800f0c2:	431e      	orrs	r6, r3
 800f0c4:	81a6      	strh	r6, [r4, #12]
 800f0c6:	e7e4      	b.n	800f092 <__smakebuf_r+0xe>
 800f0c8:	2380      	movs	r3, #128	; 0x80
 800f0ca:	89a2      	ldrh	r2, [r4, #12]
 800f0cc:	6020      	str	r0, [r4, #0]
 800f0ce:	4313      	orrs	r3, r2
 800f0d0:	81a3      	strh	r3, [r4, #12]
 800f0d2:	9b00      	ldr	r3, [sp, #0]
 800f0d4:	6120      	str	r0, [r4, #16]
 800f0d6:	6163      	str	r3, [r4, #20]
 800f0d8:	9b01      	ldr	r3, [sp, #4]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d00c      	beq.n	800f0f8 <__smakebuf_r+0x74>
 800f0de:	0028      	movs	r0, r5
 800f0e0:	230e      	movs	r3, #14
 800f0e2:	5ee1      	ldrsh	r1, [r4, r3]
 800f0e4:	f000 f8a6 	bl	800f234 <_isatty_r>
 800f0e8:	2800      	cmp	r0, #0
 800f0ea:	d005      	beq.n	800f0f8 <__smakebuf_r+0x74>
 800f0ec:	2303      	movs	r3, #3
 800f0ee:	89a2      	ldrh	r2, [r4, #12]
 800f0f0:	439a      	bics	r2, r3
 800f0f2:	3b02      	subs	r3, #2
 800f0f4:	4313      	orrs	r3, r2
 800f0f6:	81a3      	strh	r3, [r4, #12]
 800f0f8:	89a3      	ldrh	r3, [r4, #12]
 800f0fa:	433b      	orrs	r3, r7
 800f0fc:	81a3      	strh	r3, [r4, #12]
 800f0fe:	e7ce      	b.n	800f09e <__smakebuf_r+0x1a>

0800f100 <__swbuf_r>:
 800f100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f102:	0006      	movs	r6, r0
 800f104:	000d      	movs	r5, r1
 800f106:	0014      	movs	r4, r2
 800f108:	2800      	cmp	r0, #0
 800f10a:	d004      	beq.n	800f116 <__swbuf_r+0x16>
 800f10c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d101      	bne.n	800f116 <__swbuf_r+0x16>
 800f112:	f7f9 fa83 	bl	800861c <__sinit>
 800f116:	69a3      	ldr	r3, [r4, #24]
 800f118:	60a3      	str	r3, [r4, #8]
 800f11a:	89a3      	ldrh	r3, [r4, #12]
 800f11c:	071b      	lsls	r3, r3, #28
 800f11e:	d52e      	bpl.n	800f17e <__swbuf_r+0x7e>
 800f120:	6923      	ldr	r3, [r4, #16]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d02b      	beq.n	800f17e <__swbuf_r+0x7e>
 800f126:	230c      	movs	r3, #12
 800f128:	5ee2      	ldrsh	r2, [r4, r3]
 800f12a:	2380      	movs	r3, #128	; 0x80
 800f12c:	019b      	lsls	r3, r3, #6
 800f12e:	b2ef      	uxtb	r7, r5
 800f130:	b2ed      	uxtb	r5, r5
 800f132:	421a      	tst	r2, r3
 800f134:	d02c      	beq.n	800f190 <__swbuf_r+0x90>
 800f136:	6923      	ldr	r3, [r4, #16]
 800f138:	6820      	ldr	r0, [r4, #0]
 800f13a:	1ac0      	subs	r0, r0, r3
 800f13c:	6963      	ldr	r3, [r4, #20]
 800f13e:	4283      	cmp	r3, r0
 800f140:	dc05      	bgt.n	800f14e <__swbuf_r+0x4e>
 800f142:	0021      	movs	r1, r4
 800f144:	0030      	movs	r0, r6
 800f146:	f7fd fab3 	bl	800c6b0 <_fflush_r>
 800f14a:	2800      	cmp	r0, #0
 800f14c:	d11d      	bne.n	800f18a <__swbuf_r+0x8a>
 800f14e:	68a3      	ldr	r3, [r4, #8]
 800f150:	3001      	adds	r0, #1
 800f152:	3b01      	subs	r3, #1
 800f154:	60a3      	str	r3, [r4, #8]
 800f156:	6823      	ldr	r3, [r4, #0]
 800f158:	1c5a      	adds	r2, r3, #1
 800f15a:	6022      	str	r2, [r4, #0]
 800f15c:	701f      	strb	r7, [r3, #0]
 800f15e:	6963      	ldr	r3, [r4, #20]
 800f160:	4283      	cmp	r3, r0
 800f162:	d004      	beq.n	800f16e <__swbuf_r+0x6e>
 800f164:	89a3      	ldrh	r3, [r4, #12]
 800f166:	07db      	lsls	r3, r3, #31
 800f168:	d507      	bpl.n	800f17a <__swbuf_r+0x7a>
 800f16a:	2d0a      	cmp	r5, #10
 800f16c:	d105      	bne.n	800f17a <__swbuf_r+0x7a>
 800f16e:	0021      	movs	r1, r4
 800f170:	0030      	movs	r0, r6
 800f172:	f7fd fa9d 	bl	800c6b0 <_fflush_r>
 800f176:	2800      	cmp	r0, #0
 800f178:	d107      	bne.n	800f18a <__swbuf_r+0x8a>
 800f17a:	0028      	movs	r0, r5
 800f17c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f17e:	0021      	movs	r1, r4
 800f180:	0030      	movs	r0, r6
 800f182:	f7ff fe53 	bl	800ee2c <__swsetup_r>
 800f186:	2800      	cmp	r0, #0
 800f188:	d0cd      	beq.n	800f126 <__swbuf_r+0x26>
 800f18a:	2501      	movs	r5, #1
 800f18c:	426d      	negs	r5, r5
 800f18e:	e7f4      	b.n	800f17a <__swbuf_r+0x7a>
 800f190:	4313      	orrs	r3, r2
 800f192:	81a3      	strh	r3, [r4, #12]
 800f194:	4a02      	ldr	r2, [pc, #8]	; (800f1a0 <__swbuf_r+0xa0>)
 800f196:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f198:	4013      	ands	r3, r2
 800f19a:	6663      	str	r3, [r4, #100]	; 0x64
 800f19c:	e7cb      	b.n	800f136 <__swbuf_r+0x36>
 800f19e:	46c0      	nop			; (mov r8, r8)
 800f1a0:	ffffdfff 	.word	0xffffdfff

0800f1a4 <_raise_r>:
 800f1a4:	b570      	push	{r4, r5, r6, lr}
 800f1a6:	0004      	movs	r4, r0
 800f1a8:	000d      	movs	r5, r1
 800f1aa:	291f      	cmp	r1, #31
 800f1ac:	d904      	bls.n	800f1b8 <_raise_r+0x14>
 800f1ae:	2316      	movs	r3, #22
 800f1b0:	6003      	str	r3, [r0, #0]
 800f1b2:	2001      	movs	r0, #1
 800f1b4:	4240      	negs	r0, r0
 800f1b6:	bd70      	pop	{r4, r5, r6, pc}
 800f1b8:	0003      	movs	r3, r0
 800f1ba:	33fc      	adds	r3, #252	; 0xfc
 800f1bc:	69db      	ldr	r3, [r3, #28]
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d004      	beq.n	800f1cc <_raise_r+0x28>
 800f1c2:	008a      	lsls	r2, r1, #2
 800f1c4:	189b      	adds	r3, r3, r2
 800f1c6:	681a      	ldr	r2, [r3, #0]
 800f1c8:	2a00      	cmp	r2, #0
 800f1ca:	d108      	bne.n	800f1de <_raise_r+0x3a>
 800f1cc:	0020      	movs	r0, r4
 800f1ce:	f000 f855 	bl	800f27c <_getpid_r>
 800f1d2:	002a      	movs	r2, r5
 800f1d4:	0001      	movs	r1, r0
 800f1d6:	0020      	movs	r0, r4
 800f1d8:	f000 f83e 	bl	800f258 <_kill_r>
 800f1dc:	e7eb      	b.n	800f1b6 <_raise_r+0x12>
 800f1de:	2000      	movs	r0, #0
 800f1e0:	2a01      	cmp	r2, #1
 800f1e2:	d0e8      	beq.n	800f1b6 <_raise_r+0x12>
 800f1e4:	1c51      	adds	r1, r2, #1
 800f1e6:	d103      	bne.n	800f1f0 <_raise_r+0x4c>
 800f1e8:	2316      	movs	r3, #22
 800f1ea:	3001      	adds	r0, #1
 800f1ec:	6023      	str	r3, [r4, #0]
 800f1ee:	e7e2      	b.n	800f1b6 <_raise_r+0x12>
 800f1f0:	2400      	movs	r4, #0
 800f1f2:	0028      	movs	r0, r5
 800f1f4:	601c      	str	r4, [r3, #0]
 800f1f6:	4790      	blx	r2
 800f1f8:	0020      	movs	r0, r4
 800f1fa:	e7dc      	b.n	800f1b6 <_raise_r+0x12>

0800f1fc <raise>:
 800f1fc:	b510      	push	{r4, lr}
 800f1fe:	4b03      	ldr	r3, [pc, #12]	; (800f20c <raise+0x10>)
 800f200:	0001      	movs	r1, r0
 800f202:	6818      	ldr	r0, [r3, #0]
 800f204:	f7ff ffce 	bl	800f1a4 <_raise_r>
 800f208:	bd10      	pop	{r4, pc}
 800f20a:	46c0      	nop			; (mov r8, r8)
 800f20c:	200006c8 	.word	0x200006c8

0800f210 <_fstat_r>:
 800f210:	2300      	movs	r3, #0
 800f212:	b570      	push	{r4, r5, r6, lr}
 800f214:	4d06      	ldr	r5, [pc, #24]	; (800f230 <_fstat_r+0x20>)
 800f216:	0004      	movs	r4, r0
 800f218:	0008      	movs	r0, r1
 800f21a:	0011      	movs	r1, r2
 800f21c:	602b      	str	r3, [r5, #0]
 800f21e:	f7f4 f8a4 	bl	800336a <_fstat>
 800f222:	1c43      	adds	r3, r0, #1
 800f224:	d103      	bne.n	800f22e <_fstat_r+0x1e>
 800f226:	682b      	ldr	r3, [r5, #0]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d000      	beq.n	800f22e <_fstat_r+0x1e>
 800f22c:	6023      	str	r3, [r4, #0]
 800f22e:	bd70      	pop	{r4, r5, r6, pc}
 800f230:	20000cbc 	.word	0x20000cbc

0800f234 <_isatty_r>:
 800f234:	2300      	movs	r3, #0
 800f236:	b570      	push	{r4, r5, r6, lr}
 800f238:	4d06      	ldr	r5, [pc, #24]	; (800f254 <_isatty_r+0x20>)
 800f23a:	0004      	movs	r4, r0
 800f23c:	0008      	movs	r0, r1
 800f23e:	602b      	str	r3, [r5, #0]
 800f240:	f7f4 f8a1 	bl	8003386 <_isatty>
 800f244:	1c43      	adds	r3, r0, #1
 800f246:	d103      	bne.n	800f250 <_isatty_r+0x1c>
 800f248:	682b      	ldr	r3, [r5, #0]
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d000      	beq.n	800f250 <_isatty_r+0x1c>
 800f24e:	6023      	str	r3, [r4, #0]
 800f250:	bd70      	pop	{r4, r5, r6, pc}
 800f252:	46c0      	nop			; (mov r8, r8)
 800f254:	20000cbc 	.word	0x20000cbc

0800f258 <_kill_r>:
 800f258:	2300      	movs	r3, #0
 800f25a:	b570      	push	{r4, r5, r6, lr}
 800f25c:	4d06      	ldr	r5, [pc, #24]	; (800f278 <_kill_r+0x20>)
 800f25e:	0004      	movs	r4, r0
 800f260:	0008      	movs	r0, r1
 800f262:	0011      	movs	r1, r2
 800f264:	602b      	str	r3, [r5, #0]
 800f266:	f7f4 f821 	bl	80032ac <_kill>
 800f26a:	1c43      	adds	r3, r0, #1
 800f26c:	d103      	bne.n	800f276 <_kill_r+0x1e>
 800f26e:	682b      	ldr	r3, [r5, #0]
 800f270:	2b00      	cmp	r3, #0
 800f272:	d000      	beq.n	800f276 <_kill_r+0x1e>
 800f274:	6023      	str	r3, [r4, #0]
 800f276:	bd70      	pop	{r4, r5, r6, pc}
 800f278:	20000cbc 	.word	0x20000cbc

0800f27c <_getpid_r>:
 800f27c:	b510      	push	{r4, lr}
 800f27e:	f7f4 f80f 	bl	80032a0 <_getpid>
 800f282:	bd10      	pop	{r4, pc}

0800f284 <round>:
 800f284:	b570      	push	{r4, r5, r6, lr}
 800f286:	004a      	lsls	r2, r1, #1
 800f288:	000d      	movs	r5, r1
 800f28a:	4920      	ldr	r1, [pc, #128]	; (800f30c <round+0x88>)
 800f28c:	0d52      	lsrs	r2, r2, #21
 800f28e:	1851      	adds	r1, r2, r1
 800f290:	0006      	movs	r6, r0
 800f292:	2913      	cmp	r1, #19
 800f294:	dc18      	bgt.n	800f2c8 <round+0x44>
 800f296:	2900      	cmp	r1, #0
 800f298:	da09      	bge.n	800f2ae <round+0x2a>
 800f29a:	0feb      	lsrs	r3, r5, #31
 800f29c:	2200      	movs	r2, #0
 800f29e:	07db      	lsls	r3, r3, #31
 800f2a0:	3101      	adds	r1, #1
 800f2a2:	d101      	bne.n	800f2a8 <round+0x24>
 800f2a4:	491a      	ldr	r1, [pc, #104]	; (800f310 <round+0x8c>)
 800f2a6:	430b      	orrs	r3, r1
 800f2a8:	0019      	movs	r1, r3
 800f2aa:	0010      	movs	r0, r2
 800f2ac:	e017      	b.n	800f2de <round+0x5a>
 800f2ae:	4c19      	ldr	r4, [pc, #100]	; (800f314 <round+0x90>)
 800f2b0:	410c      	asrs	r4, r1
 800f2b2:	0022      	movs	r2, r4
 800f2b4:	402a      	ands	r2, r5
 800f2b6:	4302      	orrs	r2, r0
 800f2b8:	d013      	beq.n	800f2e2 <round+0x5e>
 800f2ba:	2280      	movs	r2, #128	; 0x80
 800f2bc:	0312      	lsls	r2, r2, #12
 800f2be:	410a      	asrs	r2, r1
 800f2c0:	1953      	adds	r3, r2, r5
 800f2c2:	43a3      	bics	r3, r4
 800f2c4:	2200      	movs	r2, #0
 800f2c6:	e7ef      	b.n	800f2a8 <round+0x24>
 800f2c8:	2933      	cmp	r1, #51	; 0x33
 800f2ca:	dd0d      	ble.n	800f2e8 <round+0x64>
 800f2cc:	2380      	movs	r3, #128	; 0x80
 800f2ce:	00db      	lsls	r3, r3, #3
 800f2d0:	4299      	cmp	r1, r3
 800f2d2:	d106      	bne.n	800f2e2 <round+0x5e>
 800f2d4:	0002      	movs	r2, r0
 800f2d6:	002b      	movs	r3, r5
 800f2d8:	0029      	movs	r1, r5
 800f2da:	f7f1 fa6d 	bl	80007b8 <__aeabi_dadd>
 800f2de:	0006      	movs	r6, r0
 800f2e0:	000d      	movs	r5, r1
 800f2e2:	0030      	movs	r0, r6
 800f2e4:	0029      	movs	r1, r5
 800f2e6:	bd70      	pop	{r4, r5, r6, pc}
 800f2e8:	4c0b      	ldr	r4, [pc, #44]	; (800f318 <round+0x94>)
 800f2ea:	1912      	adds	r2, r2, r4
 800f2ec:	2401      	movs	r4, #1
 800f2ee:	4264      	negs	r4, r4
 800f2f0:	40d4      	lsrs	r4, r2
 800f2f2:	4220      	tst	r0, r4
 800f2f4:	d0f5      	beq.n	800f2e2 <round+0x5e>
 800f2f6:	2233      	movs	r2, #51	; 0x33
 800f2f8:	1a51      	subs	r1, r2, r1
 800f2fa:	3a32      	subs	r2, #50	; 0x32
 800f2fc:	408a      	lsls	r2, r1
 800f2fe:	1812      	adds	r2, r2, r0
 800f300:	4282      	cmp	r2, r0
 800f302:	4180      	sbcs	r0, r0
 800f304:	4240      	negs	r0, r0
 800f306:	182b      	adds	r3, r5, r0
 800f308:	43a2      	bics	r2, r4
 800f30a:	e7cd      	b.n	800f2a8 <round+0x24>
 800f30c:	fffffc01 	.word	0xfffffc01
 800f310:	3ff00000 	.word	0x3ff00000
 800f314:	000fffff 	.word	0x000fffff
 800f318:	fffffbed 	.word	0xfffffbed

0800f31c <_init>:
 800f31c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f31e:	46c0      	nop			; (mov r8, r8)
 800f320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f322:	bc08      	pop	{r3}
 800f324:	469e      	mov	lr, r3
 800f326:	4770      	bx	lr

0800f328 <_fini>:
 800f328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f32a:	46c0      	nop			; (mov r8, r8)
 800f32c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f32e:	bc08      	pop	{r3}
 800f330:	469e      	mov	lr, r3
 800f332:	4770      	bx	lr
