// Seed: 1158217505
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wor id_2,
    output supply0 id_3,
    output uwire id_4,
    input tri0 id_5
);
  assign id_0 = -1'b0;
  wire id_7;
  uwire id_8, id_9, id_10 = 1'b0, id_11;
  assign id_8 = id_2;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  id_12['b0 : 1] (
      -1, id_2
  );
endmodule
