<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='580' type='bool llvm::PPC::isVPKUHUMShuffleMask(llvm::ShuffleVectorSDNode * N, unsigned int ShuffleKind, llvm::SelectionDAG &amp; DAG)'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='578'>/// isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a
    /// VPKUHUM instruction.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66240' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66368' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66408' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1668' ll='1691' type='bool llvm::PPC::isVPKUHUMShuffleMask(llvm::ShuffleVectorSDNode * N, unsigned int ShuffleKind, llvm::SelectionDAG &amp; DAG)'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9427' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9448' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1662'>/// isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a
/// VPKUHUM instruction.
/// The ShuffleKind distinguishes between big-endian operations with
/// two different inputs (0), either-endian operations with two identical
/// inputs (1), and little-endian operations with two different inputs (2).
/// For the latter, the input operands are swapped (see PPCInstrAltivec.td).</doc>
