verilog isim_temp "Adder1b.vf"
verilog isim_temp "AddSub1b.vf"
verilog isim_temp "MyRegister4b.v"
verilog isim_temp "Load_Gen.v"
verilog isim_temp "clkdiv.v"
verilog isim_temp "AddSub4b.vf"
verilog isim_temp "Top.v"
verilog isim_temp "Top_sim.v"
verilog isim_temp "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
