/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*159 cases */, 127|128,76/*9855*/, TARGET_VAL(ISD::ADD),// ->9860
/*5*/         OPC_Scope, 71, /*->78*/ // 49 children in Scope
/*7*/           OPC_RecordChild0, // #0 = $acc
/*8*/           OPC_MoveChild, 1,
/*10*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/          OPC_MoveChild, 0,
/*15*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/          OPC_MoveChild, 0,
/*20*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/          OPC_RecordChild0, // #1 = $a
/*24*/          OPC_CheckChild1Integer, 16, 
/*26*/          OPC_CheckChild1Type, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_CheckChild1Integer, 16, 
/*31*/          OPC_CheckChild1Type, MVT::i32,
/*33*/          OPC_MoveParent,
/*34*/          OPC_MoveChild, 1,
/*36*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*39*/          OPC_MoveChild, 0,
/*41*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*44*/          OPC_RecordChild0, // #2 = $b
/*45*/          OPC_CheckChild1Integer, 16, 
/*47*/          OPC_CheckChild1Type, MVT::i32,
/*49*/          OPC_MoveParent,
/*50*/          OPC_CheckChild1Integer, 16, 
/*52*/          OPC_CheckChild1Type, MVT::i32,
/*54*/          OPC_MoveParent,
/*55*/          OPC_MoveParent,
/*56*/          OPC_CheckType, MVT::i32,
/*58*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*60*/          OPC_EmitInteger, MVT::i32, 14, 
/*63*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*78*/        /*Scope*/ 71, /*->150*/
/*79*/          OPC_MoveChild, 0,
/*81*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*84*/          OPC_MoveChild, 0,
/*86*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*89*/          OPC_MoveChild, 0,
/*91*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*94*/          OPC_RecordChild0, // #0 = $a
/*95*/          OPC_CheckChild1Integer, 16, 
/*97*/          OPC_CheckChild1Type, MVT::i32,
/*99*/          OPC_MoveParent,
/*100*/         OPC_CheckChild1Integer, 16, 
/*102*/         OPC_CheckChild1Type, MVT::i32,
/*104*/         OPC_MoveParent,
/*105*/         OPC_MoveChild, 1,
/*107*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*110*/         OPC_MoveChild, 0,
/*112*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*115*/         OPC_RecordChild0, // #1 = $b
/*116*/         OPC_CheckChild1Integer, 16, 
/*118*/         OPC_CheckChild1Type, MVT::i32,
/*120*/         OPC_MoveParent,
/*121*/         OPC_CheckChild1Integer, 16, 
/*123*/         OPC_CheckChild1Type, MVT::i32,
/*125*/         OPC_MoveParent,
/*126*/         OPC_MoveParent,
/*127*/         OPC_RecordChild1, // #2 = $acc
/*128*/         OPC_CheckType, MVT::i32,
/*130*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*132*/         OPC_EmitInteger, MVT::i32, 14, 
/*135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*150*/       /*Scope*/ 52|128,2/*308*/, /*->460*/
/*152*/         OPC_RecordChild0, // #0 = $Rn
/*153*/         OPC_MoveChild, 1,
/*155*/         OPC_Scope, 49, /*->206*/ // 6 children in Scope
/*157*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*160*/           OPC_MoveChild, 0,
/*162*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*165*/           OPC_RecordChild0, // #1 = $Rm
/*166*/           OPC_RecordChild1, // #2 = $rot
/*167*/           OPC_MoveChild, 1,
/*169*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*172*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*174*/           OPC_CheckType, MVT::i32,
/*176*/           OPC_MoveParent,
/*177*/           OPC_MoveParent,
/*178*/           OPC_MoveParent,
/*179*/           OPC_CheckType, MVT::i32,
/*181*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*183*/           OPC_EmitConvertToTarget, 2,
/*185*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*188*/           OPC_EmitInteger, MVT::i32, 14, 
/*191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*206*/         /*Scope*/ 50, /*->257*/
/*207*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*211*/           OPC_MoveChild, 0,
/*213*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*216*/           OPC_RecordChild0, // #1 = $Rm
/*217*/           OPC_RecordChild1, // #2 = $rot
/*218*/           OPC_MoveChild, 1,
/*220*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*223*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*225*/           OPC_CheckType, MVT::i32,
/*227*/           OPC_MoveParent,
/*228*/           OPC_MoveParent,
/*229*/           OPC_MoveParent,
/*230*/           OPC_CheckType, MVT::i32,
/*232*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*234*/           OPC_EmitConvertToTarget, 2,
/*236*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*239*/           OPC_EmitInteger, MVT::i32, 14, 
/*242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*257*/         /*Scope*/ 49, /*->307*/
/*258*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*261*/           OPC_MoveChild, 0,
/*263*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*266*/           OPC_RecordChild0, // #1 = $Rm
/*267*/           OPC_RecordChild1, // #2 = $rot
/*268*/           OPC_MoveChild, 1,
/*270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*273*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*275*/           OPC_CheckType, MVT::i32,
/*277*/           OPC_MoveParent,
/*278*/           OPC_MoveParent,
/*279*/           OPC_MoveParent,
/*280*/           OPC_CheckType, MVT::i32,
/*282*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*284*/           OPC_EmitConvertToTarget, 2,
/*286*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*289*/           OPC_EmitInteger, MVT::i32, 14, 
/*292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*307*/         /*Scope*/ 50, /*->358*/
/*308*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*312*/           OPC_MoveChild, 0,
/*314*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*317*/           OPC_RecordChild0, // #1 = $Rm
/*318*/           OPC_RecordChild1, // #2 = $rot
/*319*/           OPC_MoveChild, 1,
/*321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*324*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*326*/           OPC_CheckType, MVT::i32,
/*328*/           OPC_MoveParent,
/*329*/           OPC_MoveParent,
/*330*/           OPC_MoveParent,
/*331*/           OPC_CheckType, MVT::i32,
/*333*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*335*/           OPC_EmitConvertToTarget, 2,
/*337*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*340*/           OPC_EmitInteger, MVT::i32, 14, 
/*343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*358*/         /*Scope*/ 49, /*->408*/
/*359*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*362*/           OPC_MoveChild, 0,
/*364*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*367*/           OPC_RecordChild0, // #1 = $Rm
/*368*/           OPC_RecordChild1, // #2 = $rot
/*369*/           OPC_MoveChild, 1,
/*371*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*374*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*376*/           OPC_CheckType, MVT::i32,
/*378*/           OPC_MoveParent,
/*379*/           OPC_MoveParent,
/*380*/           OPC_MoveParent,
/*381*/           OPC_CheckType, MVT::i32,
/*383*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*385*/           OPC_EmitConvertToTarget, 2,
/*387*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*390*/           OPC_EmitInteger, MVT::i32, 14, 
/*393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*408*/         /*Scope*/ 50, /*->459*/
/*409*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*413*/           OPC_MoveChild, 0,
/*415*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*418*/           OPC_RecordChild0, // #1 = $Rm
/*419*/           OPC_RecordChild1, // #2 = $rot
/*420*/           OPC_MoveChild, 1,
/*422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*425*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*427*/           OPC_CheckType, MVT::i32,
/*429*/           OPC_MoveParent,
/*430*/           OPC_MoveParent,
/*431*/           OPC_MoveParent,
/*432*/           OPC_CheckType, MVT::i32,
/*434*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*436*/           OPC_EmitConvertToTarget, 2,
/*438*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*441*/           OPC_EmitInteger, MVT::i32, 14, 
/*444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*459*/         0, /*End of Scope*/
/*460*/       /*Scope*/ 57|128,2/*313*/, /*->775*/
/*462*/         OPC_MoveChild, 0,
/*464*/         OPC_Scope, 50, /*->516*/ // 6 children in Scope
/*466*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*469*/           OPC_MoveChild, 0,
/*471*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*474*/           OPC_RecordChild0, // #0 = $Rm
/*475*/           OPC_RecordChild1, // #1 = $rot
/*476*/           OPC_MoveChild, 1,
/*478*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*481*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*483*/           OPC_CheckType, MVT::i32,
/*485*/           OPC_MoveParent,
/*486*/           OPC_MoveParent,
/*487*/           OPC_MoveParent,
/*488*/           OPC_RecordChild1, // #2 = $Rn
/*489*/           OPC_CheckType, MVT::i32,
/*491*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*493*/           OPC_EmitConvertToTarget, 1,
/*495*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*498*/           OPC_EmitInteger, MVT::i32, 14, 
/*501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*516*/         /*Scope*/ 51, /*->568*/
/*517*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*521*/           OPC_MoveChild, 0,
/*523*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*526*/           OPC_RecordChild0, // #0 = $Rm
/*527*/           OPC_RecordChild1, // #1 = $rot
/*528*/           OPC_MoveChild, 1,
/*530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*533*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*535*/           OPC_CheckType, MVT::i32,
/*537*/           OPC_MoveParent,
/*538*/           OPC_MoveParent,
/*539*/           OPC_MoveParent,
/*540*/           OPC_RecordChild1, // #2 = $Rn
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*550*/           OPC_EmitInteger, MVT::i32, 14, 
/*553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*568*/         /*Scope*/ 50, /*->619*/
/*569*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*572*/           OPC_MoveChild, 0,
/*574*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*577*/           OPC_RecordChild0, // #0 = $Rm
/*578*/           OPC_RecordChild1, // #1 = $rot
/*579*/           OPC_MoveChild, 1,
/*581*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*584*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*586*/           OPC_CheckType, MVT::i32,
/*588*/           OPC_MoveParent,
/*589*/           OPC_MoveParent,
/*590*/           OPC_MoveParent,
/*591*/           OPC_RecordChild1, // #2 = $Rn
/*592*/           OPC_CheckType, MVT::i32,
/*594*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*596*/           OPC_EmitConvertToTarget, 1,
/*598*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*619*/         /*Scope*/ 51, /*->671*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild, 0,
/*626*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*629*/           OPC_RecordChild0, // #0 = $Rm
/*630*/           OPC_RecordChild1, // #1 = $rot
/*631*/           OPC_MoveChild, 1,
/*633*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*636*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*638*/           OPC_CheckType, MVT::i32,
/*640*/           OPC_MoveParent,
/*641*/           OPC_MoveParent,
/*642*/           OPC_MoveParent,
/*643*/           OPC_RecordChild1, // #2 = $Rn
/*644*/           OPC_CheckType, MVT::i32,
/*646*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*648*/           OPC_EmitConvertToTarget, 1,
/*650*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*653*/           OPC_EmitInteger, MVT::i32, 14, 
/*656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*671*/         /*Scope*/ 50, /*->722*/
/*672*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*675*/           OPC_MoveChild, 0,
/*677*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*680*/           OPC_RecordChild0, // #0 = $Rm
/*681*/           OPC_RecordChild1, // #1 = $rot
/*682*/           OPC_MoveChild, 1,
/*684*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*687*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*689*/           OPC_CheckType, MVT::i32,
/*691*/           OPC_MoveParent,
/*692*/           OPC_MoveParent,
/*693*/           OPC_MoveParent,
/*694*/           OPC_RecordChild1, // #2 = $Rn
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*699*/           OPC_EmitConvertToTarget, 1,
/*701*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*704*/           OPC_EmitInteger, MVT::i32, 14, 
/*707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*722*/         /*Scope*/ 51, /*->774*/
/*723*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*727*/           OPC_MoveChild, 0,
/*729*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*732*/           OPC_RecordChild0, // #0 = $Rm
/*733*/           OPC_RecordChild1, // #1 = $rot
/*734*/           OPC_MoveChild, 1,
/*736*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*739*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*741*/           OPC_CheckType, MVT::i32,
/*743*/           OPC_MoveParent,
/*744*/           OPC_MoveParent,
/*745*/           OPC_MoveParent,
/*746*/           OPC_RecordChild1, // #2 = $Rn
/*747*/           OPC_CheckType, MVT::i32,
/*749*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*751*/           OPC_EmitConvertToTarget, 1,
/*753*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*756*/           OPC_EmitInteger, MVT::i32, 14, 
/*759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*774*/         0, /*End of Scope*/
/*775*/       /*Scope*/ 115, /*->891*/
/*776*/         OPC_RecordChild0, // #0 = $acc
/*777*/         OPC_MoveChild, 1,
/*779*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*782*/         OPC_MoveChild, 0,
/*784*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*787*/         OPC_Scope, 50, /*->839*/ // 2 children in Scope
/*789*/           OPC_MoveChild, 0,
/*791*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*794*/           OPC_RecordChild0, // #1 = $a
/*795*/           OPC_CheckChild1Integer, 16, 
/*797*/           OPC_CheckChild1Type, MVT::i32,
/*799*/           OPC_MoveParent,
/*800*/           OPC_CheckChild1Integer, 16, 
/*802*/           OPC_CheckChild1Type, MVT::i32,
/*804*/           OPC_MoveParent,
/*805*/           OPC_MoveChild, 1,
/*807*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*810*/           OPC_RecordChild0, // #2 = $b
/*811*/           OPC_CheckChild1Integer, 16, 
/*813*/           OPC_CheckChild1Type, MVT::i32,
/*815*/           OPC_MoveParent,
/*816*/           OPC_MoveParent,
/*817*/           OPC_CheckType, MVT::i32,
/*819*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*821*/           OPC_EmitInteger, MVT::i32, 14, 
/*824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*839*/         /*Scope*/ 50, /*->890*/
/*840*/           OPC_RecordChild0, // #1 = $a
/*841*/           OPC_CheckChild1Integer, 16, 
/*843*/           OPC_CheckChild1Type, MVT::i32,
/*845*/           OPC_MoveParent,
/*846*/           OPC_MoveChild, 1,
/*848*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*851*/           OPC_MoveChild, 0,
/*853*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*856*/           OPC_RecordChild0, // #2 = $b
/*857*/           OPC_CheckChild1Integer, 16, 
/*859*/           OPC_CheckChild1Type, MVT::i32,
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckChild1Integer, 16, 
/*864*/           OPC_CheckChild1Type, MVT::i32,
/*866*/           OPC_MoveParent,
/*867*/           OPC_MoveParent,
/*868*/           OPC_CheckType, MVT::i32,
/*870*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*872*/           OPC_EmitInteger, MVT::i32, 14, 
/*875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*890*/         0, /*End of Scope*/
/*891*/       /*Scope*/ 116, /*->1008*/
/*892*/         OPC_MoveChild, 0,
/*894*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*897*/         OPC_MoveChild, 0,
/*899*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*902*/         OPC_Scope, 51, /*->955*/ // 2 children in Scope
/*904*/           OPC_MoveChild, 0,
/*906*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*909*/           OPC_RecordChild0, // #0 = $a
/*910*/           OPC_CheckChild1Integer, 16, 
/*912*/           OPC_CheckChild1Type, MVT::i32,
/*914*/           OPC_MoveParent,
/*915*/           OPC_CheckChild1Integer, 16, 
/*917*/           OPC_CheckChild1Type, MVT::i32,
/*919*/           OPC_MoveParent,
/*920*/           OPC_MoveChild, 1,
/*922*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*925*/           OPC_RecordChild0, // #1 = $b
/*926*/           OPC_CheckChild1Integer, 16, 
/*928*/           OPC_CheckChild1Type, MVT::i32,
/*930*/           OPC_MoveParent,
/*931*/           OPC_MoveParent,
/*932*/           OPC_RecordChild1, // #2 = $acc
/*933*/           OPC_CheckType, MVT::i32,
/*935*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*937*/           OPC_EmitInteger, MVT::i32, 14, 
/*940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*955*/         /*Scope*/ 51, /*->1007*/
/*956*/           OPC_RecordChild0, // #0 = $b
/*957*/           OPC_CheckChild1Integer, 16, 
/*959*/           OPC_CheckChild1Type, MVT::i32,
/*961*/           OPC_MoveParent,
/*962*/           OPC_MoveChild, 1,
/*964*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*967*/           OPC_MoveChild, 0,
/*969*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*972*/           OPC_RecordChild0, // #1 = $a
/*973*/           OPC_CheckChild1Integer, 16, 
/*975*/           OPC_CheckChild1Type, MVT::i32,
/*977*/           OPC_MoveParent,
/*978*/           OPC_CheckChild1Integer, 16, 
/*980*/           OPC_CheckChild1Type, MVT::i32,
/*982*/           OPC_MoveParent,
/*983*/           OPC_MoveParent,
/*984*/           OPC_RecordChild1, // #2 = $acc
/*985*/           OPC_CheckType, MVT::i32,
/*987*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*989*/           OPC_EmitInteger, MVT::i32, 14, 
/*992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1007*/        0, /*End of Scope*/
/*1008*/      /*Scope*/ 3|128,1/*131*/, /*->1141*/
/*1010*/        OPC_RecordChild0, // #0 = $Rn
/*1011*/        OPC_MoveChild, 1,
/*1013*/        OPC_Scope, 30, /*->1045*/ // 4 children in Scope
/*1015*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1018*/          OPC_RecordChild0, // #1 = $Rm
/*1019*/          OPC_MoveParent,
/*1020*/          OPC_CheckType, MVT::i32,
/*1022*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1024*/          OPC_EmitInteger, MVT::i32, 0, 
/*1027*/          OPC_EmitInteger, MVT::i32, 14, 
/*1030*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1033*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1045*/        /*Scope*/ 31, /*->1077*/
/*1046*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1050*/          OPC_RecordChild0, // #1 = $Rm
/*1051*/          OPC_MoveParent,
/*1052*/          OPC_CheckType, MVT::i32,
/*1054*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1056*/          OPC_EmitInteger, MVT::i32, 0, 
/*1059*/          OPC_EmitInteger, MVT::i32, 14, 
/*1062*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1065*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1077*/        /*Scope*/ 30, /*->1108*/
/*1078*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1081*/          OPC_RecordChild0, // #1 = $Rm
/*1082*/          OPC_MoveParent,
/*1083*/          OPC_CheckType, MVT::i32,
/*1085*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1087*/          OPC_EmitInteger, MVT::i32, 0, 
/*1090*/          OPC_EmitInteger, MVT::i32, 14, 
/*1093*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1096*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1108*/        /*Scope*/ 31, /*->1140*/
/*1109*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1113*/          OPC_RecordChild0, // #1 = $Rm
/*1114*/          OPC_MoveParent,
/*1115*/          OPC_CheckType, MVT::i32,
/*1117*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1119*/          OPC_EmitInteger, MVT::i32, 0, 
/*1122*/          OPC_EmitInteger, MVT::i32, 14, 
/*1125*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1128*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1140*/        0, /*End of Scope*/
/*1141*/      /*Scope*/ 6|128,1/*134*/, /*->1277*/
/*1143*/        OPC_MoveChild, 0,
/*1145*/        OPC_Scope, 31, /*->1178*/ // 4 children in Scope
/*1147*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1150*/          OPC_RecordChild0, // #0 = $Rm
/*1151*/          OPC_MoveParent,
/*1152*/          OPC_RecordChild1, // #1 = $Rn
/*1153*/          OPC_CheckType, MVT::i32,
/*1155*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1157*/          OPC_EmitInteger, MVT::i32, 0, 
/*1160*/          OPC_EmitInteger, MVT::i32, 14, 
/*1163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1178*/        /*Scope*/ 32, /*->1211*/
/*1179*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1183*/          OPC_RecordChild0, // #0 = $Rm
/*1184*/          OPC_MoveParent,
/*1185*/          OPC_RecordChild1, // #1 = $Rn
/*1186*/          OPC_CheckType, MVT::i32,
/*1188*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1190*/          OPC_EmitInteger, MVT::i32, 0, 
/*1193*/          OPC_EmitInteger, MVT::i32, 14, 
/*1196*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/        /*Scope*/ 31, /*->1243*/
/*1212*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/          OPC_RecordChild0, // #0 = $Rm
/*1216*/          OPC_MoveParent,
/*1217*/          OPC_RecordChild1, // #1 = $Rn
/*1218*/          OPC_CheckType, MVT::i32,
/*1220*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1222*/          OPC_EmitInteger, MVT::i32, 0, 
/*1225*/          OPC_EmitInteger, MVT::i32, 14, 
/*1228*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1231*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1243*/        /*Scope*/ 32, /*->1276*/
/*1244*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1248*/          OPC_RecordChild0, // #0 = $Rm
/*1249*/          OPC_MoveParent,
/*1250*/          OPC_RecordChild1, // #1 = $Rn
/*1251*/          OPC_CheckType, MVT::i32,
/*1253*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1255*/          OPC_EmitInteger, MVT::i32, 0, 
/*1258*/          OPC_EmitInteger, MVT::i32, 14, 
/*1261*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1264*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1276*/        0, /*End of Scope*/
/*1277*/      /*Scope*/ 75, /*->1353*/
/*1278*/        OPC_RecordChild0, // #0 = $Ra
/*1279*/        OPC_MoveChild, 1,
/*1281*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1284*/        OPC_MoveChild, 0,
/*1286*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1289*/        OPC_RecordChild0, // #1 = $Rn
/*1290*/        OPC_CheckChild1Integer, 16, 
/*1292*/        OPC_CheckChild1Type, MVT::i32,
/*1294*/        OPC_MoveParent,
/*1295*/        OPC_MoveChild, 1,
/*1297*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1300*/        OPC_RecordChild0, // #2 = $Rm
/*1301*/        OPC_CheckChild1Integer, 16, 
/*1303*/        OPC_CheckChild1Type, MVT::i32,
/*1305*/        OPC_MoveParent,
/*1306*/        OPC_MoveParent,
/*1307*/        OPC_CheckType, MVT::i32,
/*1309*/        OPC_Scope, 20, /*->1331*/ // 2 children in Scope
/*1311*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1313*/          OPC_EmitInteger, MVT::i32, 14, 
/*1316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1331*/        /*Scope*/ 20, /*->1352*/
/*1332*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1334*/          OPC_EmitInteger, MVT::i32, 14, 
/*1337*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1340*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1352*/        0, /*End of Scope*/
/*1353*/      /*Scope*/ 75, /*->1429*/
/*1354*/        OPC_MoveChild, 0,
/*1356*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1359*/        OPC_MoveChild, 0,
/*1361*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1364*/        OPC_RecordChild0, // #0 = $Rn
/*1365*/        OPC_CheckChild1Integer, 16, 
/*1367*/        OPC_CheckChild1Type, MVT::i32,
/*1369*/        OPC_MoveParent,
/*1370*/        OPC_MoveChild, 1,
/*1372*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1375*/        OPC_RecordChild0, // #1 = $Rm
/*1376*/        OPC_CheckChild1Integer, 16, 
/*1378*/        OPC_CheckChild1Type, MVT::i32,
/*1380*/        OPC_MoveParent,
/*1381*/        OPC_MoveParent,
/*1382*/        OPC_RecordChild1, // #2 = $Ra
/*1383*/        OPC_CheckType, MVT::i32,
/*1385*/        OPC_Scope, 20, /*->1407*/ // 2 children in Scope
/*1387*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1389*/          OPC_EmitInteger, MVT::i32, 14, 
/*1392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1407*/        /*Scope*/ 20, /*->1428*/
/*1408*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1410*/          OPC_EmitInteger, MVT::i32, 14, 
/*1413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1428*/        0, /*End of Scope*/
/*1429*/      /*Scope*/ 14|128,1/*142*/, /*->1573*/
/*1431*/        OPC_RecordChild0, // #0 = $Ra
/*1432*/        OPC_MoveChild, 1,
/*1434*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1437*/        OPC_MoveChild, 0,
/*1439*/        OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1506
/*1443*/          OPC_RecordChild0, // #1 = $Rn
/*1444*/          OPC_MoveChild, 1,
/*1446*/          OPC_CheckValueType, MVT::i16,
/*1448*/          OPC_MoveParent,
/*1449*/          OPC_MoveParent,
/*1450*/          OPC_MoveChild, 1,
/*1452*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1455*/          OPC_RecordChild0, // #2 = $Rm
/*1456*/          OPC_CheckChild1Integer, 16, 
/*1458*/          OPC_CheckChild1Type, MVT::i32,
/*1460*/          OPC_MoveParent,
/*1461*/          OPC_MoveParent,
/*1462*/          OPC_Scope, 20, /*->1484*/ // 2 children in Scope
/*1464*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1466*/            OPC_EmitInteger, MVT::i32, 14, 
/*1469*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1472*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1484*/          /*Scope*/ 20, /*->1505*/
/*1485*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1487*/            OPC_EmitInteger, MVT::i32, 14, 
/*1490*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1505*/          0, /*End of Scope*/
/*1506*/        /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->1572
/*1509*/          OPC_RecordChild0, // #1 = $Rn
/*1510*/          OPC_CheckChild1Integer, 16, 
/*1512*/          OPC_CheckChild1Type, MVT::i32,
/*1514*/          OPC_MoveParent,
/*1515*/          OPC_MoveChild, 1,
/*1517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1520*/          OPC_RecordChild0, // #2 = $Rm
/*1521*/          OPC_MoveChild, 1,
/*1523*/          OPC_CheckValueType, MVT::i16,
/*1525*/          OPC_MoveParent,
/*1526*/          OPC_MoveParent,
/*1527*/          OPC_MoveParent,
/*1528*/          OPC_Scope, 20, /*->1550*/ // 2 children in Scope
/*1530*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1532*/            OPC_EmitInteger, MVT::i32, 14, 
/*1535*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1538*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1550*/          /*Scope*/ 20, /*->1571*/
/*1551*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1553*/            OPC_EmitInteger, MVT::i32, 14, 
/*1556*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1559*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1571*/          0, /*End of Scope*/
/*1572*/        0, // EndSwitchOpcode
/*1573*/      /*Scope*/ 15|128,1/*143*/, /*->1718*/
/*1575*/        OPC_MoveChild, 0,
/*1577*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/        OPC_MoveChild, 0,
/*1582*/        OPC_SwitchOpcode /*2 cases */, 64, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1650
/*1586*/          OPC_RecordChild0, // #0 = $Rn
/*1587*/          OPC_MoveChild, 1,
/*1589*/          OPC_CheckValueType, MVT::i16,
/*1591*/          OPC_MoveParent,
/*1592*/          OPC_MoveParent,
/*1593*/          OPC_MoveChild, 1,
/*1595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1598*/          OPC_RecordChild0, // #1 = $Rm
/*1599*/          OPC_CheckChild1Integer, 16, 
/*1601*/          OPC_CheckChild1Type, MVT::i32,
/*1603*/          OPC_MoveParent,
/*1604*/          OPC_MoveParent,
/*1605*/          OPC_RecordChild1, // #2 = $Ra
/*1606*/          OPC_Scope, 20, /*->1628*/ // 2 children in Scope
/*1608*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1610*/            OPC_EmitInteger, MVT::i32, 14, 
/*1613*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1616*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1628*/          /*Scope*/ 20, /*->1649*/
/*1629*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1649*/          0, /*End of Scope*/
/*1650*/        /*SwitchOpcode*/ 64, TARGET_VAL(ISD::SRA),// ->1717
/*1653*/          OPC_RecordChild0, // #0 = $Rm
/*1654*/          OPC_CheckChild1Integer, 16, 
/*1656*/          OPC_CheckChild1Type, MVT::i32,
/*1658*/          OPC_MoveParent,
/*1659*/          OPC_MoveChild, 1,
/*1661*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1664*/          OPC_RecordChild0, // #1 = $Rn
/*1665*/          OPC_MoveChild, 1,
/*1667*/          OPC_CheckValueType, MVT::i16,
/*1669*/          OPC_MoveParent,
/*1670*/          OPC_MoveParent,
/*1671*/          OPC_MoveParent,
/*1672*/          OPC_RecordChild1, // #2 = $Ra
/*1673*/          OPC_Scope, 20, /*->1695*/ // 2 children in Scope
/*1675*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1677*/            OPC_EmitInteger, MVT::i32, 14, 
/*1680*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1683*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1695*/          /*Scope*/ 20, /*->1716*/
/*1696*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1698*/            OPC_EmitInteger, MVT::i32, 14, 
/*1701*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1704*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1716*/          0, /*End of Scope*/
/*1717*/        0, // EndSwitchOpcode
/*1718*/      /*Scope*/ 29|128,1/*157*/, /*->1877*/
/*1720*/        OPC_RecordChild0, // #0 = $Rn
/*1721*/        OPC_Scope, 31, /*->1754*/ // 3 children in Scope
/*1723*/          OPC_RecordChild1, // #1 = $shift
/*1724*/          OPC_CheckType, MVT::i32,
/*1726*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1728*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1731*/          OPC_EmitInteger, MVT::i32, 14, 
/*1734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1754*/        /*Scope*/ 89, /*->1844*/
/*1755*/          OPC_MoveChild, 1,
/*1757*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1760*/          OPC_Scope, 40, /*->1802*/ // 2 children in Scope
/*1762*/            OPC_RecordChild0, // #1 = $a
/*1763*/            OPC_MoveChild, 0,
/*1765*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1767*/            OPC_MoveParent,
/*1768*/            OPC_MoveChild, 1,
/*1770*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1773*/            OPC_RecordChild0, // #2 = $b
/*1774*/            OPC_CheckChild1Integer, 16, 
/*1776*/            OPC_CheckChild1Type, MVT::i32,
/*1778*/            OPC_MoveParent,
/*1779*/            OPC_MoveParent,
/*1780*/            OPC_CheckType, MVT::i32,
/*1782*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1784*/            OPC_EmitInteger, MVT::i32, 14, 
/*1787*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1790*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1802*/          /*Scope*/ 40, /*->1843*/
/*1803*/            OPC_MoveChild, 0,
/*1805*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1808*/            OPC_RecordChild0, // #1 = $a
/*1809*/            OPC_CheckChild1Integer, 16, 
/*1811*/            OPC_CheckChild1Type, MVT::i32,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_RecordChild1, // #2 = $b
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1819*/            OPC_MoveParent,
/*1820*/            OPC_MoveParent,
/*1821*/            OPC_CheckType, MVT::i32,
/*1823*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1825*/            OPC_EmitInteger, MVT::i32, 14, 
/*1828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1831*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1843*/          0, /*End of Scope*/
/*1844*/        /*Scope*/ 31, /*->1876*/
/*1845*/          OPC_RecordChild1, // #1 = $Rn
/*1846*/          OPC_CheckType, MVT::i32,
/*1848*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1850*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1853*/          OPC_EmitInteger, MVT::i32, 14, 
/*1856*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1859*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1862*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1876*/        0, /*End of Scope*/
/*1877*/      /*Scope*/ 91, /*->1969*/
/*1878*/        OPC_MoveChild, 0,
/*1880*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1883*/        OPC_Scope, 41, /*->1926*/ // 2 children in Scope
/*1885*/          OPC_RecordChild0, // #0 = $a
/*1886*/          OPC_MoveChild, 0,
/*1888*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1890*/          OPC_MoveParent,
/*1891*/          OPC_MoveChild, 1,
/*1893*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1896*/          OPC_RecordChild0, // #1 = $b
/*1897*/          OPC_CheckChild1Integer, 16, 
/*1899*/          OPC_CheckChild1Type, MVT::i32,
/*1901*/          OPC_MoveParent,
/*1902*/          OPC_MoveParent,
/*1903*/          OPC_RecordChild1, // #2 = $acc
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1908*/          OPC_EmitInteger, MVT::i32, 14, 
/*1911*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1914*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1926*/        /*Scope*/ 41, /*->1968*/
/*1927*/          OPC_MoveChild, 0,
/*1929*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1932*/          OPC_RecordChild0, // #0 = $b
/*1933*/          OPC_CheckChild1Integer, 16, 
/*1935*/          OPC_CheckChild1Type, MVT::i32,
/*1937*/          OPC_MoveParent,
/*1938*/          OPC_RecordChild1, // #1 = $a
/*1939*/          OPC_MoveChild, 1,
/*1941*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1943*/          OPC_MoveParent,
/*1944*/          OPC_MoveParent,
/*1945*/          OPC_RecordChild1, // #2 = $acc
/*1946*/          OPC_CheckType, MVT::i32,
/*1948*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1950*/          OPC_EmitInteger, MVT::i32, 14, 
/*1953*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1956*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1968*/        0, /*End of Scope*/
/*1969*/      /*Scope*/ 107|128,1/*235*/, /*->2206*/
/*1971*/        OPC_RecordChild0, // #0 = $Rn
/*1972*/        OPC_MoveChild, 1,
/*1974*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1977*/        OPC_MoveChild, 0,
/*1979*/        OPC_SwitchOpcode /*2 cases */, 7|128,1/*135*/, TARGET_VAL(ISD::ROTR),// ->2119
/*1984*/          OPC_RecordChild0, // #1 = $Rm
/*1985*/          OPC_RecordChild1, // #2 = $rot
/*1986*/          OPC_MoveChild, 1,
/*1988*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1991*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*1993*/          OPC_CheckType, MVT::i32,
/*1995*/          OPC_MoveParent,
/*1996*/          OPC_MoveParent,
/*1997*/          OPC_MoveChild, 1,
/*1999*/          OPC_Scope, 58, /*->2059*/ // 2 children in Scope
/*2001*/            OPC_CheckValueType, MVT::i8,
/*2003*/            OPC_MoveParent,
/*2004*/            OPC_MoveParent,
/*2005*/            OPC_Scope, 25, /*->2032*/ // 2 children in Scope
/*2007*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2009*/              OPC_EmitConvertToTarget, 2,
/*2011*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2014*/              OPC_EmitInteger, MVT::i32, 14, 
/*2017*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2020*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2032*/            /*Scope*/ 25, /*->2058*/
/*2033*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2035*/              OPC_EmitConvertToTarget, 2,
/*2037*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2040*/              OPC_EmitInteger, MVT::i32, 14, 
/*2043*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2046*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2058*/            0, /*End of Scope*/
/*2059*/          /*Scope*/ 58, /*->2118*/
/*2060*/            OPC_CheckValueType, MVT::i16,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_Scope, 25, /*->2091*/ // 2 children in Scope
/*2066*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2068*/              OPC_EmitConvertToTarget, 2,
/*2070*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2073*/              OPC_EmitInteger, MVT::i32, 14, 
/*2076*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2079*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2091*/            /*Scope*/ 25, /*->2117*/
/*2092*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2094*/              OPC_EmitConvertToTarget, 2,
/*2096*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2099*/              OPC_EmitInteger, MVT::i32, 14, 
/*2102*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2105*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2117*/            0, /*End of Scope*/
/*2118*/          0, /*End of Scope*/
/*2119*/        /*SwitchOpcode*/ 83, TARGET_VAL(ISD::SRL),// ->2205
/*2122*/          OPC_RecordChild0, // #1 = $Rm
/*2123*/          OPC_RecordChild1, // #2 = $rot
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2129*/          OPC_CheckType, MVT::i32,
/*2131*/          OPC_Scope, 35, /*->2168*/ // 2 children in Scope
/*2133*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2135*/            OPC_MoveParent,
/*2136*/            OPC_MoveParent,
/*2137*/            OPC_MoveChild, 1,
/*2139*/            OPC_CheckValueType, MVT::i8,
/*2141*/            OPC_MoveParent,
/*2142*/            OPC_MoveParent,
/*2143*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2145*/            OPC_EmitConvertToTarget, 2,
/*2147*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2150*/            OPC_EmitInteger, MVT::i32, 14, 
/*2153*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2156*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2168*/          /*Scope*/ 35, /*->2204*/
/*2169*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2171*/            OPC_MoveParent,
/*2172*/            OPC_MoveParent,
/*2173*/            OPC_MoveChild, 1,
/*2175*/            OPC_CheckValueType, MVT::i16,
/*2177*/            OPC_MoveParent,
/*2178*/            OPC_MoveParent,
/*2179*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2181*/            OPC_EmitConvertToTarget, 2,
/*2183*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2186*/            OPC_EmitInteger, MVT::i32, 14, 
/*2189*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2192*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2204*/          0, /*End of Scope*/
/*2205*/        0, // EndSwitchOpcode
/*2206*/      /*Scope*/ 110|128,1/*238*/, /*->2446*/
/*2208*/        OPC_MoveChild, 0,
/*2210*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2213*/        OPC_MoveChild, 0,
/*2215*/        OPC_SwitchOpcode /*2 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::ROTR),// ->2357
/*2220*/          OPC_RecordChild0, // #0 = $Rm
/*2221*/          OPC_RecordChild1, // #1 = $rot
/*2222*/          OPC_MoveChild, 1,
/*2224*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2227*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2229*/          OPC_CheckType, MVT::i32,
/*2231*/          OPC_MoveParent,
/*2232*/          OPC_MoveParent,
/*2233*/          OPC_MoveChild, 1,
/*2235*/          OPC_Scope, 59, /*->2296*/ // 2 children in Scope
/*2237*/            OPC_CheckValueType, MVT::i8,
/*2239*/            OPC_MoveParent,
/*2240*/            OPC_MoveParent,
/*2241*/            OPC_RecordChild1, // #2 = $Rn
/*2242*/            OPC_Scope, 25, /*->2269*/ // 2 children in Scope
/*2244*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2246*/              OPC_EmitConvertToTarget, 1,
/*2248*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2251*/              OPC_EmitInteger, MVT::i32, 14, 
/*2254*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2257*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2269*/            /*Scope*/ 25, /*->2295*/
/*2270*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2272*/              OPC_EmitConvertToTarget, 1,
/*2274*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2277*/              OPC_EmitInteger, MVT::i32, 14, 
/*2280*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2283*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2295*/            0, /*End of Scope*/
/*2296*/          /*Scope*/ 59, /*->2356*/
/*2297*/            OPC_CheckValueType, MVT::i16,
/*2299*/            OPC_MoveParent,
/*2300*/            OPC_MoveParent,
/*2301*/            OPC_RecordChild1, // #2 = $Rn
/*2302*/            OPC_Scope, 25, /*->2329*/ // 2 children in Scope
/*2304*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2306*/              OPC_EmitConvertToTarget, 1,
/*2308*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2311*/              OPC_EmitInteger, MVT::i32, 14, 
/*2314*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2317*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2329*/            /*Scope*/ 25, /*->2355*/
/*2330*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2332*/              OPC_EmitConvertToTarget, 1,
/*2334*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2337*/              OPC_EmitInteger, MVT::i32, 14, 
/*2340*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2343*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2355*/            0, /*End of Scope*/
/*2356*/          0, /*End of Scope*/
/*2357*/        /*SwitchOpcode*/ 85, TARGET_VAL(ISD::SRL),// ->2445
/*2360*/          OPC_RecordChild0, // #0 = $Rm
/*2361*/          OPC_RecordChild1, // #1 = $rot
/*2362*/          OPC_MoveChild, 1,
/*2364*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2367*/          OPC_CheckType, MVT::i32,
/*2369*/          OPC_Scope, 36, /*->2407*/ // 2 children in Scope
/*2371*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2373*/            OPC_MoveParent,
/*2374*/            OPC_MoveParent,
/*2375*/            OPC_MoveChild, 1,
/*2377*/            OPC_CheckValueType, MVT::i8,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveParent,
/*2381*/            OPC_RecordChild1, // #2 = $Rn
/*2382*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2384*/            OPC_EmitConvertToTarget, 1,
/*2386*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2389*/            OPC_EmitInteger, MVT::i32, 14, 
/*2392*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2407*/          /*Scope*/ 36, /*->2444*/
/*2408*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2410*/            OPC_MoveParent,
/*2411*/            OPC_MoveParent,
/*2412*/            OPC_MoveChild, 1,
/*2414*/            OPC_CheckValueType, MVT::i16,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_RecordChild1, // #2 = $Rn
/*2419*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2421*/            OPC_EmitConvertToTarget, 1,
/*2423*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2426*/            OPC_EmitInteger, MVT::i32, 14, 
/*2429*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2432*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2444*/          0, /*End of Scope*/
/*2445*/        0, // EndSwitchOpcode
/*2446*/      /*Scope*/ 70|128,1/*198*/, /*->2646*/
/*2448*/        OPC_RecordChild0, // #0 = $Rn
/*2449*/        OPC_Scope, 30, /*->2481*/ // 5 children in Scope
/*2451*/          OPC_RecordChild1, // #1 = $shift
/*2452*/          OPC_CheckType, MVT::i32,
/*2454*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2456*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*2459*/          OPC_EmitInteger, MVT::i32, 14, 
/*2462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2465*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2468*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2481*/        /*Scope*/ 50, /*->2532*/
/*2482*/          OPC_MoveChild, 1,
/*2484*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2487*/          OPC_MoveChild, 0,
/*2489*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2492*/          OPC_RecordChild0, // #1 = $Rn
/*2493*/          OPC_MoveChild, 1,
/*2495*/          OPC_CheckValueType, MVT::i16,
/*2497*/          OPC_MoveParent,
/*2498*/          OPC_MoveParent,
/*2499*/          OPC_MoveChild, 1,
/*2501*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2504*/          OPC_RecordChild0, // #2 = $Rm
/*2505*/          OPC_MoveChild, 1,
/*2507*/          OPC_CheckValueType, MVT::i16,
/*2509*/          OPC_MoveParent,
/*2510*/          OPC_MoveParent,
/*2511*/          OPC_MoveParent,
/*2512*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2514*/          OPC_EmitInteger, MVT::i32, 14, 
/*2517*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2520*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2532*/        /*Scope*/ 30, /*->2563*/
/*2533*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*2534*/          OPC_CheckType, MVT::i32,
/*2536*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2538*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*2541*/          OPC_EmitInteger, MVT::i32, 14, 
/*2544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2563*/        /*Scope*/ 50, /*->2614*/
/*2564*/          OPC_MoveChild, 1,
/*2566*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2569*/          OPC_MoveChild, 0,
/*2571*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2574*/          OPC_RecordChild0, // #1 = $Rn
/*2575*/          OPC_MoveChild, 1,
/*2577*/          OPC_CheckValueType, MVT::i16,
/*2579*/          OPC_MoveParent,
/*2580*/          OPC_MoveParent,
/*2581*/          OPC_MoveChild, 1,
/*2583*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2586*/          OPC_RecordChild0, // #2 = $Rm
/*2587*/          OPC_MoveChild, 1,
/*2589*/          OPC_CheckValueType, MVT::i16,
/*2591*/          OPC_MoveParent,
/*2592*/          OPC_MoveParent,
/*2593*/          OPC_MoveParent,
/*2594*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*2596*/          OPC_EmitInteger, MVT::i32, 14, 
/*2599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2602*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2614*/        /*Scope*/ 30, /*->2645*/
/*2615*/          OPC_RecordChild1, // #1 = $Rn
/*2616*/          OPC_CheckType, MVT::i32,
/*2618*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2620*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*2623*/          OPC_EmitInteger, MVT::i32, 14, 
/*2626*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2629*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2632*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2645*/        0, /*End of Scope*/
/*2646*/      /*Scope*/ 51, /*->2698*/
/*2647*/        OPC_MoveChild, 0,
/*2649*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2652*/        OPC_MoveChild, 0,
/*2654*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2657*/        OPC_RecordChild0, // #0 = $Rn
/*2658*/        OPC_MoveChild, 1,
/*2660*/        OPC_CheckValueType, MVT::i16,
/*2662*/        OPC_MoveParent,
/*2663*/        OPC_MoveParent,
/*2664*/        OPC_MoveChild, 1,
/*2666*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2669*/        OPC_RecordChild0, // #1 = $Rm
/*2670*/        OPC_MoveChild, 1,
/*2672*/        OPC_CheckValueType, MVT::i16,
/*2674*/        OPC_MoveParent,
/*2675*/        OPC_MoveParent,
/*2676*/        OPC_MoveParent,
/*2677*/        OPC_RecordChild1, // #2 = $Ra
/*2678*/        OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2680*/        OPC_EmitInteger, MVT::i32, 14, 
/*2683*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2686*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2698*/      /*Scope*/ 31, /*->2730*/
/*2699*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*2700*/        OPC_RecordChild1, // #1 = $Rn
/*2701*/        OPC_CheckType, MVT::i32,
/*2703*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2705*/        OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*2708*/        OPC_EmitInteger, MVT::i32, 14, 
/*2711*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2714*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2717*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2730*/      /*Scope*/ 51, /*->2782*/
/*2731*/        OPC_MoveChild, 0,
/*2733*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2736*/        OPC_MoveChild, 0,
/*2738*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2741*/        OPC_RecordChild0, // #0 = $Rn
/*2742*/        OPC_MoveChild, 1,
/*2744*/        OPC_CheckValueType, MVT::i16,
/*2746*/        OPC_MoveParent,
/*2747*/        OPC_MoveParent,
/*2748*/        OPC_MoveChild, 1,
/*2750*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2753*/        OPC_RecordChild0, // #1 = $Rm
/*2754*/        OPC_MoveChild, 1,
/*2756*/        OPC_CheckValueType, MVT::i16,
/*2758*/        OPC_MoveParent,
/*2759*/        OPC_MoveParent,
/*2760*/        OPC_MoveParent,
/*2761*/        OPC_RecordChild1, // #2 = $Ra
/*2762*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*2764*/        OPC_EmitInteger, MVT::i32, 14, 
/*2767*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2770*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2782*/      /*Scope*/ 84, /*->2867*/
/*2783*/        OPC_RecordChild0, // #0 = $acc
/*2784*/        OPC_Scope, 40, /*->2826*/ // 2 children in Scope
/*2786*/          OPC_MoveChild, 1,
/*2788*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2791*/          OPC_RecordChild0, // #1 = $a
/*2792*/          OPC_MoveChild, 0,
/*2794*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2796*/          OPC_MoveParent,
/*2797*/          OPC_RecordChild1, // #2 = $b
/*2798*/          OPC_MoveChild, 1,
/*2800*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2802*/          OPC_MoveParent,
/*2803*/          OPC_MoveParent,
/*2804*/          OPC_CheckType, MVT::i32,
/*2806*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2808*/          OPC_EmitInteger, MVT::i32, 14, 
/*2811*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2814*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2826*/        /*Scope*/ 39, /*->2866*/
/*2827*/          OPC_RecordChild1, // #1 = $imm
/*2828*/          OPC_MoveChild, 1,
/*2830*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2833*/          OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*2835*/          OPC_MoveParent,
/*2836*/          OPC_CheckType, MVT::i32,
/*2838*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2840*/          OPC_EmitConvertToTarget, 1,
/*2842*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2845*/          OPC_EmitInteger, MVT::i32, 14, 
/*2848*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2854*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*2866*/        0, /*End of Scope*/
/*2867*/      /*Scope*/ 41, /*->2909*/
/*2868*/        OPC_MoveChild, 0,
/*2870*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2873*/        OPC_RecordChild0, // #0 = $a
/*2874*/        OPC_MoveChild, 0,
/*2876*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2878*/        OPC_MoveParent,
/*2879*/        OPC_RecordChild1, // #1 = $b
/*2880*/        OPC_MoveChild, 1,
/*2882*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2884*/        OPC_MoveParent,
/*2885*/        OPC_MoveParent,
/*2886*/        OPC_RecordChild1, // #2 = $acc
/*2887*/        OPC_CheckType, MVT::i32,
/*2889*/        OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2891*/        OPC_EmitInteger, MVT::i32, 14, 
/*2894*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2897*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2909*/      /*Scope*/ 40|128,3/*424*/, /*->3335*/
/*2911*/        OPC_RecordChild0, // #0 = $Rn
/*2912*/        OPC_RecordChild1, // #1 = $imm
/*2913*/        OPC_MoveChild, 1,
/*2915*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2918*/        OPC_Scope, 30, /*->2950*/ // 11 children in Scope
/*2920*/          OPC_CheckPredicate, 4, // Predicate_mod_imm
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2927*/          OPC_EmitConvertToTarget, 1,
/*2929*/          OPC_EmitInteger, MVT::i32, 14, 
/*2932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2935*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2938*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2950*/        /*Scope*/ 33, /*->2984*/
/*2951*/          OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*2953*/          OPC_MoveParent,
/*2954*/          OPC_CheckType, MVT::i32,
/*2956*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2958*/          OPC_EmitConvertToTarget, 1,
/*2960*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2963*/          OPC_EmitInteger, MVT::i32, 14, 
/*2966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2969*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2972*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*2984*/        /*Scope*/ 30, /*->3015*/
/*2985*/          OPC_CheckPredicate, 6, // Predicate_imm0_7
/*2987*/          OPC_MoveParent,
/*2988*/          OPC_CheckType, MVT::i32,
/*2990*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2992*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2995*/          OPC_EmitConvertToTarget, 1,
/*2997*/          OPC_EmitInteger, MVT::i32, 14, 
/*3000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*3015*/        /*Scope*/ 30, /*->3046*/
/*3016*/          OPC_CheckPredicate, 7, // Predicate_imm8_255
/*3018*/          OPC_MoveParent,
/*3019*/          OPC_CheckType, MVT::i32,
/*3021*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3023*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3026*/          OPC_EmitConvertToTarget, 1,
/*3028*/          OPC_EmitInteger, MVT::i32, 14, 
/*3031*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3034*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*3046*/        /*Scope*/ 33, /*->3080*/
/*3047*/          OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*3049*/          OPC_MoveParent,
/*3050*/          OPC_CheckType, MVT::i32,
/*3052*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3054*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3057*/          OPC_EmitConvertToTarget, 1,
/*3059*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3062*/          OPC_EmitInteger, MVT::i32, 14, 
/*3065*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3068*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*3080*/        /*Scope*/ 33, /*->3114*/
/*3081*/          OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*3083*/          OPC_MoveParent,
/*3084*/          OPC_CheckType, MVT::i32,
/*3086*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3088*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3091*/          OPC_EmitConvertToTarget, 1,
/*3093*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3096*/          OPC_EmitInteger, MVT::i32, 14, 
/*3099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3102*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*3114*/        /*Scope*/ 30, /*->3145*/
/*3115*/          OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*3117*/          OPC_MoveParent,
/*3118*/          OPC_CheckType, MVT::i32,
/*3120*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3122*/          OPC_EmitConvertToTarget, 1,
/*3124*/          OPC_EmitInteger, MVT::i32, 14, 
/*3127*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3133*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*3145*/        /*Scope*/ 26, /*->3172*/
/*3146*/          OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*3148*/          OPC_MoveParent,
/*3149*/          OPC_CheckType, MVT::i32,
/*3151*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3153*/          OPC_EmitConvertToTarget, 1,
/*3155*/          OPC_EmitInteger, MVT::i32, 14, 
/*3158*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3161*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*3172*/        /*Scope*/ 33, /*->3206*/
/*3173*/          OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*3175*/          OPC_MoveParent,
/*3176*/          OPC_CheckType, MVT::i32,
/*3178*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3180*/          OPC_EmitConvertToTarget, 1,
/*3182*/          OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*3185*/          OPC_EmitInteger, MVT::i32, 14, 
/*3188*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3194*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*3206*/        /*Scope*/ 29, /*->3236*/
/*3207*/          OPC_CheckPredicate, 13, // Predicate_imm0_4095_neg
/*3209*/          OPC_MoveParent,
/*3210*/          OPC_CheckType, MVT::i32,
/*3212*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3214*/          OPC_EmitConvertToTarget, 1,
/*3216*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3219*/          OPC_EmitInteger, MVT::i32, 14, 
/*3222*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3225*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*3236*/        /*Scope*/ 97, /*->3334*/
/*3237*/          OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*3239*/          OPC_MoveParent,
/*3240*/          OPC_CheckType, MVT::i32,
/*3242*/          OPC_Scope, 44, /*->3288*/ // 2 children in Scope
/*3244*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*3246*/            OPC_EmitConvertToTarget, 1,
/*3248*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3251*/            OPC_EmitInteger, MVT::i32, 14, 
/*3254*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3257*/            OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3267*/            OPC_EmitInteger, MVT::i32, 14, 
/*3270*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3273*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3276*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3288*/          /*Scope*/ 44, /*->3333*/
/*3289*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3291*/            OPC_EmitConvertToTarget, 1,
/*3293*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3296*/            OPC_EmitInteger, MVT::i32, 14, 
/*3299*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3302*/            OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3312*/            OPC_EmitInteger, MVT::i32, 14, 
/*3315*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3318*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3321*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3333*/          0, /*End of Scope*/
/*3334*/        0, /*End of Scope*/
/*3335*/      /*Scope*/ 94, /*->3430*/
/*3336*/        OPC_MoveChild, 0,
/*3338*/        OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::MUL),// ->3400
/*3342*/          OPC_RecordChild0, // #0 = $Rn
/*3343*/          OPC_RecordChild1, // #1 = $Rm
/*3344*/          OPC_MoveParent,
/*3345*/          OPC_RecordChild1, // #2 = $Ra
/*3346*/          OPC_CheckType, MVT::i32,
/*3348*/          OPC_Scope, 24, /*->3374*/ // 2 children in Scope
/*3350*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3352*/            OPC_EmitInteger, MVT::i32, 14, 
/*3355*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3358*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3361*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3374*/          /*Scope*/ 24, /*->3399*/
/*3375*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3377*/            OPC_EmitInteger, MVT::i32, 14, 
/*3380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3383*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3386*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3399*/          0, /*End of Scope*/
/*3400*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3429
/*3403*/          OPC_RecordChild0, // #0 = $Rn
/*3404*/          OPC_RecordChild1, // #1 = $Rm
/*3405*/          OPC_MoveParent,
/*3406*/          OPC_RecordChild1, // #2 = $Ra
/*3407*/          OPC_CheckType, MVT::i32,
/*3409*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3411*/          OPC_EmitInteger, MVT::i32, 14, 
/*3414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3429*/        0, // EndSwitchOpcode
/*3430*/      /*Scope*/ 67, /*->3498*/
/*3431*/        OPC_RecordChild0, // #0 = $Rn
/*3432*/        OPC_MoveChild, 1,
/*3434*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3437*/        OPC_RecordChild0, // #1 = $Rm
/*3438*/        OPC_MoveChild, 1,
/*3440*/        OPC_Scope, 27, /*->3469*/ // 2 children in Scope
/*3442*/          OPC_CheckValueType, MVT::i8,
/*3444*/          OPC_MoveParent,
/*3445*/          OPC_MoveParent,
/*3446*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3448*/          OPC_EmitInteger, MVT::i32, 0, 
/*3451*/          OPC_EmitInteger, MVT::i32, 14, 
/*3454*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3457*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3469*/        /*Scope*/ 27, /*->3497*/
/*3470*/          OPC_CheckValueType, MVT::i16,
/*3472*/          OPC_MoveParent,
/*3473*/          OPC_MoveParent,
/*3474*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3476*/          OPC_EmitInteger, MVT::i32, 0, 
/*3479*/          OPC_EmitInteger, MVT::i32, 14, 
/*3482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3497*/        0, /*End of Scope*/
/*3498*/      /*Scope*/ 62, /*->3561*/
/*3499*/        OPC_MoveChild, 0,
/*3501*/        OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::MUL),// ->3531
/*3505*/          OPC_RecordChild0, // #0 = $Rn
/*3506*/          OPC_RecordChild1, // #1 = $Rm
/*3507*/          OPC_MoveParent,
/*3508*/          OPC_RecordChild1, // #2 = $Ra
/*3509*/          OPC_CheckType, MVT::i32,
/*3511*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3513*/          OPC_EmitInteger, MVT::i32, 14, 
/*3516*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3519*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3531*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3560
/*3534*/          OPC_RecordChild0, // #0 = $Rm
/*3535*/          OPC_RecordChild1, // #1 = $Rn
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_RecordChild1, // #2 = $Ra
/*3538*/          OPC_CheckType, MVT::i32,
/*3540*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3542*/          OPC_EmitInteger, MVT::i32, 14, 
/*3545*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3548*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3560*/        0, // EndSwitchOpcode
/*3561*/      /*Scope*/ 74|128,1/*202*/, /*->3765*/
/*3563*/        OPC_RecordChild0, // #0 = $Rn
/*3564*/        OPC_MoveChild, 1,
/*3566*/        OPC_SwitchOpcode /*3 cases */, 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->3631
/*3570*/          OPC_RecordChild0, // #1 = $Rm
/*3571*/          OPC_MoveChild, 1,
/*3573*/          OPC_Scope, 27, /*->3602*/ // 2 children in Scope
/*3575*/            OPC_CheckValueType, MVT::i8,
/*3577*/            OPC_MoveParent,
/*3578*/            OPC_MoveParent,
/*3579*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3581*/            OPC_EmitInteger, MVT::i32, 0, 
/*3584*/            OPC_EmitInteger, MVT::i32, 14, 
/*3587*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3602*/          /*Scope*/ 27, /*->3630*/
/*3603*/            OPC_CheckValueType, MVT::i16,
/*3605*/            OPC_MoveParent,
/*3606*/            OPC_MoveParent,
/*3607*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3609*/            OPC_EmitInteger, MVT::i32, 0, 
/*3612*/            OPC_EmitInteger, MVT::i32, 14, 
/*3615*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3618*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3630*/          0, /*End of Scope*/
/*3631*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::MUL),// ->3712
/*3634*/          OPC_RecordChild0, // #1 = $Rn
/*3635*/          OPC_RecordChild1, // #2 = $Rm
/*3636*/          OPC_MoveParent,
/*3637*/          OPC_CheckType, MVT::i32,
/*3639*/          OPC_Scope, 24, /*->3665*/ // 3 children in Scope
/*3641*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3643*/            OPC_EmitInteger, MVT::i32, 14, 
/*3646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3649*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3652*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3665*/          /*Scope*/ 24, /*->3690*/
/*3666*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3668*/            OPC_EmitInteger, MVT::i32, 14, 
/*3671*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3674*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3677*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3690*/          /*Scope*/ 20, /*->3711*/
/*3691*/            OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3693*/            OPC_EmitInteger, MVT::i32, 14, 
/*3696*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3711*/          0, /*End of Scope*/
/*3712*/        /*SwitchOpcode*/ 49, TARGET_VAL(ISD::MULHS),// ->3764
/*3715*/          OPC_RecordChild0, // #1 = $Rn
/*3716*/          OPC_RecordChild1, // #2 = $Rm
/*3717*/          OPC_MoveParent,
/*3718*/          OPC_CheckType, MVT::i32,
/*3720*/          OPC_Scope, 20, /*->3742*/ // 2 children in Scope
/*3722*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3724*/            OPC_EmitInteger, MVT::i32, 14, 
/*3727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3742*/          /*Scope*/ 20, /*->3763*/
/*3743*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3745*/            OPC_EmitInteger, MVT::i32, 14, 
/*3748*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3751*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3763*/          0, /*End of Scope*/
/*3764*/        0, // EndSwitchOpcode
/*3765*/      /*Scope*/ 122, /*->3888*/
/*3766*/        OPC_MoveChild, 0,
/*3768*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3771*/        OPC_RecordChild0, // #0 = $Rm
/*3772*/        OPC_MoveChild, 1,
/*3774*/        OPC_Scope, 55, /*->3831*/ // 2 children in Scope
/*3776*/          OPC_CheckValueType, MVT::i8,
/*3778*/          OPC_MoveParent,
/*3779*/          OPC_MoveParent,
/*3780*/          OPC_RecordChild1, // #1 = $Rn
/*3781*/          OPC_Scope, 23, /*->3806*/ // 2 children in Scope
/*3783*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3785*/            OPC_EmitInteger, MVT::i32, 0, 
/*3788*/            OPC_EmitInteger, MVT::i32, 14, 
/*3791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3806*/          /*Scope*/ 23, /*->3830*/
/*3807*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3809*/            OPC_EmitInteger, MVT::i32, 0, 
/*3812*/            OPC_EmitInteger, MVT::i32, 14, 
/*3815*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3818*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3830*/          0, /*End of Scope*/
/*3831*/        /*Scope*/ 55, /*->3887*/
/*3832*/          OPC_CheckValueType, MVT::i16,
/*3834*/          OPC_MoveParent,
/*3835*/          OPC_MoveParent,
/*3836*/          OPC_RecordChild1, // #1 = $Rn
/*3837*/          OPC_Scope, 23, /*->3862*/ // 2 children in Scope
/*3839*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3841*/            OPC_EmitInteger, MVT::i32, 0, 
/*3844*/            OPC_EmitInteger, MVT::i32, 14, 
/*3847*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3850*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3862*/          /*Scope*/ 23, /*->3886*/
/*3863*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3865*/            OPC_EmitInteger, MVT::i32, 0, 
/*3868*/            OPC_EmitInteger, MVT::i32, 14, 
/*3871*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3874*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3886*/          0, /*End of Scope*/
/*3887*/        0, /*End of Scope*/
/*3888*/      /*Scope*/ 55|128,2/*311*/, /*->4201*/
/*3890*/        OPC_RecordChild0, // #0 = $Rn
/*3891*/        OPC_Scope, 93, /*->3986*/ // 2 children in Scope
/*3893*/          OPC_RecordChild1, // #1 = $Rm
/*3894*/          OPC_CheckType, MVT::i32,
/*3896*/          OPC_Scope, 23, /*->3921*/ // 3 children in Scope
/*3898*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3900*/            OPC_EmitInteger, MVT::i32, 14, 
/*3903*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3909*/            OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*3921*/          /*Scope*/ 23, /*->3945*/
/*3922*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3924*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3927*/            OPC_EmitInteger, MVT::i32, 14, 
/*3930*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3933*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*3945*/          /*Scope*/ 39, /*->3985*/
/*3946*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3948*/            OPC_EmitInteger, MVT::i32, 14, 
/*3951*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3957*/            OPC_Scope, 12, /*->3971*/ // 2 children in Scope
/*3959*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3971*/            /*Scope*/ 12, /*->3984*/
/*3972*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3984*/            0, /*End of Scope*/
/*3985*/          0, /*End of Scope*/
/*3986*/        /*Scope*/ 84|128,1/*212*/, /*->4200*/
/*3988*/          OPC_MoveChild, 1,
/*3990*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3993*/          OPC_MoveChild, 0,
/*3995*/          OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3998*/          OPC_Scope, 99, /*->4099*/ // 2 children in Scope
/*4000*/            OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*4003*/            OPC_RecordChild1, // #1 = $Vn
/*4004*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4036
/*4007*/              OPC_CheckChild1Type, MVT::v8i8,
/*4009*/              OPC_RecordChild2, // #2 = $Vm
/*4010*/              OPC_CheckChild2Type, MVT::v8i8,
/*4012*/              OPC_MoveParent,
/*4013*/              OPC_MoveParent,
/*4014*/              OPC_CheckType, MVT::v8i16,
/*4016*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4018*/              OPC_EmitInteger, MVT::i32, 14, 
/*4021*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4024*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 255:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4036*/            /*SwitchType*/ 29, MVT::v4i16,// ->4067
/*4038*/              OPC_CheckChild1Type, MVT::v4i16,
/*4040*/              OPC_RecordChild2, // #2 = $Vm
/*4041*/              OPC_CheckChild2Type, MVT::v4i16,
/*4043*/              OPC_MoveParent,
/*4044*/              OPC_MoveParent,
/*4045*/              OPC_CheckType, MVT::v4i32,
/*4047*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4049*/              OPC_EmitInteger, MVT::i32, 14, 
/*4052*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4055*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 255:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4067*/            /*SwitchType*/ 29, MVT::v2i32,// ->4098
/*4069*/              OPC_CheckChild1Type, MVT::v2i32,
/*4071*/              OPC_RecordChild2, // #2 = $Vm
/*4072*/              OPC_CheckChild2Type, MVT::v2i32,
/*4074*/              OPC_MoveParent,
/*4075*/              OPC_MoveParent,
/*4076*/              OPC_CheckType, MVT::v2i64,
/*4078*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4080*/              OPC_EmitInteger, MVT::i32, 14, 
/*4083*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4086*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 255:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4098*/            0, // EndSwitchType
/*4099*/          /*Scope*/ 99, /*->4199*/
/*4100*/            OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*4103*/            OPC_RecordChild1, // #1 = $Vn
/*4104*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4136
/*4107*/              OPC_CheckChild1Type, MVT::v8i8,
/*4109*/              OPC_RecordChild2, // #2 = $Vm
/*4110*/              OPC_CheckChild2Type, MVT::v8i8,
/*4112*/              OPC_MoveParent,
/*4113*/              OPC_MoveParent,
/*4114*/              OPC_CheckType, MVT::v8i16,
/*4116*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4118*/              OPC_EmitInteger, MVT::i32, 14, 
/*4121*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4124*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 256:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4136*/            /*SwitchType*/ 29, MVT::v4i16,// ->4167
/*4138*/              OPC_CheckChild1Type, MVT::v4i16,
/*4140*/              OPC_RecordChild2, // #2 = $Vm
/*4141*/              OPC_CheckChild2Type, MVT::v4i16,
/*4143*/              OPC_MoveParent,
/*4144*/              OPC_MoveParent,
/*4145*/              OPC_CheckType, MVT::v4i32,
/*4147*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4149*/              OPC_EmitInteger, MVT::i32, 14, 
/*4152*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4155*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 256:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4167*/            /*SwitchType*/ 29, MVT::v2i32,// ->4198
/*4169*/              OPC_CheckChild1Type, MVT::v2i32,
/*4171*/              OPC_RecordChild2, // #2 = $Vm
/*4172*/              OPC_CheckChild2Type, MVT::v2i32,
/*4174*/              OPC_MoveParent,
/*4175*/              OPC_MoveParent,
/*4176*/              OPC_CheckType, MVT::v2i64,
/*4178*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4180*/              OPC_EmitInteger, MVT::i32, 14, 
/*4183*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4186*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 256:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4198*/            0, // EndSwitchType
/*4199*/          0, /*End of Scope*/
/*4200*/        0, /*End of Scope*/
/*4201*/      /*Scope*/ 90|128,1/*218*/, /*->4421*/
/*4203*/        OPC_MoveChild, 0,
/*4205*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4208*/        OPC_MoveChild, 0,
/*4210*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4213*/        OPC_Scope, 102, /*->4317*/ // 2 children in Scope
/*4215*/          OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*4218*/          OPC_RecordChild1, // #0 = $Vn
/*4219*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->4252
/*4222*/            OPC_CheckChild1Type, MVT::v8i8,
/*4224*/            OPC_RecordChild2, // #1 = $Vm
/*4225*/            OPC_CheckChild2Type, MVT::v8i8,
/*4227*/            OPC_MoveParent,
/*4228*/            OPC_MoveParent,
/*4229*/            OPC_RecordChild1, // #2 = $src1
/*4230*/            OPC_CheckType, MVT::v8i16,
/*4232*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4234*/            OPC_EmitInteger, MVT::i32, 14, 
/*4237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 255:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4252*/          /*SwitchType*/ 30, MVT::v4i16,// ->4284
/*4254*/            OPC_CheckChild1Type, MVT::v4i16,
/*4256*/            OPC_RecordChild2, // #1 = $Vm
/*4257*/            OPC_CheckChild2Type, MVT::v4i16,
/*4259*/            OPC_MoveParent,
/*4260*/            OPC_MoveParent,
/*4261*/            OPC_RecordChild1, // #2 = $src1
/*4262*/            OPC_CheckType, MVT::v4i32,
/*4264*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4266*/            OPC_EmitInteger, MVT::i32, 14, 
/*4269*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4272*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 255:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4284*/          /*SwitchType*/ 30, MVT::v2i32,// ->4316
/*4286*/            OPC_CheckChild1Type, MVT::v2i32,
/*4288*/            OPC_RecordChild2, // #1 = $Vm
/*4289*/            OPC_CheckChild2Type, MVT::v2i32,
/*4291*/            OPC_MoveParent,
/*4292*/            OPC_MoveParent,
/*4293*/            OPC_RecordChild1, // #2 = $src1
/*4294*/            OPC_CheckType, MVT::v2i64,
/*4296*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4298*/            OPC_EmitInteger, MVT::i32, 14, 
/*4301*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4304*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 255:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4316*/          0, // EndSwitchType
/*4317*/        /*Scope*/ 102, /*->4420*/
/*4318*/          OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*4321*/          OPC_RecordChild1, // #0 = $Vn
/*4322*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->4355
/*4325*/            OPC_CheckChild1Type, MVT::v8i8,
/*4327*/            OPC_RecordChild2, // #1 = $Vm
/*4328*/            OPC_CheckChild2Type, MVT::v8i8,
/*4330*/            OPC_MoveParent,
/*4331*/            OPC_MoveParent,
/*4332*/            OPC_RecordChild1, // #2 = $src1
/*4333*/            OPC_CheckType, MVT::v8i16,
/*4335*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4337*/            OPC_EmitInteger, MVT::i32, 14, 
/*4340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 256:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4355*/          /*SwitchType*/ 30, MVT::v4i16,// ->4387
/*4357*/            OPC_CheckChild1Type, MVT::v4i16,
/*4359*/            OPC_RecordChild2, // #1 = $Vm
/*4360*/            OPC_CheckChild2Type, MVT::v4i16,
/*4362*/            OPC_MoveParent,
/*4363*/            OPC_MoveParent,
/*4364*/            OPC_RecordChild1, // #2 = $src1
/*4365*/            OPC_CheckType, MVT::v4i32,
/*4367*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4369*/            OPC_EmitInteger, MVT::i32, 14, 
/*4372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4375*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 256:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4387*/          /*SwitchType*/ 30, MVT::v2i32,// ->4419
/*4389*/            OPC_CheckChild1Type, MVT::v2i32,
/*4391*/            OPC_RecordChild2, // #1 = $Vm
/*4392*/            OPC_CheckChild2Type, MVT::v2i32,
/*4394*/            OPC_MoveParent,
/*4395*/            OPC_MoveParent,
/*4396*/            OPC_RecordChild1, // #2 = $src1
/*4397*/            OPC_CheckType, MVT::v2i64,
/*4399*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4401*/            OPC_EmitInteger, MVT::i32, 14, 
/*4404*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4407*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 256:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4419*/          0, // EndSwitchType
/*4420*/        0, /*End of Scope*/
/*4421*/      /*Scope*/ 2|128,3/*386*/, /*->4809*/
/*4423*/        OPC_RecordChild0, // #0 = $src1
/*4424*/        OPC_MoveChild, 1,
/*4426*/        OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/, TARGET_VAL(ISD::MUL),// ->4616
/*4431*/          OPC_Scope, 9|128,1/*137*/, /*->4571*/ // 2 children in Scope
/*4434*/            OPC_RecordChild0, // #1 = $Vn
/*4435*/            OPC_MoveChild, 1,
/*4437*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4440*/            OPC_RecordChild0, // #2 = $Vm
/*4441*/            OPC_Scope, 63, /*->4506*/ // 2 children in Scope
/*4443*/              OPC_CheckChild0Type, MVT::v4i16,
/*4445*/              OPC_RecordChild1, // #3 = $lane
/*4446*/              OPC_MoveChild, 1,
/*4448*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4451*/              OPC_MoveParent,
/*4452*/              OPC_MoveParent,
/*4453*/              OPC_MoveParent,
/*4454*/              OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->4480
/*4457*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4459*/                OPC_EmitConvertToTarget, 3,
/*4461*/                OPC_EmitInteger, MVT::i32, 14, 
/*4464*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4467*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4480*/              /*SwitchType*/ 23, MVT::v8i16,// ->4505
/*4482*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4484*/                OPC_EmitConvertToTarget, 3,
/*4486*/                OPC_EmitInteger, MVT::i32, 14, 
/*4489*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4492*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4505*/              0, // EndSwitchType
/*4506*/            /*Scope*/ 63, /*->4570*/
/*4507*/              OPC_CheckChild0Type, MVT::v2i32,
/*4509*/              OPC_RecordChild1, // #3 = $lane
/*4510*/              OPC_MoveChild, 1,
/*4512*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4515*/              OPC_MoveParent,
/*4516*/              OPC_MoveParent,
/*4517*/              OPC_MoveParent,
/*4518*/              OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->4544
/*4521*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4523*/                OPC_EmitConvertToTarget, 3,
/*4525*/                OPC_EmitInteger, MVT::i32, 14, 
/*4528*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4531*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4544*/              /*SwitchType*/ 23, MVT::v4i32,// ->4569
/*4546*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4548*/                OPC_EmitConvertToTarget, 3,
/*4550*/                OPC_EmitInteger, MVT::i32, 14, 
/*4553*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4556*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4569*/              0, // EndSwitchType
/*4570*/            0, /*End of Scope*/
/*4571*/          /*Scope*/ 43, /*->4615*/
/*4572*/            OPC_MoveChild, 0,
/*4574*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4577*/            OPC_RecordChild0, // #1 = $Vm
/*4578*/            OPC_CheckChild0Type, MVT::v4i16,
/*4580*/            OPC_RecordChild1, // #2 = $lane
/*4581*/            OPC_MoveChild, 1,
/*4583*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4586*/            OPC_MoveParent,
/*4587*/            OPC_MoveParent,
/*4588*/            OPC_RecordChild1, // #3 = $Vn
/*4589*/            OPC_MoveParent,
/*4590*/            OPC_CheckType, MVT::v4i16,
/*4592*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4594*/            OPC_EmitConvertToTarget, 2,
/*4596*/            OPC_EmitInteger, MVT::i32, 14, 
/*4599*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4602*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4615*/          0, /*End of Scope*/
/*4616*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->4712
/*4619*/          OPC_RecordChild0, // #1 = $Vn
/*4620*/          OPC_Scope, 44, /*->4666*/ // 2 children in Scope
/*4622*/            OPC_CheckChild0Type, MVT::v4i16,
/*4624*/            OPC_MoveChild, 1,
/*4626*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4629*/            OPC_RecordChild0, // #2 = $Vm
/*4630*/            OPC_CheckChild0Type, MVT::v4i16,
/*4632*/            OPC_RecordChild1, // #3 = $lane
/*4633*/            OPC_MoveChild, 1,
/*4635*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4638*/            OPC_MoveParent,
/*4639*/            OPC_MoveParent,
/*4640*/            OPC_MoveParent,
/*4641*/            OPC_CheckType, MVT::v4i32,
/*4643*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4645*/            OPC_EmitConvertToTarget, 3,
/*4647*/            OPC_EmitInteger, MVT::i32, 14, 
/*4650*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4653*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4666*/          /*Scope*/ 44, /*->4711*/
/*4667*/            OPC_CheckChild0Type, MVT::v2i32,
/*4669*/            OPC_MoveChild, 1,
/*4671*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4674*/            OPC_RecordChild0, // #2 = $Vm
/*4675*/            OPC_CheckChild0Type, MVT::v2i32,
/*4677*/            OPC_RecordChild1, // #3 = $lane
/*4678*/            OPC_MoveChild, 1,
/*4680*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4683*/            OPC_MoveParent,
/*4684*/            OPC_MoveParent,
/*4685*/            OPC_MoveParent,
/*4686*/            OPC_CheckType, MVT::v2i64,
/*4688*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4690*/            OPC_EmitConvertToTarget, 3,
/*4692*/            OPC_EmitInteger, MVT::i32, 14, 
/*4695*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4698*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4711*/          0, /*End of Scope*/
/*4712*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->4808
/*4715*/          OPC_RecordChild0, // #1 = $Vn
/*4716*/          OPC_Scope, 44, /*->4762*/ // 2 children in Scope
/*4718*/            OPC_CheckChild0Type, MVT::v4i16,
/*4720*/            OPC_MoveChild, 1,
/*4722*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4725*/            OPC_RecordChild0, // #2 = $Vm
/*4726*/            OPC_CheckChild0Type, MVT::v4i16,
/*4728*/            OPC_RecordChild1, // #3 = $lane
/*4729*/            OPC_MoveChild, 1,
/*4731*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4734*/            OPC_MoveParent,
/*4735*/            OPC_MoveParent,
/*4736*/            OPC_MoveParent,
/*4737*/            OPC_CheckType, MVT::v4i32,
/*4739*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4741*/            OPC_EmitConvertToTarget, 3,
/*4743*/            OPC_EmitInteger, MVT::i32, 14, 
/*4746*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4749*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4762*/          /*Scope*/ 44, /*->4807*/
/*4763*/            OPC_CheckChild0Type, MVT::v2i32,
/*4765*/            OPC_MoveChild, 1,
/*4767*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4770*/            OPC_RecordChild0, // #2 = $Vm
/*4771*/            OPC_CheckChild0Type, MVT::v2i32,
/*4773*/            OPC_RecordChild1, // #3 = $lane
/*4774*/            OPC_MoveChild, 1,
/*4776*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4779*/            OPC_MoveParent,
/*4780*/            OPC_MoveParent,
/*4781*/            OPC_MoveParent,
/*4782*/            OPC_CheckType, MVT::v2i64,
/*4784*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4786*/            OPC_EmitConvertToTarget, 3,
/*4788*/            OPC_EmitInteger, MVT::i32, 14, 
/*4791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4807*/          0, /*End of Scope*/
/*4808*/        0, // EndSwitchOpcode
/*4809*/      /*Scope*/ 97, /*->4907*/
/*4810*/        OPC_MoveChild, 0,
/*4812*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4815*/        OPC_Scope, 44, /*->4861*/ // 2 children in Scope
/*4817*/          OPC_RecordChild0, // #0 = $Vn
/*4818*/          OPC_MoveChild, 1,
/*4820*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4823*/          OPC_RecordChild0, // #1 = $Vm
/*4824*/          OPC_CheckChild0Type, MVT::v4i16,
/*4826*/          OPC_RecordChild1, // #2 = $lane
/*4827*/          OPC_MoveChild, 1,
/*4829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4832*/          OPC_MoveParent,
/*4833*/          OPC_MoveParent,
/*4834*/          OPC_MoveParent,
/*4835*/          OPC_RecordChild1, // #3 = $src1
/*4836*/          OPC_CheckType, MVT::v4i16,
/*4838*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4840*/          OPC_EmitConvertToTarget, 2,
/*4842*/          OPC_EmitInteger, MVT::i32, 14, 
/*4845*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4848*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4861*/        /*Scope*/ 44, /*->4906*/
/*4862*/          OPC_MoveChild, 0,
/*4864*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4867*/          OPC_RecordChild0, // #0 = $Vm
/*4868*/          OPC_CheckChild0Type, MVT::v4i16,
/*4870*/          OPC_RecordChild1, // #1 = $lane
/*4871*/          OPC_MoveChild, 1,
/*4873*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4876*/          OPC_MoveParent,
/*4877*/          OPC_MoveParent,
/*4878*/          OPC_RecordChild1, // #2 = $Vn
/*4879*/          OPC_MoveParent,
/*4880*/          OPC_RecordChild1, // #3 = $src1
/*4881*/          OPC_CheckType, MVT::v4i16,
/*4883*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4885*/          OPC_EmitConvertToTarget, 1,
/*4887*/          OPC_EmitInteger, MVT::i32, 14, 
/*4890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4906*/        0, /*End of Scope*/
/*4907*/      /*Scope*/ 49, /*->4957*/
/*4908*/        OPC_RecordChild0, // #0 = $src1
/*4909*/        OPC_MoveChild, 1,
/*4911*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4914*/        OPC_MoveChild, 0,
/*4916*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4919*/        OPC_RecordChild0, // #1 = $Vm
/*4920*/        OPC_CheckChild0Type, MVT::v2i32,
/*4922*/        OPC_RecordChild1, // #2 = $lane
/*4923*/        OPC_MoveChild, 1,
/*4925*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4928*/        OPC_MoveParent,
/*4929*/        OPC_MoveParent,
/*4930*/        OPC_RecordChild1, // #3 = $Vn
/*4931*/        OPC_MoveParent,
/*4932*/        OPC_CheckType, MVT::v2i32,
/*4934*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4936*/        OPC_EmitConvertToTarget, 2,
/*4938*/        OPC_EmitInteger, MVT::i32, 14, 
/*4941*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4944*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4957*/      /*Scope*/ 97, /*->5055*/
/*4958*/        OPC_MoveChild, 0,
/*4960*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4963*/        OPC_Scope, 44, /*->5009*/ // 2 children in Scope
/*4965*/          OPC_RecordChild0, // #0 = $Vn
/*4966*/          OPC_MoveChild, 1,
/*4968*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4971*/          OPC_RecordChild0, // #1 = $Vm
/*4972*/          OPC_CheckChild0Type, MVT::v2i32,
/*4974*/          OPC_RecordChild1, // #2 = $lane
/*4975*/          OPC_MoveChild, 1,
/*4977*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4980*/          OPC_MoveParent,
/*4981*/          OPC_MoveParent,
/*4982*/          OPC_MoveParent,
/*4983*/          OPC_RecordChild1, // #3 = $src1
/*4984*/          OPC_CheckType, MVT::v2i32,
/*4986*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4988*/          OPC_EmitConvertToTarget, 2,
/*4990*/          OPC_EmitInteger, MVT::i32, 14, 
/*4993*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4996*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5009*/        /*Scope*/ 44, /*->5054*/
/*5010*/          OPC_MoveChild, 0,
/*5012*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5015*/          OPC_RecordChild0, // #0 = $Vm
/*5016*/          OPC_CheckChild0Type, MVT::v2i32,
/*5018*/          OPC_RecordChild1, // #1 = $lane
/*5019*/          OPC_MoveChild, 1,
/*5021*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5024*/          OPC_MoveParent,
/*5025*/          OPC_MoveParent,
/*5026*/          OPC_RecordChild1, // #2 = $Vn
/*5027*/          OPC_MoveParent,
/*5028*/          OPC_RecordChild1, // #3 = $src1
/*5029*/          OPC_CheckType, MVT::v2i32,
/*5031*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5033*/          OPC_EmitConvertToTarget, 1,
/*5035*/          OPC_EmitInteger, MVT::i32, 14, 
/*5038*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5041*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5054*/        0, /*End of Scope*/
/*5055*/      /*Scope*/ 49, /*->5105*/
/*5056*/        OPC_RecordChild0, // #0 = $src1
/*5057*/        OPC_MoveChild, 1,
/*5059*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5062*/        OPC_MoveChild, 0,
/*5064*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5067*/        OPC_RecordChild0, // #1 = $Vm
/*5068*/        OPC_CheckChild0Type, MVT::v4i16,
/*5070*/        OPC_RecordChild1, // #2 = $lane
/*5071*/        OPC_MoveChild, 1,
/*5073*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5076*/        OPC_MoveParent,
/*5077*/        OPC_MoveParent,
/*5078*/        OPC_RecordChild1, // #3 = $Vn
/*5079*/        OPC_MoveParent,
/*5080*/        OPC_CheckType, MVT::v8i16,
/*5082*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5084*/        OPC_EmitConvertToTarget, 2,
/*5086*/        OPC_EmitInteger, MVT::i32, 14, 
/*5089*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5092*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5105*/      /*Scope*/ 97, /*->5203*/
/*5106*/        OPC_MoveChild, 0,
/*5108*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5111*/        OPC_Scope, 44, /*->5157*/ // 2 children in Scope
/*5113*/          OPC_RecordChild0, // #0 = $Vn
/*5114*/          OPC_MoveChild, 1,
/*5116*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5119*/          OPC_RecordChild0, // #1 = $Vm
/*5120*/          OPC_CheckChild0Type, MVT::v4i16,
/*5122*/          OPC_RecordChild1, // #2 = $lane
/*5123*/          OPC_MoveChild, 1,
/*5125*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5128*/          OPC_MoveParent,
/*5129*/          OPC_MoveParent,
/*5130*/          OPC_MoveParent,
/*5131*/          OPC_RecordChild1, // #3 = $src1
/*5132*/          OPC_CheckType, MVT::v8i16,
/*5134*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5136*/          OPC_EmitConvertToTarget, 2,
/*5138*/          OPC_EmitInteger, MVT::i32, 14, 
/*5141*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5144*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5157*/        /*Scope*/ 44, /*->5202*/
/*5158*/          OPC_MoveChild, 0,
/*5160*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5163*/          OPC_RecordChild0, // #0 = $Vm
/*5164*/          OPC_CheckChild0Type, MVT::v4i16,
/*5166*/          OPC_RecordChild1, // #1 = $lane
/*5167*/          OPC_MoveChild, 1,
/*5169*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5172*/          OPC_MoveParent,
/*5173*/          OPC_MoveParent,
/*5174*/          OPC_RecordChild1, // #2 = $Vn
/*5175*/          OPC_MoveParent,
/*5176*/          OPC_RecordChild1, // #3 = $src1
/*5177*/          OPC_CheckType, MVT::v8i16,
/*5179*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5181*/          OPC_EmitConvertToTarget, 1,
/*5183*/          OPC_EmitInteger, MVT::i32, 14, 
/*5186*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5189*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5202*/        0, /*End of Scope*/
/*5203*/      /*Scope*/ 49, /*->5253*/
/*5204*/        OPC_RecordChild0, // #0 = $src1
/*5205*/        OPC_MoveChild, 1,
/*5207*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5210*/        OPC_MoveChild, 0,
/*5212*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5215*/        OPC_RecordChild0, // #1 = $Vm
/*5216*/        OPC_CheckChild0Type, MVT::v2i32,
/*5218*/        OPC_RecordChild1, // #2 = $lane
/*5219*/        OPC_MoveChild, 1,
/*5221*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5224*/        OPC_MoveParent,
/*5225*/        OPC_MoveParent,
/*5226*/        OPC_RecordChild1, // #3 = $Vn
/*5227*/        OPC_MoveParent,
/*5228*/        OPC_CheckType, MVT::v4i32,
/*5230*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5232*/        OPC_EmitConvertToTarget, 2,
/*5234*/        OPC_EmitInteger, MVT::i32, 14, 
/*5237*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5240*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5253*/      /*Scope*/ 39|128,2/*295*/, /*->5550*/
/*5255*/        OPC_MoveChild, 0,
/*5257*/        OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ISD::MUL),// ->5353
/*5261*/          OPC_Scope, 44, /*->5307*/ // 2 children in Scope
/*5263*/            OPC_RecordChild0, // #0 = $Vn
/*5264*/            OPC_MoveChild, 1,
/*5266*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5269*/            OPC_RecordChild0, // #1 = $Vm
/*5270*/            OPC_CheckChild0Type, MVT::v2i32,
/*5272*/            OPC_RecordChild1, // #2 = $lane
/*5273*/            OPC_MoveChild, 1,
/*5275*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5278*/            OPC_MoveParent,
/*5279*/            OPC_MoveParent,
/*5280*/            OPC_MoveParent,
/*5281*/            OPC_RecordChild1, // #3 = $src1
/*5282*/            OPC_CheckType, MVT::v4i32,
/*5284*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5286*/            OPC_EmitConvertToTarget, 2,
/*5288*/            OPC_EmitInteger, MVT::i32, 14, 
/*5291*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5294*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5307*/          /*Scope*/ 44, /*->5352*/
/*5308*/            OPC_MoveChild, 0,
/*5310*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5313*/            OPC_RecordChild0, // #0 = $Vm
/*5314*/            OPC_CheckChild0Type, MVT::v2i32,
/*5316*/            OPC_RecordChild1, // #1 = $lane
/*5317*/            OPC_MoveChild, 1,
/*5319*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5322*/            OPC_MoveParent,
/*5323*/            OPC_MoveParent,
/*5324*/            OPC_RecordChild1, // #2 = $Vn
/*5325*/            OPC_MoveParent,
/*5326*/            OPC_RecordChild1, // #3 = $src1
/*5327*/            OPC_CheckType, MVT::v4i32,
/*5329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5331*/            OPC_EmitConvertToTarget, 1,
/*5333*/            OPC_EmitInteger, MVT::i32, 14, 
/*5336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5352*/          0, /*End of Scope*/
/*5353*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLs),// ->5451
/*5356*/          OPC_RecordChild0, // #0 = $Vn
/*5357*/          OPC_Scope, 45, /*->5404*/ // 2 children in Scope
/*5359*/            OPC_CheckChild0Type, MVT::v4i16,
/*5361*/            OPC_MoveChild, 1,
/*5363*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5366*/            OPC_RecordChild0, // #1 = $Vm
/*5367*/            OPC_CheckChild0Type, MVT::v4i16,
/*5369*/            OPC_RecordChild1, // #2 = $lane
/*5370*/            OPC_MoveChild, 1,
/*5372*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5375*/            OPC_MoveParent,
/*5376*/            OPC_MoveParent,
/*5377*/            OPC_MoveParent,
/*5378*/            OPC_RecordChild1, // #3 = $src1
/*5379*/            OPC_CheckType, MVT::v4i32,
/*5381*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5383*/            OPC_EmitConvertToTarget, 2,
/*5385*/            OPC_EmitInteger, MVT::i32, 14, 
/*5388*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5391*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5404*/          /*Scope*/ 45, /*->5450*/
/*5405*/            OPC_CheckChild0Type, MVT::v2i32,
/*5407*/            OPC_MoveChild, 1,
/*5409*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5412*/            OPC_RecordChild0, // #1 = $Vm
/*5413*/            OPC_CheckChild0Type, MVT::v2i32,
/*5415*/            OPC_RecordChild1, // #2 = $lane
/*5416*/            OPC_MoveChild, 1,
/*5418*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5421*/            OPC_MoveParent,
/*5422*/            OPC_MoveParent,
/*5423*/            OPC_MoveParent,
/*5424*/            OPC_RecordChild1, // #3 = $src1
/*5425*/            OPC_CheckType, MVT::v2i64,
/*5427*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5429*/            OPC_EmitConvertToTarget, 2,
/*5431*/            OPC_EmitInteger, MVT::i32, 14, 
/*5434*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5437*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5450*/          0, /*End of Scope*/
/*5451*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLu),// ->5549
/*5454*/          OPC_RecordChild0, // #0 = $Vn
/*5455*/          OPC_Scope, 45, /*->5502*/ // 2 children in Scope
/*5457*/            OPC_CheckChild0Type, MVT::v4i16,
/*5459*/            OPC_MoveChild, 1,
/*5461*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5464*/            OPC_RecordChild0, // #1 = $Vm
/*5465*/            OPC_CheckChild0Type, MVT::v4i16,
/*5467*/            OPC_RecordChild1, // #2 = $lane
/*5468*/            OPC_MoveChild, 1,
/*5470*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5473*/            OPC_MoveParent,
/*5474*/            OPC_MoveParent,
/*5475*/            OPC_MoveParent,
/*5476*/            OPC_RecordChild1, // #3 = $src1
/*5477*/            OPC_CheckType, MVT::v4i32,
/*5479*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5481*/            OPC_EmitConvertToTarget, 2,
/*5483*/            OPC_EmitInteger, MVT::i32, 14, 
/*5486*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5489*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5502*/          /*Scope*/ 45, /*->5548*/
/*5503*/            OPC_CheckChild0Type, MVT::v2i32,
/*5505*/            OPC_MoveChild, 1,
/*5507*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5510*/            OPC_RecordChild0, // #1 = $Vm
/*5511*/            OPC_CheckChild0Type, MVT::v2i32,
/*5513*/            OPC_RecordChild1, // #2 = $lane
/*5514*/            OPC_MoveChild, 1,
/*5516*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5519*/            OPC_MoveParent,
/*5520*/            OPC_MoveParent,
/*5521*/            OPC_MoveParent,
/*5522*/            OPC_RecordChild1, // #3 = $src1
/*5523*/            OPC_CheckType, MVT::v2i64,
/*5525*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5527*/            OPC_EmitConvertToTarget, 2,
/*5529*/            OPC_EmitInteger, MVT::i32, 14, 
/*5532*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5535*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5548*/          0, /*End of Scope*/
/*5549*/        0, // EndSwitchOpcode
/*5550*/      /*Scope*/ 53|128,1/*181*/, /*->5733*/
/*5552*/        OPC_RecordChild0, // #0 = $src1
/*5553*/        OPC_MoveChild, 1,
/*5555*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5558*/        OPC_Scope, 113, /*->5673*/ // 2 children in Scope
/*5560*/          OPC_RecordChild0, // #1 = $src2
/*5561*/          OPC_MoveChild, 1,
/*5563*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5566*/          OPC_RecordChild0, // #2 = $src3
/*5567*/          OPC_Scope, 51, /*->5620*/ // 2 children in Scope
/*5569*/            OPC_CheckChild0Type, MVT::v8i16,
/*5571*/            OPC_RecordChild1, // #3 = $lane
/*5572*/            OPC_MoveChild, 1,
/*5574*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5577*/            OPC_MoveParent,
/*5578*/            OPC_MoveParent,
/*5579*/            OPC_MoveParent,
/*5580*/            OPC_CheckType, MVT::v8i16,
/*5582*/            OPC_EmitConvertToTarget, 3,
/*5584*/            OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5587*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5596*/            OPC_EmitConvertToTarget, 3,
/*5598*/            OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5601*/            OPC_EmitInteger, MVT::i32, 14, 
/*5604*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5607*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5620*/          /*Scope*/ 51, /*->5672*/
/*5621*/            OPC_CheckChild0Type, MVT::v4i32,
/*5623*/            OPC_RecordChild1, // #3 = $lane
/*5624*/            OPC_MoveChild, 1,
/*5626*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveParent,
/*5632*/            OPC_CheckType, MVT::v4i32,
/*5634*/            OPC_EmitConvertToTarget, 3,
/*5636*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5639*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5648*/            OPC_EmitConvertToTarget, 3,
/*5650*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5653*/            OPC_EmitInteger, MVT::i32, 14, 
/*5656*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5659*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5672*/          0, /*End of Scope*/
/*5673*/        /*Scope*/ 58, /*->5732*/
/*5674*/          OPC_MoveChild, 0,
/*5676*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5679*/          OPC_RecordChild0, // #1 = $src3
/*5680*/          OPC_CheckChild0Type, MVT::v8i16,
/*5682*/          OPC_RecordChild1, // #2 = $lane
/*5683*/          OPC_MoveChild, 1,
/*5685*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5688*/          OPC_MoveParent,
/*5689*/          OPC_MoveParent,
/*5690*/          OPC_RecordChild1, // #3 = $src2
/*5691*/          OPC_MoveParent,
/*5692*/          OPC_CheckType, MVT::v8i16,
/*5694*/          OPC_EmitConvertToTarget, 2,
/*5696*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5699*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5708*/          OPC_EmitConvertToTarget, 2,
/*5710*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5713*/          OPC_EmitInteger, MVT::i32, 14, 
/*5716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5719*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5732*/        0, /*End of Scope*/
/*5733*/      /*Scope*/ 127, /*->5861*/
/*5734*/        OPC_MoveChild, 0,
/*5736*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5739*/        OPC_Scope, 59, /*->5800*/ // 2 children in Scope
/*5741*/          OPC_RecordChild0, // #0 = $src2
/*5742*/          OPC_MoveChild, 1,
/*5744*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5747*/          OPC_RecordChild0, // #1 = $src3
/*5748*/          OPC_CheckChild0Type, MVT::v8i16,
/*5750*/          OPC_RecordChild1, // #2 = $lane
/*5751*/          OPC_MoveChild, 1,
/*5753*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5756*/          OPC_MoveParent,
/*5757*/          OPC_MoveParent,
/*5758*/          OPC_MoveParent,
/*5759*/          OPC_RecordChild1, // #3 = $src1
/*5760*/          OPC_CheckType, MVT::v8i16,
/*5762*/          OPC_EmitConvertToTarget, 2,
/*5764*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5767*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5776*/          OPC_EmitConvertToTarget, 2,
/*5778*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5781*/          OPC_EmitInteger, MVT::i32, 14, 
/*5784*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5787*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5800*/        /*Scope*/ 59, /*->5860*/
/*5801*/          OPC_MoveChild, 0,
/*5803*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5806*/          OPC_RecordChild0, // #0 = $src3
/*5807*/          OPC_CheckChild0Type, MVT::v8i16,
/*5809*/          OPC_RecordChild1, // #1 = $lane
/*5810*/          OPC_MoveChild, 1,
/*5812*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5815*/          OPC_MoveParent,
/*5816*/          OPC_MoveParent,
/*5817*/          OPC_RecordChild1, // #2 = $src2
/*5818*/          OPC_MoveParent,
/*5819*/          OPC_RecordChild1, // #3 = $src1
/*5820*/          OPC_CheckType, MVT::v8i16,
/*5822*/          OPC_EmitConvertToTarget, 1,
/*5824*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5827*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5836*/          OPC_EmitConvertToTarget, 1,
/*5838*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5841*/          OPC_EmitInteger, MVT::i32, 14, 
/*5844*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5847*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5860*/        0, /*End of Scope*/
/*5861*/      /*Scope*/ 64, /*->5926*/
/*5862*/        OPC_RecordChild0, // #0 = $src1
/*5863*/        OPC_MoveChild, 1,
/*5865*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5868*/        OPC_MoveChild, 0,
/*5870*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5873*/        OPC_RecordChild0, // #1 = $src3
/*5874*/        OPC_CheckChild0Type, MVT::v4i32,
/*5876*/        OPC_RecordChild1, // #2 = $lane
/*5877*/        OPC_MoveChild, 1,
/*5879*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5882*/        OPC_MoveParent,
/*5883*/        OPC_MoveParent,
/*5884*/        OPC_RecordChild1, // #3 = $src2
/*5885*/        OPC_MoveParent,
/*5886*/        OPC_CheckType, MVT::v4i32,
/*5888*/        OPC_EmitConvertToTarget, 2,
/*5890*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5893*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5902*/        OPC_EmitConvertToTarget, 2,
/*5904*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5907*/        OPC_EmitInteger, MVT::i32, 14, 
/*5910*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5913*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5926*/      /*Scope*/ 127, /*->6054*/
/*5927*/        OPC_MoveChild, 0,
/*5929*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5932*/        OPC_Scope, 59, /*->5993*/ // 2 children in Scope
/*5934*/          OPC_RecordChild0, // #0 = $src2
/*5935*/          OPC_MoveChild, 1,
/*5937*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5940*/          OPC_RecordChild0, // #1 = $src3
/*5941*/          OPC_CheckChild0Type, MVT::v4i32,
/*5943*/          OPC_RecordChild1, // #2 = $lane
/*5944*/          OPC_MoveChild, 1,
/*5946*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5949*/          OPC_MoveParent,
/*5950*/          OPC_MoveParent,
/*5951*/          OPC_MoveParent,
/*5952*/          OPC_RecordChild1, // #3 = $src1
/*5953*/          OPC_CheckType, MVT::v4i32,
/*5955*/          OPC_EmitConvertToTarget, 2,
/*5957*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5960*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5969*/          OPC_EmitConvertToTarget, 2,
/*5971*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5974*/          OPC_EmitInteger, MVT::i32, 14, 
/*5977*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5980*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5993*/        /*Scope*/ 59, /*->6053*/
/*5994*/          OPC_MoveChild, 0,
/*5996*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5999*/          OPC_RecordChild0, // #0 = $src3
/*6000*/          OPC_CheckChild0Type, MVT::v4i32,
/*6002*/          OPC_RecordChild1, // #1 = $lane
/*6003*/          OPC_MoveChild, 1,
/*6005*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6008*/          OPC_MoveParent,
/*6009*/          OPC_MoveParent,
/*6010*/          OPC_RecordChild1, // #2 = $src2
/*6011*/          OPC_MoveParent,
/*6012*/          OPC_RecordChild1, // #3 = $src1
/*6013*/          OPC_CheckType, MVT::v4i32,
/*6015*/          OPC_EmitConvertToTarget, 1,
/*6017*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6020*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*6029*/          OPC_EmitConvertToTarget, 1,
/*6031*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6034*/          OPC_EmitInteger, MVT::i32, 14, 
/*6037*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6040*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6053*/        0, /*End of Scope*/
/*6054*/      /*Scope*/ 116|128,2/*372*/, /*->6428*/
/*6056*/        OPC_RecordChild0, // #0 = $src1
/*6057*/        OPC_MoveChild, 1,
/*6059*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*6062*/        OPC_Scope, 52|128,1/*180*/, /*->6245*/ // 2 children in Scope
/*6065*/          OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*6068*/          OPC_RecordChild1, // #1 = $Vn
/*6069*/          OPC_Scope, 28, /*->6099*/ // 6 children in Scope
/*6071*/            OPC_CheckChild1Type, MVT::v8i8,
/*6073*/            OPC_RecordChild2, // #2 = $Vm
/*6074*/            OPC_CheckChild2Type, MVT::v8i8,
/*6076*/            OPC_MoveParent,
/*6077*/            OPC_CheckType, MVT::v8i8,
/*6079*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6081*/            OPC_EmitInteger, MVT::i32, 14, 
/*6084*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6087*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 255:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6099*/          /*Scope*/ 28, /*->6128*/
/*6100*/            OPC_CheckChild1Type, MVT::v4i16,
/*6102*/            OPC_RecordChild2, // #2 = $Vm
/*6103*/            OPC_CheckChild2Type, MVT::v4i16,
/*6105*/            OPC_MoveParent,
/*6106*/            OPC_CheckType, MVT::v4i16,
/*6108*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6110*/            OPC_EmitInteger, MVT::i32, 14, 
/*6113*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6116*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 255:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6128*/          /*Scope*/ 28, /*->6157*/
/*6129*/            OPC_CheckChild1Type, MVT::v2i32,
/*6131*/            OPC_RecordChild2, // #2 = $Vm
/*6132*/            OPC_CheckChild2Type, MVT::v2i32,
/*6134*/            OPC_MoveParent,
/*6135*/            OPC_CheckType, MVT::v2i32,
/*6137*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6139*/            OPC_EmitInteger, MVT::i32, 14, 
/*6142*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6145*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 255:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6157*/          /*Scope*/ 28, /*->6186*/
/*6158*/            OPC_CheckChild1Type, MVT::v16i8,
/*6160*/            OPC_RecordChild2, // #2 = $Vm
/*6161*/            OPC_CheckChild2Type, MVT::v16i8,
/*6163*/            OPC_MoveParent,
/*6164*/            OPC_CheckType, MVT::v16i8,
/*6166*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6168*/            OPC_EmitInteger, MVT::i32, 14, 
/*6171*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6174*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 255:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6186*/          /*Scope*/ 28, /*->6215*/
/*6187*/            OPC_CheckChild1Type, MVT::v8i16,
/*6189*/            OPC_RecordChild2, // #2 = $Vm
/*6190*/            OPC_CheckChild2Type, MVT::v8i16,
/*6192*/            OPC_MoveParent,
/*6193*/            OPC_CheckType, MVT::v8i16,
/*6195*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6197*/            OPC_EmitInteger, MVT::i32, 14, 
/*6200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6203*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 255:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6215*/          /*Scope*/ 28, /*->6244*/
/*6216*/            OPC_CheckChild1Type, MVT::v4i32,
/*6218*/            OPC_RecordChild2, // #2 = $Vm
/*6219*/            OPC_CheckChild2Type, MVT::v4i32,
/*6221*/            OPC_MoveParent,
/*6222*/            OPC_CheckType, MVT::v4i32,
/*6224*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6226*/            OPC_EmitInteger, MVT::i32, 14, 
/*6229*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6232*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 255:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6244*/          0, /*End of Scope*/
/*6245*/        /*Scope*/ 52|128,1/*180*/, /*->6427*/
/*6247*/          OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*6250*/          OPC_RecordChild1, // #1 = $Vn
/*6251*/          OPC_Scope, 28, /*->6281*/ // 6 children in Scope
/*6253*/            OPC_CheckChild1Type, MVT::v8i8,
/*6255*/            OPC_RecordChild2, // #2 = $Vm
/*6256*/            OPC_CheckChild2Type, MVT::v8i8,
/*6258*/            OPC_MoveParent,
/*6259*/            OPC_CheckType, MVT::v8i8,
/*6261*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6263*/            OPC_EmitInteger, MVT::i32, 14, 
/*6266*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6269*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 256:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6281*/          /*Scope*/ 28, /*->6310*/
/*6282*/            OPC_CheckChild1Type, MVT::v4i16,
/*6284*/            OPC_RecordChild2, // #2 = $Vm
/*6285*/            OPC_CheckChild2Type, MVT::v4i16,
/*6287*/            OPC_MoveParent,
/*6288*/            OPC_CheckType, MVT::v4i16,
/*6290*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6292*/            OPC_EmitInteger, MVT::i32, 14, 
/*6295*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6298*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 256:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6310*/          /*Scope*/ 28, /*->6339*/
/*6311*/            OPC_CheckChild1Type, MVT::v2i32,
/*6313*/            OPC_RecordChild2, // #2 = $Vm
/*6314*/            OPC_CheckChild2Type, MVT::v2i32,
/*6316*/            OPC_MoveParent,
/*6317*/            OPC_CheckType, MVT::v2i32,
/*6319*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6321*/            OPC_EmitInteger, MVT::i32, 14, 
/*6324*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 256:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6339*/          /*Scope*/ 28, /*->6368*/
/*6340*/            OPC_CheckChild1Type, MVT::v16i8,
/*6342*/            OPC_RecordChild2, // #2 = $Vm
/*6343*/            OPC_CheckChild2Type, MVT::v16i8,
/*6345*/            OPC_MoveParent,
/*6346*/            OPC_CheckType, MVT::v16i8,
/*6348*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6350*/            OPC_EmitInteger, MVT::i32, 14, 
/*6353*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6356*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 256:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6368*/          /*Scope*/ 28, /*->6397*/
/*6369*/            OPC_CheckChild1Type, MVT::v8i16,
/*6371*/            OPC_RecordChild2, // #2 = $Vm
/*6372*/            OPC_CheckChild2Type, MVT::v8i16,
/*6374*/            OPC_MoveParent,
/*6375*/            OPC_CheckType, MVT::v8i16,
/*6377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6379*/            OPC_EmitInteger, MVT::i32, 14, 
/*6382*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6385*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 256:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6397*/          /*Scope*/ 28, /*->6426*/
/*6398*/            OPC_CheckChild1Type, MVT::v4i32,
/*6400*/            OPC_RecordChild2, // #2 = $Vm
/*6401*/            OPC_CheckChild2Type, MVT::v4i32,
/*6403*/            OPC_MoveParent,
/*6404*/            OPC_CheckType, MVT::v4i32,
/*6406*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6408*/            OPC_EmitInteger, MVT::i32, 14, 
/*6411*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6414*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 256:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6426*/          0, /*End of Scope*/
/*6427*/        0, /*End of Scope*/
/*6428*/      /*Scope*/ 90|128,4/*602*/, /*->7032*/
/*6430*/        OPC_MoveChild, 0,
/*6432*/        OPC_SwitchOpcode /*3 cases */, 122|128,2/*378*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->6815
/*6437*/          OPC_Scope, 58|128,1/*186*/, /*->6626*/ // 2 children in Scope
/*6440*/            OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*6443*/            OPC_RecordChild1, // #0 = $Vn
/*6444*/            OPC_Scope, 29, /*->6475*/ // 6 children in Scope
/*6446*/              OPC_CheckChild1Type, MVT::v8i8,
/*6448*/              OPC_RecordChild2, // #1 = $Vm
/*6449*/              OPC_CheckChild2Type, MVT::v8i8,
/*6451*/              OPC_MoveParent,
/*6452*/              OPC_RecordChild1, // #2 = $src1
/*6453*/              OPC_CheckType, MVT::v8i8,
/*6455*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6457*/              OPC_EmitInteger, MVT::i32, 14, 
/*6460*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6463*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 255:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6475*/            /*Scope*/ 29, /*->6505*/
/*6476*/              OPC_CheckChild1Type, MVT::v4i16,
/*6478*/              OPC_RecordChild2, // #1 = $Vm
/*6479*/              OPC_CheckChild2Type, MVT::v4i16,
/*6481*/              OPC_MoveParent,
/*6482*/              OPC_RecordChild1, // #2 = $src1
/*6483*/              OPC_CheckType, MVT::v4i16,
/*6485*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6487*/              OPC_EmitInteger, MVT::i32, 14, 
/*6490*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6493*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 255:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6505*/            /*Scope*/ 29, /*->6535*/
/*6506*/              OPC_CheckChild1Type, MVT::v2i32,
/*6508*/              OPC_RecordChild2, // #1 = $Vm
/*6509*/              OPC_CheckChild2Type, MVT::v2i32,
/*6511*/              OPC_MoveParent,
/*6512*/              OPC_RecordChild1, // #2 = $src1
/*6513*/              OPC_CheckType, MVT::v2i32,
/*6515*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6517*/              OPC_EmitInteger, MVT::i32, 14, 
/*6520*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6523*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 255:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6535*/            /*Scope*/ 29, /*->6565*/
/*6536*/              OPC_CheckChild1Type, MVT::v16i8,
/*6538*/              OPC_RecordChild2, // #1 = $Vm
/*6539*/              OPC_CheckChild2Type, MVT::v16i8,
/*6541*/              OPC_MoveParent,
/*6542*/              OPC_RecordChild1, // #2 = $src1
/*6543*/              OPC_CheckType, MVT::v16i8,
/*6545*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6547*/              OPC_EmitInteger, MVT::i32, 14, 
/*6550*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6553*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 255:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6565*/            /*Scope*/ 29, /*->6595*/
/*6566*/              OPC_CheckChild1Type, MVT::v8i16,
/*6568*/              OPC_RecordChild2, // #1 = $Vm
/*6569*/              OPC_CheckChild2Type, MVT::v8i16,
/*6571*/              OPC_MoveParent,
/*6572*/              OPC_RecordChild1, // #2 = $src1
/*6573*/              OPC_CheckType, MVT::v8i16,
/*6575*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6577*/              OPC_EmitInteger, MVT::i32, 14, 
/*6580*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6583*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 255:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6595*/            /*Scope*/ 29, /*->6625*/
/*6596*/              OPC_CheckChild1Type, MVT::v4i32,
/*6598*/              OPC_RecordChild2, // #1 = $Vm
/*6599*/              OPC_CheckChild2Type, MVT::v4i32,
/*6601*/              OPC_MoveParent,
/*6602*/              OPC_RecordChild1, // #2 = $src1
/*6603*/              OPC_CheckType, MVT::v4i32,
/*6605*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6607*/              OPC_EmitInteger, MVT::i32, 14, 
/*6610*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6613*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 255:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6625*/            0, /*End of Scope*/
/*6626*/          /*Scope*/ 58|128,1/*186*/, /*->6814*/
/*6628*/            OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*6631*/            OPC_RecordChild1, // #0 = $Vn
/*6632*/            OPC_Scope, 29, /*->6663*/ // 6 children in Scope
/*6634*/              OPC_CheckChild1Type, MVT::v8i8,
/*6636*/              OPC_RecordChild2, // #1 = $Vm
/*6637*/              OPC_CheckChild2Type, MVT::v8i8,
/*6639*/              OPC_MoveParent,
/*6640*/              OPC_RecordChild1, // #2 = $src1
/*6641*/              OPC_CheckType, MVT::v8i8,
/*6643*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6645*/              OPC_EmitInteger, MVT::i32, 14, 
/*6648*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6651*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 256:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6663*/            /*Scope*/ 29, /*->6693*/
/*6664*/              OPC_CheckChild1Type, MVT::v4i16,
/*6666*/              OPC_RecordChild2, // #1 = $Vm
/*6667*/              OPC_CheckChild2Type, MVT::v4i16,
/*6669*/              OPC_MoveParent,
/*6670*/              OPC_RecordChild1, // #2 = $src1
/*6671*/              OPC_CheckType, MVT::v4i16,
/*6673*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6675*/              OPC_EmitInteger, MVT::i32, 14, 
/*6678*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6681*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 256:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6693*/            /*Scope*/ 29, /*->6723*/
/*6694*/              OPC_CheckChild1Type, MVT::v2i32,
/*6696*/              OPC_RecordChild2, // #1 = $Vm
/*6697*/              OPC_CheckChild2Type, MVT::v2i32,
/*6699*/              OPC_MoveParent,
/*6700*/              OPC_RecordChild1, // #2 = $src1
/*6701*/              OPC_CheckType, MVT::v2i32,
/*6703*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6705*/              OPC_EmitInteger, MVT::i32, 14, 
/*6708*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6711*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 256:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6723*/            /*Scope*/ 29, /*->6753*/
/*6724*/              OPC_CheckChild1Type, MVT::v16i8,
/*6726*/              OPC_RecordChild2, // #1 = $Vm
/*6727*/              OPC_CheckChild2Type, MVT::v16i8,
/*6729*/              OPC_MoveParent,
/*6730*/              OPC_RecordChild1, // #2 = $src1
/*6731*/              OPC_CheckType, MVT::v16i8,
/*6733*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6735*/              OPC_EmitInteger, MVT::i32, 14, 
/*6738*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6741*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 256:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6753*/            /*Scope*/ 29, /*->6783*/
/*6754*/              OPC_CheckChild1Type, MVT::v8i16,
/*6756*/              OPC_RecordChild2, // #1 = $Vm
/*6757*/              OPC_CheckChild2Type, MVT::v8i16,
/*6759*/              OPC_MoveParent,
/*6760*/              OPC_RecordChild1, // #2 = $src1
/*6761*/              OPC_CheckType, MVT::v8i16,
/*6763*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6765*/              OPC_EmitInteger, MVT::i32, 14, 
/*6768*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6771*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 256:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6783*/            /*Scope*/ 29, /*->6813*/
/*6784*/              OPC_CheckChild1Type, MVT::v4i32,
/*6786*/              OPC_RecordChild2, // #1 = $Vm
/*6787*/              OPC_CheckChild2Type, MVT::v4i32,
/*6789*/              OPC_MoveParent,
/*6790*/              OPC_RecordChild1, // #2 = $src1
/*6791*/              OPC_CheckType, MVT::v4i32,
/*6793*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6795*/              OPC_EmitInteger, MVT::i32, 14, 
/*6798*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6801*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 256:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6813*/            0, /*End of Scope*/
/*6814*/          0, /*End of Scope*/
/*6815*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->6923
/*6818*/          OPC_RecordChild0, // #0 = $Vn
/*6819*/          OPC_Scope, 33, /*->6854*/ // 3 children in Scope
/*6821*/            OPC_CheckChild0Type, MVT::v8i8,
/*6823*/            OPC_MoveParent,
/*6824*/            OPC_MoveChild, 1,
/*6826*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6829*/            OPC_RecordChild0, // #1 = $Vm
/*6830*/            OPC_CheckChild0Type, MVT::v8i8,
/*6832*/            OPC_MoveParent,
/*6833*/            OPC_CheckType, MVT::v8i16,
/*6835*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6837*/            OPC_EmitInteger, MVT::i32, 14, 
/*6840*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6843*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6854*/          /*Scope*/ 33, /*->6888*/
/*6855*/            OPC_CheckChild0Type, MVT::v4i16,
/*6857*/            OPC_MoveParent,
/*6858*/            OPC_MoveChild, 1,
/*6860*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6863*/            OPC_RecordChild0, // #1 = $Vm
/*6864*/            OPC_CheckChild0Type, MVT::v4i16,
/*6866*/            OPC_MoveParent,
/*6867*/            OPC_CheckType, MVT::v4i32,
/*6869*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6871*/            OPC_EmitInteger, MVT::i32, 14, 
/*6874*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6877*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6888*/          /*Scope*/ 33, /*->6922*/
/*6889*/            OPC_CheckChild0Type, MVT::v2i32,
/*6891*/            OPC_MoveParent,
/*6892*/            OPC_MoveChild, 1,
/*6894*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6897*/            OPC_RecordChild0, // #1 = $Vm
/*6898*/            OPC_CheckChild0Type, MVT::v2i32,
/*6900*/            OPC_MoveParent,
/*6901*/            OPC_CheckType, MVT::v2i64,
/*6903*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6905*/            OPC_EmitInteger, MVT::i32, 14, 
/*6908*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6911*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6922*/          0, /*End of Scope*/
/*6923*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->7031
/*6926*/          OPC_RecordChild0, // #0 = $Vn
/*6927*/          OPC_Scope, 33, /*->6962*/ // 3 children in Scope
/*6929*/            OPC_CheckChild0Type, MVT::v8i8,
/*6931*/            OPC_MoveParent,
/*6932*/            OPC_MoveChild, 1,
/*6934*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6937*/            OPC_RecordChild0, // #1 = $Vm
/*6938*/            OPC_CheckChild0Type, MVT::v8i8,
/*6940*/            OPC_MoveParent,
/*6941*/            OPC_CheckType, MVT::v8i16,
/*6943*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6945*/            OPC_EmitInteger, MVT::i32, 14, 
/*6948*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6951*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6962*/          /*Scope*/ 33, /*->6996*/
/*6963*/            OPC_CheckChild0Type, MVT::v4i16,
/*6965*/            OPC_MoveParent,
/*6966*/            OPC_MoveChild, 1,
/*6968*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6971*/            OPC_RecordChild0, // #1 = $Vm
/*6972*/            OPC_CheckChild0Type, MVT::v4i16,
/*6974*/            OPC_MoveParent,
/*6975*/            OPC_CheckType, MVT::v4i32,
/*6977*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6979*/            OPC_EmitInteger, MVT::i32, 14, 
/*6982*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6985*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6996*/          /*Scope*/ 33, /*->7030*/
/*6997*/            OPC_CheckChild0Type, MVT::v2i32,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveChild, 1,
/*7002*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7005*/            OPC_RecordChild0, // #1 = $Vm
/*7006*/            OPC_CheckChild0Type, MVT::v2i32,
/*7008*/            OPC_MoveParent,
/*7009*/            OPC_CheckType, MVT::v2i64,
/*7011*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7013*/            OPC_EmitInteger, MVT::i32, 14, 
/*7016*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7019*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7030*/          0, /*End of Scope*/
/*7031*/        0, // EndSwitchOpcode
/*7032*/      /*Scope*/ 65|128,6/*833*/, /*->7867*/
/*7034*/        OPC_RecordChild0, // #0 = $src1
/*7035*/        OPC_MoveChild, 1,
/*7037*/        OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRs),// ->7245
/*7042*/          OPC_RecordChild0, // #1 = $Vm
/*7043*/          OPC_RecordChild1, // #2 = $SIMM
/*7044*/          OPC_MoveChild, 1,
/*7046*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7049*/          OPC_MoveParent,
/*7050*/          OPC_MoveParent,
/*7051*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7076
/*7054*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7056*/            OPC_EmitConvertToTarget, 2,
/*7058*/            OPC_EmitInteger, MVT::i32, 14, 
/*7061*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7064*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7076*/          /*SwitchType*/ 22, MVT::v4i16,// ->7100
/*7078*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7080*/            OPC_EmitConvertToTarget, 2,
/*7082*/            OPC_EmitInteger, MVT::i32, 14, 
/*7085*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7088*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7100*/          /*SwitchType*/ 22, MVT::v2i32,// ->7124
/*7102*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7104*/            OPC_EmitConvertToTarget, 2,
/*7106*/            OPC_EmitInteger, MVT::i32, 14, 
/*7109*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7112*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7124*/          /*SwitchType*/ 22, MVT::v1i64,// ->7148
/*7126*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7128*/            OPC_EmitConvertToTarget, 2,
/*7130*/            OPC_EmitInteger, MVT::i32, 14, 
/*7133*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7136*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7148*/          /*SwitchType*/ 22, MVT::v16i8,// ->7172
/*7150*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7152*/            OPC_EmitConvertToTarget, 2,
/*7154*/            OPC_EmitInteger, MVT::i32, 14, 
/*7157*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7160*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7172*/          /*SwitchType*/ 22, MVT::v8i16,// ->7196
/*7174*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7176*/            OPC_EmitConvertToTarget, 2,
/*7178*/            OPC_EmitInteger, MVT::i32, 14, 
/*7181*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7184*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7196*/          /*SwitchType*/ 22, MVT::v4i32,// ->7220
/*7198*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7200*/            OPC_EmitConvertToTarget, 2,
/*7202*/            OPC_EmitInteger, MVT::i32, 14, 
/*7205*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7208*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7220*/          /*SwitchType*/ 22, MVT::v2i64,// ->7244
/*7222*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7224*/            OPC_EmitConvertToTarget, 2,
/*7226*/            OPC_EmitInteger, MVT::i32, 14, 
/*7229*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7232*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7244*/          0, // EndSwitchType
/*7245*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRu),// ->7452
/*7249*/          OPC_RecordChild0, // #1 = $Vm
/*7250*/          OPC_RecordChild1, // #2 = $SIMM
/*7251*/          OPC_MoveChild, 1,
/*7253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7256*/          OPC_MoveParent,
/*7257*/          OPC_MoveParent,
/*7258*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7283
/*7261*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7263*/            OPC_EmitConvertToTarget, 2,
/*7265*/            OPC_EmitInteger, MVT::i32, 14, 
/*7268*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7271*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7283*/          /*SwitchType*/ 22, MVT::v4i16,// ->7307
/*7285*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7287*/            OPC_EmitConvertToTarget, 2,
/*7289*/            OPC_EmitInteger, MVT::i32, 14, 
/*7292*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7295*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7307*/          /*SwitchType*/ 22, MVT::v2i32,// ->7331
/*7309*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7311*/            OPC_EmitConvertToTarget, 2,
/*7313*/            OPC_EmitInteger, MVT::i32, 14, 
/*7316*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7319*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7331*/          /*SwitchType*/ 22, MVT::v1i64,// ->7355
/*7333*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7335*/            OPC_EmitConvertToTarget, 2,
/*7337*/            OPC_EmitInteger, MVT::i32, 14, 
/*7340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7355*/          /*SwitchType*/ 22, MVT::v16i8,// ->7379
/*7357*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7359*/            OPC_EmitConvertToTarget, 2,
/*7361*/            OPC_EmitInteger, MVT::i32, 14, 
/*7364*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7367*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7379*/          /*SwitchType*/ 22, MVT::v8i16,// ->7403
/*7381*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7383*/            OPC_EmitConvertToTarget, 2,
/*7385*/            OPC_EmitInteger, MVT::i32, 14, 
/*7388*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7391*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7403*/          /*SwitchType*/ 22, MVT::v4i32,// ->7427
/*7405*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7407*/            OPC_EmitConvertToTarget, 2,
/*7409*/            OPC_EmitInteger, MVT::i32, 14, 
/*7412*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7415*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7427*/          /*SwitchType*/ 22, MVT::v2i64,// ->7451
/*7429*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7431*/            OPC_EmitConvertToTarget, 2,
/*7433*/            OPC_EmitInteger, MVT::i32, 14, 
/*7436*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7439*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7451*/          0, // EndSwitchType
/*7452*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRs),// ->7659
/*7456*/          OPC_RecordChild0, // #1 = $Vm
/*7457*/          OPC_RecordChild1, // #2 = $SIMM
/*7458*/          OPC_MoveChild, 1,
/*7460*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7463*/          OPC_MoveParent,
/*7464*/          OPC_MoveParent,
/*7465*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7490
/*7468*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7470*/            OPC_EmitConvertToTarget, 2,
/*7472*/            OPC_EmitInteger, MVT::i32, 14, 
/*7475*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7478*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7490*/          /*SwitchType*/ 22, MVT::v4i16,// ->7514
/*7492*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7494*/            OPC_EmitConvertToTarget, 2,
/*7496*/            OPC_EmitInteger, MVT::i32, 14, 
/*7499*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7502*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7514*/          /*SwitchType*/ 22, MVT::v2i32,// ->7538
/*7516*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7518*/            OPC_EmitConvertToTarget, 2,
/*7520*/            OPC_EmitInteger, MVT::i32, 14, 
/*7523*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7526*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7538*/          /*SwitchType*/ 22, MVT::v1i64,// ->7562
/*7540*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7542*/            OPC_EmitConvertToTarget, 2,
/*7544*/            OPC_EmitInteger, MVT::i32, 14, 
/*7547*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7550*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7562*/          /*SwitchType*/ 22, MVT::v16i8,// ->7586
/*7564*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7566*/            OPC_EmitConvertToTarget, 2,
/*7568*/            OPC_EmitInteger, MVT::i32, 14, 
/*7571*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7574*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7586*/          /*SwitchType*/ 22, MVT::v8i16,// ->7610
/*7588*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7590*/            OPC_EmitConvertToTarget, 2,
/*7592*/            OPC_EmitInteger, MVT::i32, 14, 
/*7595*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7598*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7610*/          /*SwitchType*/ 22, MVT::v4i32,// ->7634
/*7612*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7614*/            OPC_EmitConvertToTarget, 2,
/*7616*/            OPC_EmitInteger, MVT::i32, 14, 
/*7619*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7622*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7634*/          /*SwitchType*/ 22, MVT::v2i64,// ->7658
/*7636*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7638*/            OPC_EmitConvertToTarget, 2,
/*7640*/            OPC_EmitInteger, MVT::i32, 14, 
/*7643*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7646*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7658*/          0, // EndSwitchType
/*7659*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRu),// ->7866
/*7663*/          OPC_RecordChild0, // #1 = $Vm
/*7664*/          OPC_RecordChild1, // #2 = $SIMM
/*7665*/          OPC_MoveChild, 1,
/*7667*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7670*/          OPC_MoveParent,
/*7671*/          OPC_MoveParent,
/*7672*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7697
/*7675*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7677*/            OPC_EmitConvertToTarget, 2,
/*7679*/            OPC_EmitInteger, MVT::i32, 14, 
/*7682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7697*/          /*SwitchType*/ 22, MVT::v4i16,// ->7721
/*7699*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7701*/            OPC_EmitConvertToTarget, 2,
/*7703*/            OPC_EmitInteger, MVT::i32, 14, 
/*7706*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7709*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7721*/          /*SwitchType*/ 22, MVT::v2i32,// ->7745
/*7723*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7725*/            OPC_EmitConvertToTarget, 2,
/*7727*/            OPC_EmitInteger, MVT::i32, 14, 
/*7730*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7733*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7745*/          /*SwitchType*/ 22, MVT::v1i64,// ->7769
/*7747*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7749*/            OPC_EmitConvertToTarget, 2,
/*7751*/            OPC_EmitInteger, MVT::i32, 14, 
/*7754*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7757*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7769*/          /*SwitchType*/ 22, MVT::v16i8,// ->7793
/*7771*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7773*/            OPC_EmitConvertToTarget, 2,
/*7775*/            OPC_EmitInteger, MVT::i32, 14, 
/*7778*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7781*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7793*/          /*SwitchType*/ 22, MVT::v8i16,// ->7817
/*7795*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7797*/            OPC_EmitConvertToTarget, 2,
/*7799*/            OPC_EmitInteger, MVT::i32, 14, 
/*7802*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7805*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7817*/          /*SwitchType*/ 22, MVT::v4i32,// ->7841
/*7819*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7821*/            OPC_EmitConvertToTarget, 2,
/*7823*/            OPC_EmitInteger, MVT::i32, 14, 
/*7826*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7829*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7841*/          /*SwitchType*/ 22, MVT::v2i64,// ->7865
/*7843*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7845*/            OPC_EmitConvertToTarget, 2,
/*7847*/            OPC_EmitInteger, MVT::i32, 14, 
/*7850*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7853*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7865*/          0, // EndSwitchType
/*7866*/        0, // EndSwitchOpcode
/*7867*/      /*Scope*/ 68|128,6/*836*/, /*->8705*/
/*7869*/        OPC_MoveChild, 0,
/*7871*/        OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRs),// ->8080
/*7876*/          OPC_RecordChild0, // #0 = $Vm
/*7877*/          OPC_RecordChild1, // #1 = $SIMM
/*7878*/          OPC_MoveChild, 1,
/*7880*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7883*/          OPC_MoveParent,
/*7884*/          OPC_MoveParent,
/*7885*/          OPC_RecordChild1, // #2 = $src1
/*7886*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7911
/*7889*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7891*/            OPC_EmitConvertToTarget, 1,
/*7893*/            OPC_EmitInteger, MVT::i32, 14, 
/*7896*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7899*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7911*/          /*SwitchType*/ 22, MVT::v4i16,// ->7935
/*7913*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7915*/            OPC_EmitConvertToTarget, 1,
/*7917*/            OPC_EmitInteger, MVT::i32, 14, 
/*7920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7923*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7935*/          /*SwitchType*/ 22, MVT::v2i32,// ->7959
/*7937*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7939*/            OPC_EmitConvertToTarget, 1,
/*7941*/            OPC_EmitInteger, MVT::i32, 14, 
/*7944*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7947*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7959*/          /*SwitchType*/ 22, MVT::v1i64,// ->7983
/*7961*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7963*/            OPC_EmitConvertToTarget, 1,
/*7965*/            OPC_EmitInteger, MVT::i32, 14, 
/*7968*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7971*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7983*/          /*SwitchType*/ 22, MVT::v16i8,// ->8007
/*7985*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7987*/            OPC_EmitConvertToTarget, 1,
/*7989*/            OPC_EmitInteger, MVT::i32, 14, 
/*7992*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7995*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8007*/          /*SwitchType*/ 22, MVT::v8i16,// ->8031
/*8009*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8011*/            OPC_EmitConvertToTarget, 1,
/*8013*/            OPC_EmitInteger, MVT::i32, 14, 
/*8016*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8019*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8031*/          /*SwitchType*/ 22, MVT::v4i32,// ->8055
/*8033*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8035*/            OPC_EmitConvertToTarget, 1,
/*8037*/            OPC_EmitInteger, MVT::i32, 14, 
/*8040*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8043*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8055*/          /*SwitchType*/ 22, MVT::v2i64,// ->8079
/*8057*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8059*/            OPC_EmitConvertToTarget, 1,
/*8061*/            OPC_EmitInteger, MVT::i32, 14, 
/*8064*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8067*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8079*/          0, // EndSwitchType
/*8080*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRu),// ->8288
/*8084*/          OPC_RecordChild0, // #0 = $Vm
/*8085*/          OPC_RecordChild1, // #1 = $SIMM
/*8086*/          OPC_MoveChild, 1,
/*8088*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8091*/          OPC_MoveParent,
/*8092*/          OPC_MoveParent,
/*8093*/          OPC_RecordChild1, // #2 = $src1
/*8094*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8119
/*8097*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8099*/            OPC_EmitConvertToTarget, 1,
/*8101*/            OPC_EmitInteger, MVT::i32, 14, 
/*8104*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8107*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8119*/          /*SwitchType*/ 22, MVT::v4i16,// ->8143
/*8121*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8123*/            OPC_EmitConvertToTarget, 1,
/*8125*/            OPC_EmitInteger, MVT::i32, 14, 
/*8128*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8131*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8143*/          /*SwitchType*/ 22, MVT::v2i32,// ->8167
/*8145*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8147*/            OPC_EmitConvertToTarget, 1,
/*8149*/            OPC_EmitInteger, MVT::i32, 14, 
/*8152*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8155*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8167*/          /*SwitchType*/ 22, MVT::v1i64,// ->8191
/*8169*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8171*/            OPC_EmitConvertToTarget, 1,
/*8173*/            OPC_EmitInteger, MVT::i32, 14, 
/*8176*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8179*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8191*/          /*SwitchType*/ 22, MVT::v16i8,// ->8215
/*8193*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8195*/            OPC_EmitConvertToTarget, 1,
/*8197*/            OPC_EmitInteger, MVT::i32, 14, 
/*8200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8203*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8215*/          /*SwitchType*/ 22, MVT::v8i16,// ->8239
/*8217*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8219*/            OPC_EmitConvertToTarget, 1,
/*8221*/            OPC_EmitInteger, MVT::i32, 14, 
/*8224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8239*/          /*SwitchType*/ 22, MVT::v4i32,// ->8263
/*8241*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8243*/            OPC_EmitConvertToTarget, 1,
/*8245*/            OPC_EmitInteger, MVT::i32, 14, 
/*8248*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8251*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8263*/          /*SwitchType*/ 22, MVT::v2i64,// ->8287
/*8265*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8267*/            OPC_EmitConvertToTarget, 1,
/*8269*/            OPC_EmitInteger, MVT::i32, 14, 
/*8272*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8275*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8287*/          0, // EndSwitchType
/*8288*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRs),// ->8496
/*8292*/          OPC_RecordChild0, // #0 = $Vm
/*8293*/          OPC_RecordChild1, // #1 = $SIMM
/*8294*/          OPC_MoveChild, 1,
/*8296*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8299*/          OPC_MoveParent,
/*8300*/          OPC_MoveParent,
/*8301*/          OPC_RecordChild1, // #2 = $src1
/*8302*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8327
/*8305*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8307*/            OPC_EmitConvertToTarget, 1,
/*8309*/            OPC_EmitInteger, MVT::i32, 14, 
/*8312*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8315*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8327*/          /*SwitchType*/ 22, MVT::v4i16,// ->8351
/*8329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8331*/            OPC_EmitConvertToTarget, 1,
/*8333*/            OPC_EmitInteger, MVT::i32, 14, 
/*8336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8351*/          /*SwitchType*/ 22, MVT::v2i32,// ->8375
/*8353*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8355*/            OPC_EmitConvertToTarget, 1,
/*8357*/            OPC_EmitInteger, MVT::i32, 14, 
/*8360*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8363*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8375*/          /*SwitchType*/ 22, MVT::v1i64,// ->8399
/*8377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8379*/            OPC_EmitConvertToTarget, 1,
/*8381*/            OPC_EmitInteger, MVT::i32, 14, 
/*8384*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8387*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8399*/          /*SwitchType*/ 22, MVT::v16i8,// ->8423
/*8401*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8403*/            OPC_EmitConvertToTarget, 1,
/*8405*/            OPC_EmitInteger, MVT::i32, 14, 
/*8408*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8411*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8423*/          /*SwitchType*/ 22, MVT::v8i16,// ->8447
/*8425*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8427*/            OPC_EmitConvertToTarget, 1,
/*8429*/            OPC_EmitInteger, MVT::i32, 14, 
/*8432*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8435*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8447*/          /*SwitchType*/ 22, MVT::v4i32,// ->8471
/*8449*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8451*/            OPC_EmitConvertToTarget, 1,
/*8453*/            OPC_EmitInteger, MVT::i32, 14, 
/*8456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8459*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8471*/          /*SwitchType*/ 22, MVT::v2i64,// ->8495
/*8473*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8475*/            OPC_EmitConvertToTarget, 1,
/*8477*/            OPC_EmitInteger, MVT::i32, 14, 
/*8480*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8483*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8495*/          0, // EndSwitchType
/*8496*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRu),// ->8704
/*8500*/          OPC_RecordChild0, // #0 = $Vm
/*8501*/          OPC_RecordChild1, // #1 = $SIMM
/*8502*/          OPC_MoveChild, 1,
/*8504*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8507*/          OPC_MoveParent,
/*8508*/          OPC_MoveParent,
/*8509*/          OPC_RecordChild1, // #2 = $src1
/*8510*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8535
/*8513*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8515*/            OPC_EmitConvertToTarget, 1,
/*8517*/            OPC_EmitInteger, MVT::i32, 14, 
/*8520*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8523*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8535*/          /*SwitchType*/ 22, MVT::v4i16,// ->8559
/*8537*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8539*/            OPC_EmitConvertToTarget, 1,
/*8541*/            OPC_EmitInteger, MVT::i32, 14, 
/*8544*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8547*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8559*/          /*SwitchType*/ 22, MVT::v2i32,// ->8583
/*8561*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8563*/            OPC_EmitConvertToTarget, 1,
/*8565*/            OPC_EmitInteger, MVT::i32, 14, 
/*8568*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8571*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8583*/          /*SwitchType*/ 22, MVT::v1i64,// ->8607
/*8585*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8587*/            OPC_EmitConvertToTarget, 1,
/*8589*/            OPC_EmitInteger, MVT::i32, 14, 
/*8592*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8595*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8607*/          /*SwitchType*/ 22, MVT::v16i8,// ->8631
/*8609*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8611*/            OPC_EmitConvertToTarget, 1,
/*8613*/            OPC_EmitInteger, MVT::i32, 14, 
/*8616*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8619*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8631*/          /*SwitchType*/ 22, MVT::v8i16,// ->8655
/*8633*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8635*/            OPC_EmitConvertToTarget, 1,
/*8637*/            OPC_EmitInteger, MVT::i32, 14, 
/*8640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8655*/          /*SwitchType*/ 22, MVT::v4i32,// ->8679
/*8657*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8659*/            OPC_EmitConvertToTarget, 1,
/*8661*/            OPC_EmitInteger, MVT::i32, 14, 
/*8664*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8667*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8679*/          /*SwitchType*/ 22, MVT::v2i64,// ->8703
/*8681*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8683*/            OPC_EmitConvertToTarget, 1,
/*8685*/            OPC_EmitInteger, MVT::i32, 14, 
/*8688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8703*/          0, // EndSwitchType
/*8704*/        0, // EndSwitchOpcode
/*8705*/      /*Scope*/ 98|128,3/*482*/, /*->9189*/
/*8707*/        OPC_RecordChild0, // #0 = $Vn
/*8708*/        OPC_MoveChild, 1,
/*8710*/        OPC_SwitchOpcode /*5 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->8792
/*8714*/          OPC_RecordChild0, // #1 = $Vm
/*8715*/          OPC_Scope, 24, /*->8741*/ // 3 children in Scope
/*8717*/            OPC_CheckChild0Type, MVT::v8i8,
/*8719*/            OPC_MoveParent,
/*8720*/            OPC_CheckType, MVT::v8i16,
/*8722*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8724*/            OPC_EmitInteger, MVT::i32, 14, 
/*8727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8741*/          /*Scope*/ 24, /*->8766*/
/*8742*/            OPC_CheckChild0Type, MVT::v4i16,
/*8744*/            OPC_MoveParent,
/*8745*/            OPC_CheckType, MVT::v4i32,
/*8747*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8749*/            OPC_EmitInteger, MVT::i32, 14, 
/*8752*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8755*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8766*/          /*Scope*/ 24, /*->8791*/
/*8767*/            OPC_CheckChild0Type, MVT::v2i32,
/*8769*/            OPC_MoveParent,
/*8770*/            OPC_CheckType, MVT::v2i64,
/*8772*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8774*/            OPC_EmitInteger, MVT::i32, 14, 
/*8777*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8780*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8791*/          0, /*End of Scope*/
/*8792*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->8873
/*8795*/          OPC_RecordChild0, // #1 = $Vm
/*8796*/          OPC_Scope, 24, /*->8822*/ // 3 children in Scope
/*8798*/            OPC_CheckChild0Type, MVT::v8i8,
/*8800*/            OPC_MoveParent,
/*8801*/            OPC_CheckType, MVT::v8i16,
/*8803*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8805*/            OPC_EmitInteger, MVT::i32, 14, 
/*8808*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8811*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8822*/          /*Scope*/ 24, /*->8847*/
/*8823*/            OPC_CheckChild0Type, MVT::v4i16,
/*8825*/            OPC_MoveParent,
/*8826*/            OPC_CheckType, MVT::v4i32,
/*8828*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8830*/            OPC_EmitInteger, MVT::i32, 14, 
/*8833*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8836*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8847*/          /*Scope*/ 24, /*->8872*/
/*8848*/            OPC_CheckChild0Type, MVT::v2i32,
/*8850*/            OPC_MoveParent,
/*8851*/            OPC_CheckType, MVT::v2i64,
/*8853*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8855*/            OPC_EmitInteger, MVT::i32, 14, 
/*8858*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8861*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8872*/          0, /*End of Scope*/
/*8873*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->9014
/*8877*/          OPC_RecordChild0, // #1 = $Vn
/*8878*/          OPC_RecordChild1, // #2 = $Vm
/*8879*/          OPC_MoveParent,
/*8880*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8903
/*8883*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8885*/            OPC_EmitInteger, MVT::i32, 14, 
/*8888*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8891*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8903*/          /*SwitchType*/ 20, MVT::v4i16,// ->8925
/*8905*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8907*/            OPC_EmitInteger, MVT::i32, 14, 
/*8910*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8925*/          /*SwitchType*/ 20, MVT::v2i32,// ->8947
/*8927*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8929*/            OPC_EmitInteger, MVT::i32, 14, 
/*8932*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8935*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8947*/          /*SwitchType*/ 20, MVT::v16i8,// ->8969
/*8949*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8951*/            OPC_EmitInteger, MVT::i32, 14, 
/*8954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8957*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8969*/          /*SwitchType*/ 20, MVT::v8i16,// ->8991
/*8971*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8973*/            OPC_EmitInteger, MVT::i32, 14, 
/*8976*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8979*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8991*/          /*SwitchType*/ 20, MVT::v4i32,// ->9013
/*8993*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8995*/            OPC_EmitInteger, MVT::i32, 14, 
/*8998*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9001*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9013*/          0, // EndSwitchType
/*9014*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->9101
/*9017*/          OPC_RecordChild0, // #1 = $Vn
/*9018*/          OPC_Scope, 26, /*->9046*/ // 3 children in Scope
/*9020*/            OPC_CheckChild0Type, MVT::v8i8,
/*9022*/            OPC_RecordChild1, // #2 = $Vm
/*9023*/            OPC_MoveParent,
/*9024*/            OPC_CheckType, MVT::v8i16,
/*9026*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9028*/            OPC_EmitInteger, MVT::i32, 14, 
/*9031*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9034*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9046*/          /*Scope*/ 26, /*->9073*/
/*9047*/            OPC_CheckChild0Type, MVT::v4i16,
/*9049*/            OPC_RecordChild1, // #2 = $Vm
/*9050*/            OPC_MoveParent,
/*9051*/            OPC_CheckType, MVT::v4i32,
/*9053*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9055*/            OPC_EmitInteger, MVT::i32, 14, 
/*9058*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9061*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9073*/          /*Scope*/ 26, /*->9100*/
/*9074*/            OPC_CheckChild0Type, MVT::v2i32,
/*9076*/            OPC_RecordChild1, // #2 = $Vm
/*9077*/            OPC_MoveParent,
/*9078*/            OPC_CheckType, MVT::v2i64,
/*9080*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9082*/            OPC_EmitInteger, MVT::i32, 14, 
/*9085*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9088*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9100*/          0, /*End of Scope*/
/*9101*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->9188
/*9104*/          OPC_RecordChild0, // #1 = $Vn
/*9105*/          OPC_Scope, 26, /*->9133*/ // 3 children in Scope
/*9107*/            OPC_CheckChild0Type, MVT::v8i8,
/*9109*/            OPC_RecordChild1, // #2 = $Vm
/*9110*/            OPC_MoveParent,
/*9111*/            OPC_CheckType, MVT::v8i16,
/*9113*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9115*/            OPC_EmitInteger, MVT::i32, 14, 
/*9118*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9133*/          /*Scope*/ 26, /*->9160*/
/*9134*/            OPC_CheckChild0Type, MVT::v4i16,
/*9136*/            OPC_RecordChild1, // #2 = $Vm
/*9137*/            OPC_MoveParent,
/*9138*/            OPC_CheckType, MVT::v4i32,
/*9140*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9142*/            OPC_EmitInteger, MVT::i32, 14, 
/*9145*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9148*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9160*/          /*Scope*/ 26, /*->9187*/
/*9161*/            OPC_CheckChild0Type, MVT::v2i32,
/*9163*/            OPC_RecordChild1, // #2 = $Vm
/*9164*/            OPC_MoveParent,
/*9165*/            OPC_CheckType, MVT::v2i64,
/*9167*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9169*/            OPC_EmitInteger, MVT::i32, 14, 
/*9172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9175*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9187*/          0, /*End of Scope*/
/*9188*/        0, // EndSwitchOpcode
/*9189*/      /*Scope*/ 110|128,3/*494*/, /*->9685*/
/*9191*/        OPC_MoveChild, 0,
/*9193*/        OPC_SwitchOpcode /*5 cases */, 81, TARGET_VAL(ISD::SIGN_EXTEND),// ->9278
/*9197*/          OPC_RecordChild0, // #0 = $Vm
/*9198*/          OPC_Scope, 25, /*->9225*/ // 3 children in Scope
/*9200*/            OPC_CheckChild0Type, MVT::v8i8,
/*9202*/            OPC_MoveParent,
/*9203*/            OPC_RecordChild1, // #1 = $Vn
/*9204*/            OPC_CheckType, MVT::v8i16,
/*9206*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9208*/            OPC_EmitInteger, MVT::i32, 14, 
/*9211*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9214*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9225*/          /*Scope*/ 25, /*->9251*/
/*9226*/            OPC_CheckChild0Type, MVT::v4i16,
/*9228*/            OPC_MoveParent,
/*9229*/            OPC_RecordChild1, // #1 = $Vn
/*9230*/            OPC_CheckType, MVT::v4i32,
/*9232*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9234*/            OPC_EmitInteger, MVT::i32, 14, 
/*9237*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9240*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9251*/          /*Scope*/ 25, /*->9277*/
/*9252*/            OPC_CheckChild0Type, MVT::v2i32,
/*9254*/            OPC_MoveParent,
/*9255*/            OPC_RecordChild1, // #1 = $Vn
/*9256*/            OPC_CheckType, MVT::v2i64,
/*9258*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9260*/            OPC_EmitInteger, MVT::i32, 14, 
/*9263*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9266*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9277*/          0, /*End of Scope*/
/*9278*/        /*SwitchOpcode*/ 81, TARGET_VAL(ISD::ZERO_EXTEND),// ->9362
/*9281*/          OPC_RecordChild0, // #0 = $Vm
/*9282*/          OPC_Scope, 25, /*->9309*/ // 3 children in Scope
/*9284*/            OPC_CheckChild0Type, MVT::v8i8,
/*9286*/            OPC_MoveParent,
/*9287*/            OPC_RecordChild1, // #1 = $Vn
/*9288*/            OPC_CheckType, MVT::v8i16,
/*9290*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9292*/            OPC_EmitInteger, MVT::i32, 14, 
/*9295*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9298*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9309*/          /*Scope*/ 25, /*->9335*/
/*9310*/            OPC_CheckChild0Type, MVT::v4i16,
/*9312*/            OPC_MoveParent,
/*9313*/            OPC_RecordChild1, // #1 = $Vn
/*9314*/            OPC_CheckType, MVT::v4i32,
/*9316*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9318*/            OPC_EmitInteger, MVT::i32, 14, 
/*9321*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9324*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9335*/          /*Scope*/ 25, /*->9361*/
/*9336*/            OPC_CheckChild0Type, MVT::v2i32,
/*9338*/            OPC_MoveParent,
/*9339*/            OPC_RecordChild1, // #1 = $Vn
/*9340*/            OPC_CheckType, MVT::v2i64,
/*9342*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9344*/            OPC_EmitInteger, MVT::i32, 14, 
/*9347*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9350*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9361*/          0, /*End of Scope*/
/*9362*/        /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::MUL),// ->9504
/*9366*/          OPC_RecordChild0, // #0 = $Vn
/*9367*/          OPC_RecordChild1, // #1 = $Vm
/*9368*/          OPC_MoveParent,
/*9369*/          OPC_RecordChild1, // #2 = $src1
/*9370*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->9393
/*9373*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9375*/            OPC_EmitInteger, MVT::i32, 14, 
/*9378*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9381*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9393*/          /*SwitchType*/ 20, MVT::v4i16,// ->9415
/*9395*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9397*/            OPC_EmitInteger, MVT::i32, 14, 
/*9400*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9403*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9415*/          /*SwitchType*/ 20, MVT::v2i32,// ->9437
/*9417*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9419*/            OPC_EmitInteger, MVT::i32, 14, 
/*9422*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9425*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9437*/          /*SwitchType*/ 20, MVT::v16i8,// ->9459
/*9439*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9441*/            OPC_EmitInteger, MVT::i32, 14, 
/*9444*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9447*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9459*/          /*SwitchType*/ 20, MVT::v8i16,// ->9481
/*9461*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9463*/            OPC_EmitInteger, MVT::i32, 14, 
/*9466*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9469*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9481*/          /*SwitchType*/ 20, MVT::v4i32,// ->9503
/*9483*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9485*/            OPC_EmitInteger, MVT::i32, 14, 
/*9488*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9491*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9503*/          0, // EndSwitchType
/*9504*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->9594
/*9507*/          OPC_RecordChild0, // #0 = $Vn
/*9508*/          OPC_Scope, 27, /*->9537*/ // 3 children in Scope
/*9510*/            OPC_CheckChild0Type, MVT::v8i8,
/*9512*/            OPC_RecordChild1, // #1 = $Vm
/*9513*/            OPC_MoveParent,
/*9514*/            OPC_RecordChild1, // #2 = $src1
/*9515*/            OPC_CheckType, MVT::v8i16,
/*9517*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9519*/            OPC_EmitInteger, MVT::i32, 14, 
/*9522*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9525*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9537*/          /*Scope*/ 27, /*->9565*/
/*9538*/            OPC_CheckChild0Type, MVT::v4i16,
/*9540*/            OPC_RecordChild1, // #1 = $Vm
/*9541*/            OPC_MoveParent,
/*9542*/            OPC_RecordChild1, // #2 = $src1
/*9543*/            OPC_CheckType, MVT::v4i32,
/*9545*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9547*/            OPC_EmitInteger, MVT::i32, 14, 
/*9550*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9553*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9565*/          /*Scope*/ 27, /*->9593*/
/*9566*/            OPC_CheckChild0Type, MVT::v2i32,
/*9568*/            OPC_RecordChild1, // #1 = $Vm
/*9569*/            OPC_MoveParent,
/*9570*/            OPC_RecordChild1, // #2 = $src1
/*9571*/            OPC_CheckType, MVT::v2i64,
/*9573*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9575*/            OPC_EmitInteger, MVT::i32, 14, 
/*9578*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9581*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9593*/          0, /*End of Scope*/
/*9594*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->9684
/*9597*/          OPC_RecordChild0, // #0 = $Vn
/*9598*/          OPC_Scope, 27, /*->9627*/ // 3 children in Scope
/*9600*/            OPC_CheckChild0Type, MVT::v8i8,
/*9602*/            OPC_RecordChild1, // #1 = $Vm
/*9603*/            OPC_MoveParent,
/*9604*/            OPC_RecordChild1, // #2 = $src1
/*9605*/            OPC_CheckType, MVT::v8i16,
/*9607*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9609*/            OPC_EmitInteger, MVT::i32, 14, 
/*9612*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9615*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9627*/          /*Scope*/ 27, /*->9655*/
/*9628*/            OPC_CheckChild0Type, MVT::v4i16,
/*9630*/            OPC_RecordChild1, // #1 = $Vm
/*9631*/            OPC_MoveParent,
/*9632*/            OPC_RecordChild1, // #2 = $src1
/*9633*/            OPC_CheckType, MVT::v4i32,
/*9635*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9637*/            OPC_EmitInteger, MVT::i32, 14, 
/*9640*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9643*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9655*/          /*Scope*/ 27, /*->9683*/
/*9656*/            OPC_CheckChild0Type, MVT::v2i32,
/*9658*/            OPC_RecordChild1, // #1 = $Vm
/*9659*/            OPC_MoveParent,
/*9660*/            OPC_RecordChild1, // #2 = $src1
/*9661*/            OPC_CheckType, MVT::v2i64,
/*9663*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9665*/            OPC_EmitInteger, MVT::i32, 14, 
/*9668*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9671*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9683*/          0, /*End of Scope*/
/*9684*/        0, // EndSwitchOpcode
/*9685*/      /*Scope*/ 44|128,1/*172*/, /*->9859*/
/*9687*/        OPC_RecordChild0, // #0 = $Vn
/*9688*/        OPC_RecordChild1, // #1 = $Vm
/*9689*/        OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->9711
/*9692*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9694*/          OPC_EmitInteger, MVT::i32, 14, 
/*9697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9700*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9711*/        /*SwitchType*/ 19, MVT::v4i16,// ->9732
/*9713*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9715*/          OPC_EmitInteger, MVT::i32, 14, 
/*9718*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9721*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9732*/        /*SwitchType*/ 19, MVT::v2i32,// ->9753
/*9734*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9736*/          OPC_EmitInteger, MVT::i32, 14, 
/*9739*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9742*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9753*/        /*SwitchType*/ 19, MVT::v16i8,// ->9774
/*9755*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9757*/          OPC_EmitInteger, MVT::i32, 14, 
/*9760*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9763*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9774*/        /*SwitchType*/ 19, MVT::v8i16,// ->9795
/*9776*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9778*/          OPC_EmitInteger, MVT::i32, 14, 
/*9781*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9784*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9795*/        /*SwitchType*/ 19, MVT::v4i32,// ->9816
/*9797*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9799*/          OPC_EmitInteger, MVT::i32, 14, 
/*9802*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9805*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9816*/        /*SwitchType*/ 19, MVT::v1i64,// ->9837
/*9818*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9820*/          OPC_EmitInteger, MVT::i32, 14, 
/*9823*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9826*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*9837*/        /*SwitchType*/ 19, MVT::v2i64,// ->9858
/*9839*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9841*/          OPC_EmitInteger, MVT::i32, 14, 
/*9844*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9847*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*9858*/        0, // EndSwitchType
/*9859*/      0, /*End of Scope*/
/*9860*/    /*SwitchOpcode*/ 115|128,46/*6003*/, TARGET_VAL(ISD::OR),// ->15867
/*9864*/      OPC_Scope, 24|128,6/*792*/, /*->10659*/ // 17 children in Scope
/*9867*/        OPC_MoveChild, 0,
/*9869*/        OPC_Scope, 79, /*->9950*/ // 9 children in Scope
/*9871*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9874*/          OPC_MoveChild, 0,
/*9876*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9879*/          OPC_RecordChild0, // #0 = $Rm
/*9880*/          OPC_CheckChild1Integer, 24, 
/*9882*/          OPC_CheckChild1Type, MVT::i32,
/*9884*/          OPC_MoveParent,
/*9885*/          OPC_CheckChild1Integer, 16, 
/*9887*/          OPC_CheckChild1Type, MVT::i32,
/*9889*/          OPC_MoveParent,
/*9890*/          OPC_MoveChild, 1,
/*9892*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9895*/          OPC_MoveChild, 0,
/*9897*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9900*/          OPC_CheckChild0Same, 0,
/*9902*/          OPC_CheckChild1Integer, 8, 
/*9904*/          OPC_CheckChild1Type, MVT::i32,
/*9906*/          OPC_MoveParent,
/*9907*/          OPC_MoveParent,
/*9908*/          OPC_CheckType, MVT::i32,
/*9910*/          OPC_Scope, 18, /*->9930*/ // 2 children in Scope
/*9912*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9914*/            OPC_EmitInteger, MVT::i32, 14, 
/*9917*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9920*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9930*/          /*Scope*/ 18, /*->9949*/
/*9931*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9933*/            OPC_EmitInteger, MVT::i32, 14, 
/*9936*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9939*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9949*/          0, /*End of Scope*/
/*9950*/        /*Scope*/ 79, /*->10030*/
/*9951*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9954*/          OPC_MoveChild, 0,
/*9956*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9959*/          OPC_RecordChild0, // #0 = $Rm
/*9960*/          OPC_CheckChild1Integer, 8, 
/*9962*/          OPC_CheckChild1Type, MVT::i32,
/*9964*/          OPC_MoveParent,
/*9965*/          OPC_MoveParent,
/*9966*/          OPC_MoveChild, 1,
/*9968*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9971*/          OPC_MoveChild, 0,
/*9973*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9976*/          OPC_CheckChild0Same, 0,
/*9978*/          OPC_CheckChild1Integer, 24, 
/*9980*/          OPC_CheckChild1Type, MVT::i32,
/*9982*/          OPC_MoveParent,
/*9983*/          OPC_CheckChild1Integer, 16, 
/*9985*/          OPC_CheckChild1Type, MVT::i32,
/*9987*/          OPC_MoveParent,
/*9988*/          OPC_CheckType, MVT::i32,
/*9990*/          OPC_Scope, 18, /*->10010*/ // 2 children in Scope
/*9992*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9994*/            OPC_EmitInteger, MVT::i32, 14, 
/*9997*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10000*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*10010*/         /*Scope*/ 18, /*->10029*/
/*10011*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10013*/           OPC_EmitInteger, MVT::i32, 14, 
/*10016*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10019*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*10029*/         0, /*End of Scope*/
/*10030*/       /*Scope*/ 57, /*->10088*/
/*10031*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10035*/         OPC_RecordChild0, // #0 = $Rn
/*10036*/         OPC_MoveParent,
/*10037*/         OPC_MoveChild, 1,
/*10039*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10045*/         OPC_MoveChild, 0,
/*10047*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10050*/         OPC_RecordChild0, // #1 = $Rm
/*10051*/         OPC_RecordChild1, // #2 = $sh
/*10052*/         OPC_MoveChild, 1,
/*10054*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10057*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10059*/         OPC_CheckType, MVT::i32,
/*10061*/         OPC_MoveParent,
/*10062*/         OPC_MoveParent,
/*10063*/         OPC_MoveParent,
/*10064*/         OPC_CheckType, MVT::i32,
/*10066*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10068*/         OPC_EmitConvertToTarget, 2,
/*10070*/         OPC_EmitInteger, MVT::i32, 14, 
/*10073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10088*/       /*Scope*/ 100, /*->10189*/
/*10089*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10095*/         OPC_RecordChild0, // #0 = $Rn
/*10096*/         OPC_MoveParent,
/*10097*/         OPC_MoveChild, 1,
/*10099*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10103*/         OPC_MoveChild, 0,
/*10105*/         OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10147
/*10109*/           OPC_RecordChild0, // #1 = $Rm
/*10110*/           OPC_RecordChild1, // #2 = $sh
/*10111*/           OPC_MoveChild, 1,
/*10113*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10116*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10118*/           OPC_CheckType, MVT::i32,
/*10120*/           OPC_MoveParent,
/*10121*/           OPC_MoveParent,
/*10122*/           OPC_MoveParent,
/*10123*/           OPC_CheckType, MVT::i32,
/*10125*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10127*/           OPC_EmitConvertToTarget, 2,
/*10129*/           OPC_EmitInteger, MVT::i32, 14, 
/*10132*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10135*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10147*/         /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10188
/*10150*/           OPC_RecordChild0, // #1 = $src2
/*10151*/           OPC_RecordChild1, // #2 = $sh
/*10152*/           OPC_MoveChild, 1,
/*10154*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10157*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10159*/           OPC_CheckType, MVT::i32,
/*10161*/           OPC_MoveParent,
/*10162*/           OPC_MoveParent,
/*10163*/           OPC_MoveParent,
/*10164*/           OPC_CheckType, MVT::i32,
/*10166*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10168*/           OPC_EmitConvertToTarget, 2,
/*10170*/           OPC_EmitInteger, MVT::i32, 14, 
/*10173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10176*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10188*/         0, // EndSwitchOpcode
/*10189*/       /*Scope*/ 57, /*->10247*/
/*10190*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10194*/         OPC_RecordChild0, // #0 = $Rn
/*10195*/         OPC_MoveParent,
/*10196*/         OPC_MoveChild, 1,
/*10198*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10204*/         OPC_MoveChild, 0,
/*10206*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10209*/         OPC_RecordChild0, // #1 = $Rm
/*10210*/         OPC_RecordChild1, // #2 = $sh
/*10211*/         OPC_MoveChild, 1,
/*10213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10216*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10218*/         OPC_CheckType, MVT::i32,
/*10220*/         OPC_MoveParent,
/*10221*/         OPC_MoveParent,
/*10222*/         OPC_MoveParent,
/*10223*/         OPC_CheckType, MVT::i32,
/*10225*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10227*/         OPC_EmitConvertToTarget, 2,
/*10229*/         OPC_EmitInteger, MVT::i32, 14, 
/*10232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10247*/       /*Scope*/ 27|128,1/*155*/, /*->10404*/
/*10249*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10255*/         OPC_Scope, 94, /*->10351*/ // 2 children in Scope
/*10257*/           OPC_RecordChild0, // #0 = $Rn
/*10258*/           OPC_MoveParent,
/*10259*/           OPC_MoveChild, 1,
/*10261*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10265*/           OPC_MoveChild, 0,
/*10267*/           OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10309
/*10271*/             OPC_RecordChild0, // #1 = $Rm
/*10272*/             OPC_RecordChild1, // #2 = $sh
/*10273*/             OPC_MoveChild, 1,
/*10275*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10278*/             OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10280*/             OPC_CheckType, MVT::i32,
/*10282*/             OPC_MoveParent,
/*10283*/             OPC_MoveParent,
/*10284*/             OPC_MoveParent,
/*10285*/             OPC_CheckType, MVT::i32,
/*10287*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10289*/             OPC_EmitConvertToTarget, 2,
/*10291*/             OPC_EmitInteger, MVT::i32, 14, 
/*10294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10297*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10309*/           /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10350
/*10312*/             OPC_RecordChild0, // #1 = $src2
/*10313*/             OPC_RecordChild1, // #2 = $sh
/*10314*/             OPC_MoveChild, 1,
/*10316*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10319*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10321*/             OPC_CheckType, MVT::i32,
/*10323*/             OPC_MoveParent,
/*10324*/             OPC_MoveParent,
/*10325*/             OPC_MoveParent,
/*10326*/             OPC_CheckType, MVT::i32,
/*10328*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10330*/             OPC_EmitConvertToTarget, 2,
/*10332*/             OPC_EmitInteger, MVT::i32, 14, 
/*10335*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10338*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10350*/           0, // EndSwitchOpcode
/*10351*/         /*Scope*/ 51, /*->10403*/
/*10352*/           OPC_MoveChild, 0,
/*10354*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10357*/           OPC_RecordChild0, // #0 = $Rm
/*10358*/           OPC_RecordChild1, // #1 = $sh
/*10359*/           OPC_MoveChild, 1,
/*10361*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10364*/           OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10366*/           OPC_CheckType, MVT::i32,
/*10368*/           OPC_MoveParent,
/*10369*/           OPC_MoveParent,
/*10370*/           OPC_MoveParent,
/*10371*/           OPC_MoveChild, 1,
/*10373*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10377*/           OPC_RecordChild0, // #2 = $Rn
/*10378*/           OPC_MoveParent,
/*10379*/           OPC_CheckType, MVT::i32,
/*10381*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10383*/           OPC_EmitConvertToTarget, 1,
/*10385*/           OPC_EmitInteger, MVT::i32, 14, 
/*10388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10391*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10403*/         0, /*End of Scope*/
/*10404*/       /*Scope*/ 57, /*->10462*/
/*10405*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10409*/         OPC_MoveChild, 0,
/*10411*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10414*/         OPC_RecordChild0, // #0 = $Rm
/*10415*/         OPC_RecordChild1, // #1 = $sh
/*10416*/         OPC_MoveChild, 1,
/*10418*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10421*/         OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10423*/         OPC_CheckType, MVT::i32,
/*10425*/         OPC_MoveParent,
/*10426*/         OPC_MoveParent,
/*10427*/         OPC_MoveParent,
/*10428*/         OPC_MoveChild, 1,
/*10430*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10436*/         OPC_RecordChild0, // #2 = $Rn
/*10437*/         OPC_MoveParent,
/*10438*/         OPC_CheckType, MVT::i32,
/*10440*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10442*/         OPC_EmitConvertToTarget, 1,
/*10444*/         OPC_EmitInteger, MVT::i32, 14, 
/*10447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10462*/       /*Scope*/ 57, /*->10520*/
/*10463*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10469*/         OPC_MoveChild, 0,
/*10471*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10474*/         OPC_RecordChild0, // #0 = $Rm
/*10475*/         OPC_RecordChild1, // #1 = $sh
/*10476*/         OPC_MoveChild, 1,
/*10478*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10481*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10483*/         OPC_CheckType, MVT::i32,
/*10485*/         OPC_MoveParent,
/*10486*/         OPC_MoveParent,
/*10487*/         OPC_MoveParent,
/*10488*/         OPC_MoveChild, 1,
/*10490*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10494*/         OPC_RecordChild0, // #2 = $Rn
/*10495*/         OPC_MoveParent,
/*10496*/         OPC_CheckType, MVT::i32,
/*10498*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10500*/         OPC_EmitConvertToTarget, 1,
/*10502*/         OPC_EmitInteger, MVT::i32, 14, 
/*10505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10520*/       /*Scope*/ 8|128,1/*136*/, /*->10658*/
/*10522*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10526*/         OPC_MoveChild, 0,
/*10528*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->10580
/*10532*/           OPC_RecordChild0, // #0 = $Rm
/*10533*/           OPC_RecordChild1, // #1 = $sh
/*10534*/           OPC_MoveChild, 1,
/*10536*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10539*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10541*/           OPC_CheckType, MVT::i32,
/*10543*/           OPC_MoveParent,
/*10544*/           OPC_MoveParent,
/*10545*/           OPC_MoveParent,
/*10546*/           OPC_MoveChild, 1,
/*10548*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10554*/           OPC_RecordChild0, // #2 = $Rn
/*10555*/           OPC_MoveParent,
/*10556*/           OPC_CheckType, MVT::i32,
/*10558*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10560*/           OPC_EmitConvertToTarget, 1,
/*10562*/           OPC_EmitInteger, MVT::i32, 14, 
/*10565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10580*/         /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SRL),// ->10657
/*10583*/           OPC_RecordChild0, // #0 = $src2
/*10584*/           OPC_RecordChild1, // #1 = $sh
/*10585*/           OPC_MoveChild, 1,
/*10587*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10590*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10592*/           OPC_CheckType, MVT::i32,
/*10594*/           OPC_MoveParent,
/*10595*/           OPC_MoveParent,
/*10596*/           OPC_MoveParent,
/*10597*/           OPC_MoveChild, 1,
/*10599*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10605*/           OPC_RecordChild0, // #2 = $src1
/*10606*/           OPC_MoveParent,
/*10607*/           OPC_CheckType, MVT::i32,
/*10609*/           OPC_Scope, 22, /*->10633*/ // 2 children in Scope
/*10611*/             OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10613*/             OPC_EmitConvertToTarget, 1,
/*10615*/             OPC_EmitInteger, MVT::i32, 14, 
/*10618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10633*/           /*Scope*/ 22, /*->10656*/
/*10634*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10636*/             OPC_EmitConvertToTarget, 1,
/*10638*/             OPC_EmitInteger, MVT::i32, 14, 
/*10641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10656*/           0, /*End of Scope*/
/*10657*/         0, // EndSwitchOpcode
/*10658*/       0, /*End of Scope*/
/*10659*/     /*Scope*/ 48, /*->10708*/
/*10660*/       OPC_RecordChild0, // #0 = $Rn
/*10661*/       OPC_MoveChild, 1,
/*10663*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10666*/       OPC_RecordChild0, // #1 = $ShiftedRm
/*10667*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10678*/       OPC_MoveParent,
/*10679*/       OPC_CheckType, MVT::i32,
/*10681*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10683*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*10686*/       OPC_EmitInteger, MVT::i32, 14, 
/*10689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10708*/     /*Scope*/ 104|128,5/*744*/, /*->11454*/
/*10710*/       OPC_MoveChild, 0,
/*10712*/       OPC_Scope, 46, /*->10760*/ // 11 children in Scope
/*10714*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10717*/         OPC_RecordChild0, // #0 = $ShiftedRm
/*10718*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10729*/         OPC_MoveParent,
/*10730*/         OPC_RecordChild1, // #1 = $Rn
/*10731*/         OPC_CheckType, MVT::i32,
/*10733*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10735*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*10738*/         OPC_EmitInteger, MVT::i32, 14, 
/*10741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10760*/       /*Scope*/ 68, /*->10829*/
/*10761*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10765*/         OPC_RecordChild0, // #0 = $Rn
/*10766*/         OPC_MoveParent,
/*10767*/         OPC_MoveChild, 1,
/*10769*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10775*/         OPC_RecordChild0, // #1 = $Rm
/*10776*/         OPC_MoveParent,
/*10777*/         OPC_CheckType, MVT::i32,
/*10779*/         OPC_Scope, 23, /*->10804*/ // 2 children in Scope
/*10781*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10783*/           OPC_EmitInteger, MVT::i32, 0, 
/*10786*/           OPC_EmitInteger, MVT::i32, 14, 
/*10789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10792*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10804*/         /*Scope*/ 23, /*->10828*/
/*10805*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10807*/           OPC_EmitInteger, MVT::i32, 0, 
/*10810*/           OPC_EmitInteger, MVT::i32, 14, 
/*10813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10816*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10828*/         0, /*End of Scope*/
/*10829*/       /*Scope*/ 68, /*->10898*/
/*10830*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10836*/         OPC_RecordChild0, // #0 = $Rm
/*10837*/         OPC_MoveParent,
/*10838*/         OPC_MoveChild, 1,
/*10840*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10844*/         OPC_RecordChild0, // #1 = $Rn
/*10845*/         OPC_MoveParent,
/*10846*/         OPC_CheckType, MVT::i32,
/*10848*/         OPC_Scope, 23, /*->10873*/ // 2 children in Scope
/*10850*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10852*/           OPC_EmitInteger, MVT::i32, 0, 
/*10855*/           OPC_EmitInteger, MVT::i32, 14, 
/*10858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10861*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10873*/         /*Scope*/ 23, /*->10897*/
/*10874*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10876*/           OPC_EmitInteger, MVT::i32, 0, 
/*10879*/           OPC_EmitInteger, MVT::i32, 14, 
/*10882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10897*/         0, /*End of Scope*/
/*10898*/       /*Scope*/ 48, /*->10947*/
/*10899*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10903*/         OPC_RecordChild0, // #0 = $Rn
/*10904*/         OPC_MoveParent,
/*10905*/         OPC_MoveChild, 1,
/*10907*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10910*/         OPC_RecordChild0, // #1 = $Rm
/*10911*/         OPC_RecordChild1, // #2 = $sh
/*10912*/         OPC_MoveChild, 1,
/*10914*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10917*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10919*/         OPC_CheckType, MVT::i32,
/*10921*/         OPC_MoveParent,
/*10922*/         OPC_MoveParent,
/*10923*/         OPC_CheckType, MVT::i32,
/*10925*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10927*/         OPC_EmitConvertToTarget, 2,
/*10929*/         OPC_EmitInteger, MVT::i32, 14, 
/*10932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10947*/       /*Scope*/ 92, /*->11040*/
/*10948*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10954*/         OPC_RecordChild0, // #0 = $src1
/*10955*/         OPC_MoveParent,
/*10956*/         OPC_MoveChild, 1,
/*10958*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->10999
/*10962*/           OPC_RecordChild0, // #1 = $src2
/*10963*/           OPC_RecordChild1, // #2 = $sh
/*10964*/           OPC_MoveChild, 1,
/*10966*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10969*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10971*/           OPC_CheckType, MVT::i32,
/*10973*/           OPC_MoveParent,
/*10974*/           OPC_MoveParent,
/*10975*/           OPC_CheckType, MVT::i32,
/*10977*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10979*/           OPC_EmitConvertToTarget, 2,
/*10981*/           OPC_EmitInteger, MVT::i32, 14, 
/*10984*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10987*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10999*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->11039
/*11002*/           OPC_RecordChild0, // #1 = $src2
/*11003*/           OPC_RecordChild1, // #2 = $sh
/*11004*/           OPC_MoveChild, 1,
/*11006*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11009*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11011*/           OPC_CheckType, MVT::i32,
/*11013*/           OPC_MoveParent,
/*11014*/           OPC_MoveParent,
/*11015*/           OPC_CheckType, MVT::i32,
/*11017*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*11019*/           OPC_EmitConvertToTarget, 2,
/*11021*/           OPC_EmitInteger, MVT::i32, 14, 
/*11024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11027*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11039*/         0, // EndSwitchOpcode
/*11040*/       /*Scope*/ 48, /*->11089*/
/*11041*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11045*/         OPC_RecordChild0, // #0 = $src1
/*11046*/         OPC_MoveParent,
/*11047*/         OPC_MoveChild, 1,
/*11049*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11052*/         OPC_RecordChild0, // #1 = $src2
/*11053*/         OPC_RecordChild1, // #2 = $sh
/*11054*/         OPC_MoveChild, 1,
/*11056*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11059*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11061*/         OPC_CheckType, MVT::i32,
/*11063*/         OPC_MoveParent,
/*11064*/         OPC_MoveParent,
/*11065*/         OPC_CheckType, MVT::i32,
/*11067*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11069*/         OPC_EmitConvertToTarget, 2,
/*11071*/         OPC_EmitInteger, MVT::i32, 14, 
/*11074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11089*/       /*Scope*/ 92, /*->11182*/
/*11090*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11096*/         OPC_RecordChild0, // #0 = $src1
/*11097*/         OPC_MoveParent,
/*11098*/         OPC_MoveChild, 1,
/*11100*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->11141
/*11104*/           OPC_RecordChild0, // #1 = $src2
/*11105*/           OPC_RecordChild1, // #2 = $sh
/*11106*/           OPC_MoveChild, 1,
/*11108*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11111*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*11113*/           OPC_CheckType, MVT::i32,
/*11115*/           OPC_MoveParent,
/*11116*/           OPC_MoveParent,
/*11117*/           OPC_CheckType, MVT::i32,
/*11119*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11121*/           OPC_EmitConvertToTarget, 2,
/*11123*/           OPC_EmitInteger, MVT::i32, 14, 
/*11126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11129*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11141*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->11181
/*11144*/           OPC_RecordChild0, // #1 = $src2
/*11145*/           OPC_RecordChild1, // #2 = $sh
/*11146*/           OPC_MoveChild, 1,
/*11148*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11151*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11153*/           OPC_CheckType, MVT::i32,
/*11155*/           OPC_MoveParent,
/*11156*/           OPC_MoveParent,
/*11157*/           OPC_CheckType, MVT::i32,
/*11159*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11161*/           OPC_EmitConvertToTarget, 2,
/*11163*/           OPC_EmitInteger, MVT::i32, 14, 
/*11166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11181*/         0, // EndSwitchOpcode
/*11182*/       /*Scope*/ 74, /*->11257*/
/*11183*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11186*/         OPC_RecordChild0, // #0 = $Rm
/*11187*/         OPC_RecordChild1, // #1 = $sh
/*11188*/         OPC_MoveChild, 1,
/*11190*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11193*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11195*/         OPC_CheckType, MVT::i32,
/*11197*/         OPC_MoveParent,
/*11198*/         OPC_MoveParent,
/*11199*/         OPC_MoveChild, 1,
/*11201*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11205*/         OPC_RecordChild0, // #2 = $Rn
/*11206*/         OPC_MoveParent,
/*11207*/         OPC_CheckType, MVT::i32,
/*11209*/         OPC_Scope, 22, /*->11233*/ // 2 children in Scope
/*11211*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*11213*/           OPC_EmitConvertToTarget, 1,
/*11215*/           OPC_EmitInteger, MVT::i32, 14, 
/*11218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11221*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11233*/         /*Scope*/ 22, /*->11256*/
/*11234*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11236*/           OPC_EmitConvertToTarget, 1,
/*11238*/           OPC_EmitInteger, MVT::i32, 14, 
/*11241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11256*/         0, /*End of Scope*/
/*11257*/       /*Scope*/ 76, /*->11334*/
/*11258*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11261*/         OPC_RecordChild0, // #0 = $src2
/*11262*/         OPC_RecordChild1, // #1 = $sh
/*11263*/         OPC_MoveChild, 1,
/*11265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11268*/         OPC_CheckPredicate, 19, // Predicate_imm16
/*11270*/         OPC_CheckType, MVT::i32,
/*11272*/         OPC_MoveParent,
/*11273*/         OPC_MoveParent,
/*11274*/         OPC_MoveChild, 1,
/*11276*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11282*/         OPC_RecordChild0, // #2 = $src1
/*11283*/         OPC_MoveParent,
/*11284*/         OPC_CheckType, MVT::i32,
/*11286*/         OPC_Scope, 22, /*->11310*/ // 2 children in Scope
/*11288*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*11290*/           OPC_EmitConvertToTarget, 1,
/*11292*/           OPC_EmitInteger, MVT::i32, 14, 
/*11295*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11298*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11310*/         /*Scope*/ 22, /*->11333*/
/*11311*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11313*/           OPC_EmitConvertToTarget, 1,
/*11315*/           OPC_EmitInteger, MVT::i32, 14, 
/*11318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11333*/         0, /*End of Scope*/
/*11334*/       /*Scope*/ 76, /*->11411*/
/*11335*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11338*/         OPC_RecordChild0, // #0 = $src2
/*11339*/         OPC_RecordChild1, // #1 = $sh
/*11340*/         OPC_MoveChild, 1,
/*11342*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11345*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11347*/         OPC_CheckType, MVT::i32,
/*11349*/         OPC_MoveParent,
/*11350*/         OPC_MoveParent,
/*11351*/         OPC_MoveChild, 1,
/*11353*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11359*/         OPC_RecordChild0, // #2 = $src1
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_CheckType, MVT::i32,
/*11363*/         OPC_Scope, 22, /*->11387*/ // 2 children in Scope
/*11365*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*11367*/           OPC_EmitConvertToTarget, 1,
/*11369*/           OPC_EmitInteger, MVT::i32, 14, 
/*11372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11387*/         /*Scope*/ 22, /*->11410*/
/*11388*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11390*/           OPC_EmitConvertToTarget, 1,
/*11392*/           OPC_EmitInteger, MVT::i32, 14, 
/*11395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11398*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11410*/         0, /*End of Scope*/
/*11411*/       /*Scope*/ 41, /*->11453*/
/*11412*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11416*/         OPC_RecordChild0, // #0 = $src
/*11417*/         OPC_MoveParent,
/*11418*/         OPC_RecordChild1, // #1 = $imm
/*11419*/         OPC_MoveChild, 1,
/*11421*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11424*/         OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11426*/         OPC_MoveParent,
/*11427*/         OPC_CheckType, MVT::i32,
/*11429*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*11431*/         OPC_EmitConvertToTarget, 1,
/*11433*/         OPC_EmitNodeXForm, 7, 2, // hi16
/*11436*/         OPC_EmitInteger, MVT::i32, 14, 
/*11439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11453*/       0, /*End of Scope*/
/*11454*/     /*Scope*/ 32, /*->11487*/
/*11455*/       OPC_RecordChild0, // #0 = $Rn
/*11456*/       OPC_RecordChild1, // #1 = $shift
/*11457*/       OPC_CheckType, MVT::i32,
/*11459*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11461*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*11464*/       OPC_EmitInteger, MVT::i32, 14, 
/*11467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11487*/     /*Scope*/ 43, /*->11531*/
/*11488*/       OPC_MoveChild, 0,
/*11490*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11494*/       OPC_RecordChild0, // #0 = $src
/*11495*/       OPC_MoveParent,
/*11496*/       OPC_RecordChild1, // #1 = $imm
/*11497*/       OPC_MoveChild, 1,
/*11499*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11502*/       OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11504*/       OPC_MoveParent,
/*11505*/       OPC_CheckType, MVT::i32,
/*11507*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11509*/       OPC_EmitConvertToTarget, 1,
/*11511*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*11514*/       OPC_EmitInteger, MVT::i32, 14, 
/*11517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11531*/     /*Scope*/ 15|128,1/*143*/, /*->11676*/
/*11533*/       OPC_RecordChild0, // #0 = $Rn
/*11534*/       OPC_Scope, 53, /*->11589*/ // 3 children in Scope
/*11536*/         OPC_MoveChild, 1,
/*11538*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11541*/         OPC_RecordChild0, // #1 = $imm
/*11542*/         OPC_MoveChild, 0,
/*11544*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11547*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11549*/         OPC_MoveParent,
/*11550*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11561*/         OPC_MoveParent,
/*11562*/         OPC_CheckType, MVT::i32,
/*11564*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11566*/         OPC_EmitConvertToTarget, 1,
/*11568*/         OPC_EmitInteger, MVT::i32, 14, 
/*11571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11589*/       /*Scope*/ 31, /*->11621*/
/*11590*/         OPC_RecordChild1, // #1 = $Rn
/*11591*/         OPC_CheckType, MVT::i32,
/*11593*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11595*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*11598*/         OPC_EmitInteger, MVT::i32, 14, 
/*11601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11621*/       /*Scope*/ 53, /*->11675*/
/*11622*/         OPC_MoveChild, 1,
/*11624*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11627*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11638*/         OPC_RecordChild1, // #1 = $imm
/*11639*/         OPC_MoveChild, 1,
/*11641*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11644*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11646*/         OPC_MoveParent,
/*11647*/         OPC_MoveParent,
/*11648*/         OPC_CheckType, MVT::i32,
/*11650*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11652*/         OPC_EmitConvertToTarget, 1,
/*11654*/         OPC_EmitInteger, MVT::i32, 14, 
/*11657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11675*/       0, /*End of Scope*/
/*11676*/     /*Scope*/ 107, /*->11784*/
/*11677*/       OPC_MoveChild, 0,
/*11679*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11682*/       OPC_Scope, 49, /*->11733*/ // 2 children in Scope
/*11684*/         OPC_RecordChild0, // #0 = $imm
/*11685*/         OPC_MoveChild, 0,
/*11687*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11690*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11692*/         OPC_MoveParent,
/*11693*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11704*/         OPC_MoveParent,
/*11705*/         OPC_RecordChild1, // #1 = $Rn
/*11706*/         OPC_CheckType, MVT::i32,
/*11708*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11710*/         OPC_EmitConvertToTarget, 0,
/*11712*/         OPC_EmitInteger, MVT::i32, 14, 
/*11715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11733*/       /*Scope*/ 49, /*->11783*/
/*11734*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11745*/         OPC_RecordChild1, // #0 = $imm
/*11746*/         OPC_MoveChild, 1,
/*11748*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11751*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11753*/         OPC_MoveParent,
/*11754*/         OPC_MoveParent,
/*11755*/         OPC_RecordChild1, // #1 = $Rn
/*11756*/         OPC_CheckType, MVT::i32,
/*11758*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11760*/         OPC_EmitConvertToTarget, 0,
/*11762*/         OPC_EmitInteger, MVT::i32, 14, 
/*11765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11771*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11783*/       0, /*End of Scope*/
/*11784*/     /*Scope*/ 37|128,1/*165*/, /*->11951*/
/*11786*/       OPC_RecordChild0, // #0 = $Rn
/*11787*/       OPC_Scope, 117, /*->11906*/ // 2 children in Scope
/*11789*/         OPC_RecordChild1, // #1 = $shift
/*11790*/         OPC_CheckType, MVT::i32,
/*11792*/         OPC_Scope, 27, /*->11821*/ // 4 children in Scope
/*11794*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11796*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*11799*/           OPC_EmitInteger, MVT::i32, 14, 
/*11802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11821*/         /*Scope*/ 27, /*->11849*/
/*11822*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11824*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*11827*/           OPC_EmitInteger, MVT::i32, 14, 
/*11830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11849*/         /*Scope*/ 27, /*->11877*/
/*11850*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11852*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*11855*/           OPC_EmitInteger, MVT::i32, 14, 
/*11858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11864*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11877*/         /*Scope*/ 27, /*->11905*/
/*11878*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11880*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*11883*/           OPC_EmitInteger, MVT::i32, 14, 
/*11886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11892*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11905*/         0, /*End of Scope*/
/*11906*/       /*Scope*/ 43, /*->11950*/
/*11907*/         OPC_MoveChild, 1,
/*11909*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11912*/         OPC_RecordChild0, // #1 = $Rm
/*11913*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11924*/         OPC_MoveParent,
/*11925*/         OPC_CheckType, MVT::i32,
/*11927*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11929*/         OPC_EmitInteger, MVT::i32, 14, 
/*11932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11950*/       0, /*End of Scope*/
/*11951*/     /*Scope*/ 44, /*->11996*/
/*11952*/       OPC_MoveChild, 0,
/*11954*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11957*/       OPC_RecordChild0, // #0 = $Rm
/*11958*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11969*/       OPC_MoveParent,
/*11970*/       OPC_RecordChild1, // #1 = $Rn
/*11971*/       OPC_CheckType, MVT::i32,
/*11973*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11975*/       OPC_EmitInteger, MVT::i32, 14, 
/*11978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11996*/     /*Scope*/ 61, /*->12058*/
/*11997*/       OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12003*/       OPC_RecordChild0, // #0 = $src
/*12004*/       OPC_CheckType, MVT::i32,
/*12006*/       OPC_Scope, 24, /*->12032*/ // 2 children in Scope
/*12008*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*12010*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12015*/         OPC_EmitInteger, MVT::i32, 14, 
/*12018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*12032*/       /*Scope*/ 24, /*->12057*/
/*12033*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12035*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12040*/         OPC_EmitInteger, MVT::i32, 14, 
/*12043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12046*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*12057*/       0, /*End of Scope*/
/*12058*/     /*Scope*/ 57|128,1/*185*/, /*->12245*/
/*12060*/       OPC_RecordChild0, // #0 = $Rn
/*12061*/       OPC_RecordChild1, // #1 = $imm
/*12062*/       OPC_Scope, 103, /*->12167*/ // 2 children in Scope
/*12064*/         OPC_MoveChild, 1,
/*12066*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12069*/         OPC_Scope, 30, /*->12101*/ // 3 children in Scope
/*12071*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*12073*/           OPC_MoveParent,
/*12074*/           OPC_CheckType, MVT::i32,
/*12076*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12078*/           OPC_EmitConvertToTarget, 1,
/*12080*/           OPC_EmitInteger, MVT::i32, 14, 
/*12083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*12101*/         /*Scope*/ 30, /*->12132*/
/*12102*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*12104*/           OPC_MoveParent,
/*12105*/           OPC_CheckType, MVT::i32,
/*12107*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12109*/           OPC_EmitConvertToTarget, 1,
/*12111*/           OPC_EmitInteger, MVT::i32, 14, 
/*12114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12132*/         /*Scope*/ 33, /*->12166*/
/*12133*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*12135*/           OPC_MoveParent,
/*12136*/           OPC_CheckType, MVT::i32,
/*12138*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12140*/           OPC_EmitConvertToTarget, 1,
/*12142*/           OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*12145*/           OPC_EmitInteger, MVT::i32, 14, 
/*12148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12151*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12154*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*12166*/         0, /*End of Scope*/
/*12167*/       /*Scope*/ 76, /*->12244*/
/*12168*/         OPC_CheckType, MVT::i32,
/*12170*/         OPC_Scope, 23, /*->12195*/ // 3 children in Scope
/*12172*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12174*/           OPC_EmitInteger, MVT::i32, 14, 
/*12177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12180*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12183*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*12195*/         /*Scope*/ 23, /*->12219*/
/*12196*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*12198*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*12201*/           OPC_EmitInteger, MVT::i32, 14, 
/*12204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12207*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*12219*/         /*Scope*/ 23, /*->12243*/
/*12220*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12222*/           OPC_EmitInteger, MVT::i32, 14, 
/*12225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12243*/         0, /*End of Scope*/
/*12244*/       0, /*End of Scope*/
/*12245*/     /*Scope*/ 114|128,24/*3186*/, /*->15433*/
/*12247*/       OPC_MoveChild, 0,
/*12249*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12252*/       OPC_Scope, 66|128,5/*706*/, /*->12961*/ // 8 children in Scope
/*12255*/         OPC_RecordChild0, // #0 = $Vn
/*12256*/         OPC_Scope, 6|128,4/*518*/, /*->12777*/ // 2 children in Scope
/*12259*/           OPC_RecordChild1, // #1 = $Vd
/*12260*/           OPC_MoveParent,
/*12261*/           OPC_MoveChild, 1,
/*12263*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12266*/           OPC_Scope, 56|128,1/*184*/, /*->12453*/ // 4 children in Scope
/*12269*/             OPC_RecordChild0, // #2 = $Vm
/*12270*/             OPC_MoveChild, 1,
/*12272*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12275*/             OPC_Scope, 126, /*->12403*/ // 2 children in Scope
/*12277*/               OPC_CheckChild0Same, 1,
/*12279*/               OPC_MoveChild, 1,
/*12281*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12284*/               OPC_MoveChild, 0,
/*12286*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12289*/               OPC_MoveChild, 0,
/*12291*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12294*/               OPC_MoveParent,
/*12295*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12297*/               OPC_SwitchType /*2 cases */, 50, MVT::v8i8,// ->12350
/*12300*/                 OPC_MoveParent,
/*12301*/                 OPC_MoveParent,
/*12302*/                 OPC_MoveParent,
/*12303*/                 OPC_MoveParent,
/*12304*/                 OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->12327
/*12307*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12309*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12312*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12315*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12327*/                 /*SwitchType*/ 20, MVT::v1i64,// ->12349
/*12329*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12331*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12334*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12337*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12349*/                 0, // EndSwitchType
/*12350*/               /*SwitchType*/ 50, MVT::v16i8,// ->12402
/*12352*/                 OPC_MoveParent,
/*12353*/                 OPC_MoveParent,
/*12354*/                 OPC_MoveParent,
/*12355*/                 OPC_MoveParent,
/*12356*/                 OPC_SwitchType /*2 cases */, 20, MVT::v4i32,// ->12379
/*12359*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12361*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12364*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12367*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12379*/                 /*SwitchType*/ 20, MVT::v2i64,// ->12401
/*12381*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12383*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12386*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12389*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*12401*/                 0, // EndSwitchType
/*12402*/               0, // EndSwitchType
/*12403*/             /*Scope*/ 48, /*->12452*/
/*12404*/               OPC_MoveChild, 0,
/*12406*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12409*/               OPC_MoveChild, 0,
/*12411*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12414*/               OPC_MoveChild, 0,
/*12416*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12419*/               OPC_MoveParent,
/*12420*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12422*/               OPC_CheckType, MVT::v8i8,
/*12424*/               OPC_MoveParent,
/*12425*/               OPC_MoveParent,
/*12426*/               OPC_CheckChild1Same, 1,
/*12428*/               OPC_MoveParent,
/*12429*/               OPC_MoveParent,
/*12430*/               OPC_CheckType, MVT::v2i32,
/*12432*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12434*/               OPC_EmitInteger, MVT::i32, 14, 
/*12437*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12440*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12452*/             0, /*End of Scope*/
/*12453*/           /*Scope*/ 107, /*->12561*/
/*12454*/             OPC_MoveChild, 0,
/*12456*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12459*/             OPC_Scope, 49, /*->12510*/ // 2 children in Scope
/*12461*/               OPC_CheckChild0Same, 1,
/*12463*/               OPC_MoveChild, 1,
/*12465*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12468*/               OPC_MoveChild, 0,
/*12470*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12473*/               OPC_MoveChild, 0,
/*12475*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12478*/               OPC_MoveParent,
/*12479*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12481*/               OPC_CheckType, MVT::v8i8,
/*12483*/               OPC_MoveParent,
/*12484*/               OPC_MoveParent,
/*12485*/               OPC_MoveParent,
/*12486*/               OPC_RecordChild1, // #2 = $Vm
/*12487*/               OPC_MoveParent,
/*12488*/               OPC_CheckType, MVT::v2i32,
/*12490*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12492*/               OPC_EmitInteger, MVT::i32, 14, 
/*12495*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12498*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12510*/             /*Scope*/ 49, /*->12560*/
/*12511*/               OPC_MoveChild, 0,
/*12513*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12516*/               OPC_MoveChild, 0,
/*12518*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12521*/               OPC_MoveChild, 0,
/*12523*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12526*/               OPC_MoveParent,
/*12527*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12529*/               OPC_CheckType, MVT::v8i8,
/*12531*/               OPC_MoveParent,
/*12532*/               OPC_MoveParent,
/*12533*/               OPC_CheckChild1Same, 1,
/*12535*/               OPC_MoveParent,
/*12536*/               OPC_RecordChild1, // #2 = $Vm
/*12537*/               OPC_MoveParent,
/*12538*/               OPC_CheckType, MVT::v2i32,
/*12540*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12542*/               OPC_EmitInteger, MVT::i32, 14, 
/*12545*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12548*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12560*/             0, /*End of Scope*/
/*12561*/           /*Scope*/ 106, /*->12668*/
/*12562*/             OPC_RecordChild0, // #2 = $Vm
/*12563*/             OPC_MoveChild, 1,
/*12565*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12568*/             OPC_Scope, 48, /*->12618*/ // 2 children in Scope
/*12570*/               OPC_CheckChild0Same, 0,
/*12572*/               OPC_MoveChild, 1,
/*12574*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12577*/               OPC_MoveChild, 0,
/*12579*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12582*/               OPC_MoveChild, 0,
/*12584*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12587*/               OPC_MoveParent,
/*12588*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12590*/               OPC_CheckType, MVT::v8i8,
/*12592*/               OPC_MoveParent,
/*12593*/               OPC_MoveParent,
/*12594*/               OPC_MoveParent,
/*12595*/               OPC_MoveParent,
/*12596*/               OPC_CheckType, MVT::v2i32,
/*12598*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12600*/               OPC_EmitInteger, MVT::i32, 14, 
/*12603*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12606*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12618*/             /*Scope*/ 48, /*->12667*/
/*12619*/               OPC_MoveChild, 0,
/*12621*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12624*/               OPC_MoveChild, 0,
/*12626*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12629*/               OPC_MoveChild, 0,
/*12631*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12634*/               OPC_MoveParent,
/*12635*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12637*/               OPC_CheckType, MVT::v8i8,
/*12639*/               OPC_MoveParent,
/*12640*/               OPC_MoveParent,
/*12641*/               OPC_CheckChild1Same, 0,
/*12643*/               OPC_MoveParent,
/*12644*/               OPC_MoveParent,
/*12645*/               OPC_CheckType, MVT::v2i32,
/*12647*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12649*/               OPC_EmitInteger, MVT::i32, 14, 
/*12652*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12655*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12667*/             0, /*End of Scope*/
/*12668*/           /*Scope*/ 107, /*->12776*/
/*12669*/             OPC_MoveChild, 0,
/*12671*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12674*/             OPC_Scope, 49, /*->12725*/ // 2 children in Scope
/*12676*/               OPC_CheckChild0Same, 0,
/*12678*/               OPC_MoveChild, 1,
/*12680*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12683*/               OPC_MoveChild, 0,
/*12685*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12688*/               OPC_MoveChild, 0,
/*12690*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12693*/               OPC_MoveParent,
/*12694*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12696*/               OPC_CheckType, MVT::v8i8,
/*12698*/               OPC_MoveParent,
/*12699*/               OPC_MoveParent,
/*12700*/               OPC_MoveParent,
/*12701*/               OPC_RecordChild1, // #2 = $Vm
/*12702*/               OPC_MoveParent,
/*12703*/               OPC_CheckType, MVT::v2i32,
/*12705*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12707*/               OPC_EmitInteger, MVT::i32, 14, 
/*12710*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12713*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12725*/             /*Scope*/ 49, /*->12775*/
/*12726*/               OPC_MoveChild, 0,
/*12728*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12731*/               OPC_MoveChild, 0,
/*12733*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12736*/               OPC_MoveChild, 0,
/*12738*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12741*/               OPC_MoveParent,
/*12742*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12744*/               OPC_CheckType, MVT::v8i8,
/*12746*/               OPC_MoveParent,
/*12747*/               OPC_MoveParent,
/*12748*/               OPC_CheckChild1Same, 0,
/*12750*/               OPC_MoveParent,
/*12751*/               OPC_RecordChild1, // #2 = $Vm
/*12752*/               OPC_MoveParent,
/*12753*/               OPC_CheckType, MVT::v2i32,
/*12755*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12757*/               OPC_EmitInteger, MVT::i32, 14, 
/*12760*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12763*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12775*/             0, /*End of Scope*/
/*12776*/           0, /*End of Scope*/
/*12777*/         /*Scope*/ 53|128,1/*181*/, /*->12960*/
/*12779*/           OPC_MoveChild, 1,
/*12781*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12784*/           OPC_Scope, 86, /*->12872*/ // 2 children in Scope
/*12786*/             OPC_RecordChild0, // #1 = $Vd
/*12787*/             OPC_MoveChild, 1,
/*12789*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12792*/             OPC_MoveChild, 0,
/*12794*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12797*/             OPC_MoveChild, 0,
/*12799*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12802*/             OPC_MoveParent,
/*12803*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12805*/             OPC_CheckType, MVT::v8i8,
/*12807*/             OPC_MoveParent,
/*12808*/             OPC_MoveParent,
/*12809*/             OPC_MoveParent,
/*12810*/             OPC_MoveParent,
/*12811*/             OPC_MoveChild, 1,
/*12813*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12816*/             OPC_Scope, 26, /*->12844*/ // 2 children in Scope
/*12818*/               OPC_RecordChild0, // #2 = $Vn
/*12819*/               OPC_CheckChild1Same, 1,
/*12821*/               OPC_MoveParent,
/*12822*/               OPC_CheckType, MVT::v2i32,
/*12824*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12826*/               OPC_EmitInteger, MVT::i32, 14, 
/*12829*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12832*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12844*/             /*Scope*/ 26, /*->12871*/
/*12845*/               OPC_CheckChild0Same, 1,
/*12847*/               OPC_RecordChild1, // #2 = $Vn
/*12848*/               OPC_MoveParent,
/*12849*/               OPC_CheckType, MVT::v2i32,
/*12851*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12853*/               OPC_EmitInteger, MVT::i32, 14, 
/*12856*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12859*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12871*/             0, /*End of Scope*/
/*12872*/           /*Scope*/ 86, /*->12959*/
/*12873*/             OPC_MoveChild, 0,
/*12875*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12878*/             OPC_MoveChild, 0,
/*12880*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12883*/             OPC_MoveChild, 0,
/*12885*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12888*/             OPC_MoveParent,
/*12889*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12891*/             OPC_CheckType, MVT::v8i8,
/*12893*/             OPC_MoveParent,
/*12894*/             OPC_MoveParent,
/*12895*/             OPC_RecordChild1, // #1 = $Vd
/*12896*/             OPC_MoveParent,
/*12897*/             OPC_MoveParent,
/*12898*/             OPC_MoveChild, 1,
/*12900*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12903*/             OPC_Scope, 26, /*->12931*/ // 2 children in Scope
/*12905*/               OPC_RecordChild0, // #2 = $Vn
/*12906*/               OPC_CheckChild1Same, 1,
/*12908*/               OPC_MoveParent,
/*12909*/               OPC_CheckType, MVT::v2i32,
/*12911*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12913*/               OPC_EmitInteger, MVT::i32, 14, 
/*12916*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12919*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12931*/             /*Scope*/ 26, /*->12958*/
/*12932*/               OPC_CheckChild0Same, 1,
/*12934*/               OPC_RecordChild1, // #2 = $Vn
/*12935*/               OPC_MoveParent,
/*12936*/               OPC_CheckType, MVT::v2i32,
/*12938*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12940*/               OPC_EmitInteger, MVT::i32, 14, 
/*12943*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12946*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12958*/             0, /*End of Scope*/
/*12959*/           0, /*End of Scope*/
/*12960*/         0, /*End of Scope*/
/*12961*/       /*Scope*/ 55|128,1/*183*/, /*->13146*/
/*12963*/         OPC_MoveChild, 0,
/*12965*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12968*/         OPC_Scope, 87, /*->13057*/ // 2 children in Scope
/*12970*/           OPC_RecordChild0, // #0 = $Vd
/*12971*/           OPC_MoveChild, 1,
/*12973*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12976*/           OPC_MoveChild, 0,
/*12978*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12981*/           OPC_MoveChild, 0,
/*12983*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12986*/           OPC_MoveParent,
/*12987*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12989*/           OPC_CheckType, MVT::v8i8,
/*12991*/           OPC_MoveParent,
/*12992*/           OPC_MoveParent,
/*12993*/           OPC_MoveParent,
/*12994*/           OPC_RecordChild1, // #1 = $Vm
/*12995*/           OPC_MoveParent,
/*12996*/           OPC_MoveChild, 1,
/*12998*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13001*/           OPC_Scope, 26, /*->13029*/ // 2 children in Scope
/*13003*/             OPC_RecordChild0, // #2 = $Vn
/*13004*/             OPC_CheckChild1Same, 0,
/*13006*/             OPC_MoveParent,
/*13007*/             OPC_CheckType, MVT::v2i32,
/*13009*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13011*/             OPC_EmitInteger, MVT::i32, 14, 
/*13014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13017*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13029*/           /*Scope*/ 26, /*->13056*/
/*13030*/             OPC_CheckChild0Same, 0,
/*13032*/             OPC_RecordChild1, // #2 = $Vn
/*13033*/             OPC_MoveParent,
/*13034*/             OPC_CheckType, MVT::v2i32,
/*13036*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13038*/             OPC_EmitInteger, MVT::i32, 14, 
/*13041*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13044*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13056*/           0, /*End of Scope*/
/*13057*/         /*Scope*/ 87, /*->13145*/
/*13058*/           OPC_MoveChild, 0,
/*13060*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13063*/           OPC_MoveChild, 0,
/*13065*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13068*/           OPC_MoveChild, 0,
/*13070*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13073*/           OPC_MoveParent,
/*13074*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13076*/           OPC_CheckType, MVT::v8i8,
/*13078*/           OPC_MoveParent,
/*13079*/           OPC_MoveParent,
/*13080*/           OPC_RecordChild1, // #0 = $Vd
/*13081*/           OPC_MoveParent,
/*13082*/           OPC_RecordChild1, // #1 = $Vm
/*13083*/           OPC_MoveParent,
/*13084*/           OPC_MoveChild, 1,
/*13086*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13089*/           OPC_Scope, 26, /*->13117*/ // 2 children in Scope
/*13091*/             OPC_RecordChild0, // #2 = $Vn
/*13092*/             OPC_CheckChild1Same, 0,
/*13094*/             OPC_MoveParent,
/*13095*/             OPC_CheckType, MVT::v2i32,
/*13097*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13099*/             OPC_EmitInteger, MVT::i32, 14, 
/*13102*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13105*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13117*/           /*Scope*/ 26, /*->13144*/
/*13118*/             OPC_CheckChild0Same, 0,
/*13120*/             OPC_RecordChild1, // #2 = $Vn
/*13121*/             OPC_MoveParent,
/*13122*/             OPC_CheckType, MVT::v2i32,
/*13124*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13126*/             OPC_EmitInteger, MVT::i32, 14, 
/*13129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13132*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13144*/           0, /*End of Scope*/
/*13145*/         0, /*End of Scope*/
/*13146*/       /*Scope*/ 63|128,4/*575*/, /*->13723*/
/*13148*/         OPC_RecordChild0, // #0 = $Vn
/*13149*/         OPC_Scope, 3|128,3/*387*/, /*->13539*/ // 2 children in Scope
/*13152*/           OPC_RecordChild1, // #1 = $Vd
/*13153*/           OPC_MoveParent,
/*13154*/           OPC_MoveChild, 1,
/*13156*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13159*/           OPC_Scope, 54, /*->13215*/ // 4 children in Scope
/*13161*/             OPC_RecordChild0, // #2 = $Vm
/*13162*/             OPC_MoveChild, 1,
/*13164*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13167*/             OPC_MoveChild, 0,
/*13169*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13172*/             OPC_MoveChild, 0,
/*13174*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13177*/             OPC_MoveChild, 0,
/*13179*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13182*/             OPC_MoveParent,
/*13183*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13185*/             OPC_CheckType, MVT::v8i8,
/*13187*/             OPC_MoveParent,
/*13188*/             OPC_MoveParent,
/*13189*/             OPC_CheckChild1Same, 1,
/*13191*/             OPC_MoveParent,
/*13192*/             OPC_MoveParent,
/*13193*/             OPC_CheckType, MVT::v1i64,
/*13195*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13197*/             OPC_EmitInteger, MVT::i32, 14, 
/*13200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13203*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13215*/           /*Scope*/ 107, /*->13323*/
/*13216*/             OPC_MoveChild, 0,
/*13218*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13221*/             OPC_Scope, 49, /*->13272*/ // 2 children in Scope
/*13223*/               OPC_CheckChild0Same, 1,
/*13225*/               OPC_MoveChild, 1,
/*13227*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13230*/               OPC_MoveChild, 0,
/*13232*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13235*/               OPC_MoveChild, 0,
/*13237*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13240*/               OPC_MoveParent,
/*13241*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13243*/               OPC_CheckType, MVT::v8i8,
/*13245*/               OPC_MoveParent,
/*13246*/               OPC_MoveParent,
/*13247*/               OPC_MoveParent,
/*13248*/               OPC_RecordChild1, // #2 = $Vm
/*13249*/               OPC_MoveParent,
/*13250*/               OPC_CheckType, MVT::v1i64,
/*13252*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13254*/               OPC_EmitInteger, MVT::i32, 14, 
/*13257*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13260*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13272*/             /*Scope*/ 49, /*->13322*/
/*13273*/               OPC_MoveChild, 0,
/*13275*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13278*/               OPC_MoveChild, 0,
/*13280*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13283*/               OPC_MoveChild, 0,
/*13285*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13288*/               OPC_MoveParent,
/*13289*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13291*/               OPC_CheckType, MVT::v8i8,
/*13293*/               OPC_MoveParent,
/*13294*/               OPC_MoveParent,
/*13295*/               OPC_CheckChild1Same, 1,
/*13297*/               OPC_MoveParent,
/*13298*/               OPC_RecordChild1, // #2 = $Vm
/*13299*/               OPC_MoveParent,
/*13300*/               OPC_CheckType, MVT::v1i64,
/*13302*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13304*/               OPC_EmitInteger, MVT::i32, 14, 
/*13307*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13310*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13322*/             0, /*End of Scope*/
/*13323*/           /*Scope*/ 106, /*->13430*/
/*13324*/             OPC_RecordChild0, // #2 = $Vm
/*13325*/             OPC_MoveChild, 1,
/*13327*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13330*/             OPC_Scope, 48, /*->13380*/ // 2 children in Scope
/*13332*/               OPC_CheckChild0Same, 0,
/*13334*/               OPC_MoveChild, 1,
/*13336*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13339*/               OPC_MoveChild, 0,
/*13341*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13344*/               OPC_MoveChild, 0,
/*13346*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13349*/               OPC_MoveParent,
/*13350*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13352*/               OPC_CheckType, MVT::v8i8,
/*13354*/               OPC_MoveParent,
/*13355*/               OPC_MoveParent,
/*13356*/               OPC_MoveParent,
/*13357*/               OPC_MoveParent,
/*13358*/               OPC_CheckType, MVT::v1i64,
/*13360*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13362*/               OPC_EmitInteger, MVT::i32, 14, 
/*13365*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13368*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13380*/             /*Scope*/ 48, /*->13429*/
/*13381*/               OPC_MoveChild, 0,
/*13383*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13386*/               OPC_MoveChild, 0,
/*13388*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13391*/               OPC_MoveChild, 0,
/*13393*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13396*/               OPC_MoveParent,
/*13397*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13399*/               OPC_CheckType, MVT::v8i8,
/*13401*/               OPC_MoveParent,
/*13402*/               OPC_MoveParent,
/*13403*/               OPC_CheckChild1Same, 0,
/*13405*/               OPC_MoveParent,
/*13406*/               OPC_MoveParent,
/*13407*/               OPC_CheckType, MVT::v1i64,
/*13409*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13411*/               OPC_EmitInteger, MVT::i32, 14, 
/*13414*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13417*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13429*/             0, /*End of Scope*/
/*13430*/           /*Scope*/ 107, /*->13538*/
/*13431*/             OPC_MoveChild, 0,
/*13433*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13436*/             OPC_Scope, 49, /*->13487*/ // 2 children in Scope
/*13438*/               OPC_CheckChild0Same, 0,
/*13440*/               OPC_MoveChild, 1,
/*13442*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13445*/               OPC_MoveChild, 0,
/*13447*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13450*/               OPC_MoveChild, 0,
/*13452*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13455*/               OPC_MoveParent,
/*13456*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13458*/               OPC_CheckType, MVT::v8i8,
/*13460*/               OPC_MoveParent,
/*13461*/               OPC_MoveParent,
/*13462*/               OPC_MoveParent,
/*13463*/               OPC_RecordChild1, // #2 = $Vm
/*13464*/               OPC_MoveParent,
/*13465*/               OPC_CheckType, MVT::v1i64,
/*13467*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13469*/               OPC_EmitInteger, MVT::i32, 14, 
/*13472*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13475*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13487*/             /*Scope*/ 49, /*->13537*/
/*13488*/               OPC_MoveChild, 0,
/*13490*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13493*/               OPC_MoveChild, 0,
/*13495*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13498*/               OPC_MoveChild, 0,
/*13500*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13503*/               OPC_MoveParent,
/*13504*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13506*/               OPC_CheckType, MVT::v8i8,
/*13508*/               OPC_MoveParent,
/*13509*/               OPC_MoveParent,
/*13510*/               OPC_CheckChild1Same, 0,
/*13512*/               OPC_MoveParent,
/*13513*/               OPC_RecordChild1, // #2 = $Vm
/*13514*/               OPC_MoveParent,
/*13515*/               OPC_CheckType, MVT::v1i64,
/*13517*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13519*/               OPC_EmitInteger, MVT::i32, 14, 
/*13522*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13525*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13537*/             0, /*End of Scope*/
/*13538*/           0, /*End of Scope*/
/*13539*/         /*Scope*/ 53|128,1/*181*/, /*->13722*/
/*13541*/           OPC_MoveChild, 1,
/*13543*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13546*/           OPC_Scope, 86, /*->13634*/ // 2 children in Scope
/*13548*/             OPC_RecordChild0, // #1 = $Vd
/*13549*/             OPC_MoveChild, 1,
/*13551*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13554*/             OPC_MoveChild, 0,
/*13556*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13559*/             OPC_MoveChild, 0,
/*13561*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13564*/             OPC_MoveParent,
/*13565*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13567*/             OPC_CheckType, MVT::v8i8,
/*13569*/             OPC_MoveParent,
/*13570*/             OPC_MoveParent,
/*13571*/             OPC_MoveParent,
/*13572*/             OPC_MoveParent,
/*13573*/             OPC_MoveChild, 1,
/*13575*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13578*/             OPC_Scope, 26, /*->13606*/ // 2 children in Scope
/*13580*/               OPC_RecordChild0, // #2 = $Vn
/*13581*/               OPC_CheckChild1Same, 1,
/*13583*/               OPC_MoveParent,
/*13584*/               OPC_CheckType, MVT::v1i64,
/*13586*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13588*/               OPC_EmitInteger, MVT::i32, 14, 
/*13591*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13594*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13606*/             /*Scope*/ 26, /*->13633*/
/*13607*/               OPC_CheckChild0Same, 1,
/*13609*/               OPC_RecordChild1, // #2 = $Vn
/*13610*/               OPC_MoveParent,
/*13611*/               OPC_CheckType, MVT::v1i64,
/*13613*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13615*/               OPC_EmitInteger, MVT::i32, 14, 
/*13618*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13621*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13633*/             0, /*End of Scope*/
/*13634*/           /*Scope*/ 86, /*->13721*/
/*13635*/             OPC_MoveChild, 0,
/*13637*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13640*/             OPC_MoveChild, 0,
/*13642*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13645*/             OPC_MoveChild, 0,
/*13647*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13650*/             OPC_MoveParent,
/*13651*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13653*/             OPC_CheckType, MVT::v8i8,
/*13655*/             OPC_MoveParent,
/*13656*/             OPC_MoveParent,
/*13657*/             OPC_RecordChild1, // #1 = $Vd
/*13658*/             OPC_MoveParent,
/*13659*/             OPC_MoveParent,
/*13660*/             OPC_MoveChild, 1,
/*13662*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13665*/             OPC_Scope, 26, /*->13693*/ // 2 children in Scope
/*13667*/               OPC_RecordChild0, // #2 = $Vn
/*13668*/               OPC_CheckChild1Same, 1,
/*13670*/               OPC_MoveParent,
/*13671*/               OPC_CheckType, MVT::v1i64,
/*13673*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13675*/               OPC_EmitInteger, MVT::i32, 14, 
/*13678*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13681*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13693*/             /*Scope*/ 26, /*->13720*/
/*13694*/               OPC_CheckChild0Same, 1,
/*13696*/               OPC_RecordChild1, // #2 = $Vn
/*13697*/               OPC_MoveParent,
/*13698*/               OPC_CheckType, MVT::v1i64,
/*13700*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13702*/               OPC_EmitInteger, MVT::i32, 14, 
/*13705*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13708*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13720*/             0, /*End of Scope*/
/*13721*/           0, /*End of Scope*/
/*13722*/         0, /*End of Scope*/
/*13723*/       /*Scope*/ 55|128,1/*183*/, /*->13908*/
/*13725*/         OPC_MoveChild, 0,
/*13727*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13730*/         OPC_Scope, 87, /*->13819*/ // 2 children in Scope
/*13732*/           OPC_RecordChild0, // #0 = $Vd
/*13733*/           OPC_MoveChild, 1,
/*13735*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13738*/           OPC_MoveChild, 0,
/*13740*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13743*/           OPC_MoveChild, 0,
/*13745*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13748*/           OPC_MoveParent,
/*13749*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13751*/           OPC_CheckType, MVT::v8i8,
/*13753*/           OPC_MoveParent,
/*13754*/           OPC_MoveParent,
/*13755*/           OPC_MoveParent,
/*13756*/           OPC_RecordChild1, // #1 = $Vm
/*13757*/           OPC_MoveParent,
/*13758*/           OPC_MoveChild, 1,
/*13760*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13763*/           OPC_Scope, 26, /*->13791*/ // 2 children in Scope
/*13765*/             OPC_RecordChild0, // #2 = $Vn
/*13766*/             OPC_CheckChild1Same, 0,
/*13768*/             OPC_MoveParent,
/*13769*/             OPC_CheckType, MVT::v1i64,
/*13771*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13773*/             OPC_EmitInteger, MVT::i32, 14, 
/*13776*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13779*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13791*/           /*Scope*/ 26, /*->13818*/
/*13792*/             OPC_CheckChild0Same, 0,
/*13794*/             OPC_RecordChild1, // #2 = $Vn
/*13795*/             OPC_MoveParent,
/*13796*/             OPC_CheckType, MVT::v1i64,
/*13798*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13800*/             OPC_EmitInteger, MVT::i32, 14, 
/*13803*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13806*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13818*/           0, /*End of Scope*/
/*13819*/         /*Scope*/ 87, /*->13907*/
/*13820*/           OPC_MoveChild, 0,
/*13822*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13825*/           OPC_MoveChild, 0,
/*13827*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13830*/           OPC_MoveChild, 0,
/*13832*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13835*/           OPC_MoveParent,
/*13836*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13838*/           OPC_CheckType, MVT::v8i8,
/*13840*/           OPC_MoveParent,
/*13841*/           OPC_MoveParent,
/*13842*/           OPC_RecordChild1, // #0 = $Vd
/*13843*/           OPC_MoveParent,
/*13844*/           OPC_RecordChild1, // #1 = $Vm
/*13845*/           OPC_MoveParent,
/*13846*/           OPC_MoveChild, 1,
/*13848*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13851*/           OPC_Scope, 26, /*->13879*/ // 2 children in Scope
/*13853*/             OPC_RecordChild0, // #2 = $Vn
/*13854*/             OPC_CheckChild1Same, 0,
/*13856*/             OPC_MoveParent,
/*13857*/             OPC_CheckType, MVT::v1i64,
/*13859*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13861*/             OPC_EmitInteger, MVT::i32, 14, 
/*13864*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13867*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13879*/           /*Scope*/ 26, /*->13906*/
/*13880*/             OPC_CheckChild0Same, 0,
/*13882*/             OPC_RecordChild1, // #2 = $Vn
/*13883*/             OPC_MoveParent,
/*13884*/             OPC_CheckType, MVT::v1i64,
/*13886*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13888*/             OPC_EmitInteger, MVT::i32, 14, 
/*13891*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13894*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13906*/           0, /*End of Scope*/
/*13907*/         0, /*End of Scope*/
/*13908*/       /*Scope*/ 63|128,4/*575*/, /*->14485*/
/*13910*/         OPC_RecordChild0, // #0 = $Vn
/*13911*/         OPC_Scope, 3|128,3/*387*/, /*->14301*/ // 2 children in Scope
/*13914*/           OPC_RecordChild1, // #1 = $Vd
/*13915*/           OPC_MoveParent,
/*13916*/           OPC_MoveChild, 1,
/*13918*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13921*/           OPC_Scope, 54, /*->13977*/ // 4 children in Scope
/*13923*/             OPC_RecordChild0, // #2 = $Vm
/*13924*/             OPC_MoveChild, 1,
/*13926*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13929*/             OPC_MoveChild, 0,
/*13931*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13934*/             OPC_MoveChild, 0,
/*13936*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13939*/             OPC_MoveChild, 0,
/*13941*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13944*/             OPC_MoveParent,
/*13945*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13947*/             OPC_CheckType, MVT::v16i8,
/*13949*/             OPC_MoveParent,
/*13950*/             OPC_MoveParent,
/*13951*/             OPC_CheckChild1Same, 1,
/*13953*/             OPC_MoveParent,
/*13954*/             OPC_MoveParent,
/*13955*/             OPC_CheckType, MVT::v4i32,
/*13957*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13959*/             OPC_EmitInteger, MVT::i32, 14, 
/*13962*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13965*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13977*/           /*Scope*/ 107, /*->14085*/
/*13978*/             OPC_MoveChild, 0,
/*13980*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13983*/             OPC_Scope, 49, /*->14034*/ // 2 children in Scope
/*13985*/               OPC_CheckChild0Same, 1,
/*13987*/               OPC_MoveChild, 1,
/*13989*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13992*/               OPC_MoveChild, 0,
/*13994*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13997*/               OPC_MoveChild, 0,
/*13999*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14002*/               OPC_MoveParent,
/*14003*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14005*/               OPC_CheckType, MVT::v16i8,
/*14007*/               OPC_MoveParent,
/*14008*/               OPC_MoveParent,
/*14009*/               OPC_MoveParent,
/*14010*/               OPC_RecordChild1, // #2 = $Vm
/*14011*/               OPC_MoveParent,
/*14012*/               OPC_CheckType, MVT::v4i32,
/*14014*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14016*/               OPC_EmitInteger, MVT::i32, 14, 
/*14019*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14022*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14034*/             /*Scope*/ 49, /*->14084*/
/*14035*/               OPC_MoveChild, 0,
/*14037*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14040*/               OPC_MoveChild, 0,
/*14042*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14045*/               OPC_MoveChild, 0,
/*14047*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14050*/               OPC_MoveParent,
/*14051*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14053*/               OPC_CheckType, MVT::v16i8,
/*14055*/               OPC_MoveParent,
/*14056*/               OPC_MoveParent,
/*14057*/               OPC_CheckChild1Same, 1,
/*14059*/               OPC_MoveParent,
/*14060*/               OPC_RecordChild1, // #2 = $Vm
/*14061*/               OPC_MoveParent,
/*14062*/               OPC_CheckType, MVT::v4i32,
/*14064*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14066*/               OPC_EmitInteger, MVT::i32, 14, 
/*14069*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14072*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14084*/             0, /*End of Scope*/
/*14085*/           /*Scope*/ 106, /*->14192*/
/*14086*/             OPC_RecordChild0, // #2 = $Vm
/*14087*/             OPC_MoveChild, 1,
/*14089*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14092*/             OPC_Scope, 48, /*->14142*/ // 2 children in Scope
/*14094*/               OPC_CheckChild0Same, 0,
/*14096*/               OPC_MoveChild, 1,
/*14098*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14101*/               OPC_MoveChild, 0,
/*14103*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14106*/               OPC_MoveChild, 0,
/*14108*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14111*/               OPC_MoveParent,
/*14112*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14114*/               OPC_CheckType, MVT::v16i8,
/*14116*/               OPC_MoveParent,
/*14117*/               OPC_MoveParent,
/*14118*/               OPC_MoveParent,
/*14119*/               OPC_MoveParent,
/*14120*/               OPC_CheckType, MVT::v4i32,
/*14122*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14124*/               OPC_EmitInteger, MVT::i32, 14, 
/*14127*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14130*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14142*/             /*Scope*/ 48, /*->14191*/
/*14143*/               OPC_MoveChild, 0,
/*14145*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14148*/               OPC_MoveChild, 0,
/*14150*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14153*/               OPC_MoveChild, 0,
/*14155*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14158*/               OPC_MoveParent,
/*14159*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14161*/               OPC_CheckType, MVT::v16i8,
/*14163*/               OPC_MoveParent,
/*14164*/               OPC_MoveParent,
/*14165*/               OPC_CheckChild1Same, 0,
/*14167*/               OPC_MoveParent,
/*14168*/               OPC_MoveParent,
/*14169*/               OPC_CheckType, MVT::v4i32,
/*14171*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14173*/               OPC_EmitInteger, MVT::i32, 14, 
/*14176*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14179*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14191*/             0, /*End of Scope*/
/*14192*/           /*Scope*/ 107, /*->14300*/
/*14193*/             OPC_MoveChild, 0,
/*14195*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14198*/             OPC_Scope, 49, /*->14249*/ // 2 children in Scope
/*14200*/               OPC_CheckChild0Same, 0,
/*14202*/               OPC_MoveChild, 1,
/*14204*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14207*/               OPC_MoveChild, 0,
/*14209*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14212*/               OPC_MoveChild, 0,
/*14214*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14217*/               OPC_MoveParent,
/*14218*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14220*/               OPC_CheckType, MVT::v16i8,
/*14222*/               OPC_MoveParent,
/*14223*/               OPC_MoveParent,
/*14224*/               OPC_MoveParent,
/*14225*/               OPC_RecordChild1, // #2 = $Vm
/*14226*/               OPC_MoveParent,
/*14227*/               OPC_CheckType, MVT::v4i32,
/*14229*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14231*/               OPC_EmitInteger, MVT::i32, 14, 
/*14234*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14237*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14249*/             /*Scope*/ 49, /*->14299*/
/*14250*/               OPC_MoveChild, 0,
/*14252*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14255*/               OPC_MoveChild, 0,
/*14257*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14260*/               OPC_MoveChild, 0,
/*14262*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14265*/               OPC_MoveParent,
/*14266*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14268*/               OPC_CheckType, MVT::v16i8,
/*14270*/               OPC_MoveParent,
/*14271*/               OPC_MoveParent,
/*14272*/               OPC_CheckChild1Same, 0,
/*14274*/               OPC_MoveParent,
/*14275*/               OPC_RecordChild1, // #2 = $Vm
/*14276*/               OPC_MoveParent,
/*14277*/               OPC_CheckType, MVT::v4i32,
/*14279*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14281*/               OPC_EmitInteger, MVT::i32, 14, 
/*14284*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14287*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14299*/             0, /*End of Scope*/
/*14300*/           0, /*End of Scope*/
/*14301*/         /*Scope*/ 53|128,1/*181*/, /*->14484*/
/*14303*/           OPC_MoveChild, 1,
/*14305*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14308*/           OPC_Scope, 86, /*->14396*/ // 2 children in Scope
/*14310*/             OPC_RecordChild0, // #1 = $Vd
/*14311*/             OPC_MoveChild, 1,
/*14313*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14316*/             OPC_MoveChild, 0,
/*14318*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14321*/             OPC_MoveChild, 0,
/*14323*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14326*/             OPC_MoveParent,
/*14327*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14329*/             OPC_CheckType, MVT::v16i8,
/*14331*/             OPC_MoveParent,
/*14332*/             OPC_MoveParent,
/*14333*/             OPC_MoveParent,
/*14334*/             OPC_MoveParent,
/*14335*/             OPC_MoveChild, 1,
/*14337*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14340*/             OPC_Scope, 26, /*->14368*/ // 2 children in Scope
/*14342*/               OPC_RecordChild0, // #2 = $Vn
/*14343*/               OPC_CheckChild1Same, 1,
/*14345*/               OPC_MoveParent,
/*14346*/               OPC_CheckType, MVT::v4i32,
/*14348*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14350*/               OPC_EmitInteger, MVT::i32, 14, 
/*14353*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14356*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14368*/             /*Scope*/ 26, /*->14395*/
/*14369*/               OPC_CheckChild0Same, 1,
/*14371*/               OPC_RecordChild1, // #2 = $Vn
/*14372*/               OPC_MoveParent,
/*14373*/               OPC_CheckType, MVT::v4i32,
/*14375*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14377*/               OPC_EmitInteger, MVT::i32, 14, 
/*14380*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14383*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14395*/             0, /*End of Scope*/
/*14396*/           /*Scope*/ 86, /*->14483*/
/*14397*/             OPC_MoveChild, 0,
/*14399*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14402*/             OPC_MoveChild, 0,
/*14404*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14407*/             OPC_MoveChild, 0,
/*14409*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14412*/             OPC_MoveParent,
/*14413*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14415*/             OPC_CheckType, MVT::v16i8,
/*14417*/             OPC_MoveParent,
/*14418*/             OPC_MoveParent,
/*14419*/             OPC_RecordChild1, // #1 = $Vd
/*14420*/             OPC_MoveParent,
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_MoveChild, 1,
/*14424*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14427*/             OPC_Scope, 26, /*->14455*/ // 2 children in Scope
/*14429*/               OPC_RecordChild0, // #2 = $Vn
/*14430*/               OPC_CheckChild1Same, 1,
/*14432*/               OPC_MoveParent,
/*14433*/               OPC_CheckType, MVT::v4i32,
/*14435*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14437*/               OPC_EmitInteger, MVT::i32, 14, 
/*14440*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14443*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14455*/             /*Scope*/ 26, /*->14482*/
/*14456*/               OPC_CheckChild0Same, 1,
/*14458*/               OPC_RecordChild1, // #2 = $Vn
/*14459*/               OPC_MoveParent,
/*14460*/               OPC_CheckType, MVT::v4i32,
/*14462*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14464*/               OPC_EmitInteger, MVT::i32, 14, 
/*14467*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14470*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14482*/             0, /*End of Scope*/
/*14483*/           0, /*End of Scope*/
/*14484*/         0, /*End of Scope*/
/*14485*/       /*Scope*/ 55|128,1/*183*/, /*->14670*/
/*14487*/         OPC_MoveChild, 0,
/*14489*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14492*/         OPC_Scope, 87, /*->14581*/ // 2 children in Scope
/*14494*/           OPC_RecordChild0, // #0 = $Vd
/*14495*/           OPC_MoveChild, 1,
/*14497*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14500*/           OPC_MoveChild, 0,
/*14502*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14505*/           OPC_MoveChild, 0,
/*14507*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14510*/           OPC_MoveParent,
/*14511*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14513*/           OPC_CheckType, MVT::v16i8,
/*14515*/           OPC_MoveParent,
/*14516*/           OPC_MoveParent,
/*14517*/           OPC_MoveParent,
/*14518*/           OPC_RecordChild1, // #1 = $Vm
/*14519*/           OPC_MoveParent,
/*14520*/           OPC_MoveChild, 1,
/*14522*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14525*/           OPC_Scope, 26, /*->14553*/ // 2 children in Scope
/*14527*/             OPC_RecordChild0, // #2 = $Vn
/*14528*/             OPC_CheckChild1Same, 0,
/*14530*/             OPC_MoveParent,
/*14531*/             OPC_CheckType, MVT::v4i32,
/*14533*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14535*/             OPC_EmitInteger, MVT::i32, 14, 
/*14538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14553*/           /*Scope*/ 26, /*->14580*/
/*14554*/             OPC_CheckChild0Same, 0,
/*14556*/             OPC_RecordChild1, // #2 = $Vn
/*14557*/             OPC_MoveParent,
/*14558*/             OPC_CheckType, MVT::v4i32,
/*14560*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14562*/             OPC_EmitInteger, MVT::i32, 14, 
/*14565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14580*/           0, /*End of Scope*/
/*14581*/         /*Scope*/ 87, /*->14669*/
/*14582*/           OPC_MoveChild, 0,
/*14584*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14587*/           OPC_MoveChild, 0,
/*14589*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14592*/           OPC_MoveChild, 0,
/*14594*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14597*/           OPC_MoveParent,
/*14598*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14600*/           OPC_CheckType, MVT::v16i8,
/*14602*/           OPC_MoveParent,
/*14603*/           OPC_MoveParent,
/*14604*/           OPC_RecordChild1, // #0 = $Vd
/*14605*/           OPC_MoveParent,
/*14606*/           OPC_RecordChild1, // #1 = $Vm
/*14607*/           OPC_MoveParent,
/*14608*/           OPC_MoveChild, 1,
/*14610*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14613*/           OPC_Scope, 26, /*->14641*/ // 2 children in Scope
/*14615*/             OPC_RecordChild0, // #2 = $Vn
/*14616*/             OPC_CheckChild1Same, 0,
/*14618*/             OPC_MoveParent,
/*14619*/             OPC_CheckType, MVT::v4i32,
/*14621*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14623*/             OPC_EmitInteger, MVT::i32, 14, 
/*14626*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14629*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14641*/           /*Scope*/ 26, /*->14668*/
/*14642*/             OPC_CheckChild0Same, 0,
/*14644*/             OPC_RecordChild1, // #2 = $Vn
/*14645*/             OPC_MoveParent,
/*14646*/             OPC_CheckType, MVT::v4i32,
/*14648*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14650*/             OPC_EmitInteger, MVT::i32, 14, 
/*14653*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14656*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14668*/           0, /*End of Scope*/
/*14669*/         0, /*End of Scope*/
/*14670*/       /*Scope*/ 63|128,4/*575*/, /*->15247*/
/*14672*/         OPC_RecordChild0, // #0 = $Vn
/*14673*/         OPC_Scope, 3|128,3/*387*/, /*->15063*/ // 2 children in Scope
/*14676*/           OPC_RecordChild1, // #1 = $Vd
/*14677*/           OPC_MoveParent,
/*14678*/           OPC_MoveChild, 1,
/*14680*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14683*/           OPC_Scope, 54, /*->14739*/ // 4 children in Scope
/*14685*/             OPC_RecordChild0, // #2 = $Vm
/*14686*/             OPC_MoveChild, 1,
/*14688*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14691*/             OPC_MoveChild, 0,
/*14693*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14696*/             OPC_MoveChild, 0,
/*14698*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14701*/             OPC_MoveChild, 0,
/*14703*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14706*/             OPC_MoveParent,
/*14707*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14709*/             OPC_CheckType, MVT::v16i8,
/*14711*/             OPC_MoveParent,
/*14712*/             OPC_MoveParent,
/*14713*/             OPC_CheckChild1Same, 1,
/*14715*/             OPC_MoveParent,
/*14716*/             OPC_MoveParent,
/*14717*/             OPC_CheckType, MVT::v2i64,
/*14719*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14721*/             OPC_EmitInteger, MVT::i32, 14, 
/*14724*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14727*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14739*/           /*Scope*/ 107, /*->14847*/
/*14740*/             OPC_MoveChild, 0,
/*14742*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14745*/             OPC_Scope, 49, /*->14796*/ // 2 children in Scope
/*14747*/               OPC_CheckChild0Same, 1,
/*14749*/               OPC_MoveChild, 1,
/*14751*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14754*/               OPC_MoveChild, 0,
/*14756*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14759*/               OPC_MoveChild, 0,
/*14761*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14764*/               OPC_MoveParent,
/*14765*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14767*/               OPC_CheckType, MVT::v16i8,
/*14769*/               OPC_MoveParent,
/*14770*/               OPC_MoveParent,
/*14771*/               OPC_MoveParent,
/*14772*/               OPC_RecordChild1, // #2 = $Vm
/*14773*/               OPC_MoveParent,
/*14774*/               OPC_CheckType, MVT::v2i64,
/*14776*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14778*/               OPC_EmitInteger, MVT::i32, 14, 
/*14781*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14784*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14796*/             /*Scope*/ 49, /*->14846*/
/*14797*/               OPC_MoveChild, 0,
/*14799*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14802*/               OPC_MoveChild, 0,
/*14804*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14807*/               OPC_MoveChild, 0,
/*14809*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14812*/               OPC_MoveParent,
/*14813*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14815*/               OPC_CheckType, MVT::v16i8,
/*14817*/               OPC_MoveParent,
/*14818*/               OPC_MoveParent,
/*14819*/               OPC_CheckChild1Same, 1,
/*14821*/               OPC_MoveParent,
/*14822*/               OPC_RecordChild1, // #2 = $Vm
/*14823*/               OPC_MoveParent,
/*14824*/               OPC_CheckType, MVT::v2i64,
/*14826*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14828*/               OPC_EmitInteger, MVT::i32, 14, 
/*14831*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14834*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14846*/             0, /*End of Scope*/
/*14847*/           /*Scope*/ 106, /*->14954*/
/*14848*/             OPC_RecordChild0, // #2 = $Vm
/*14849*/             OPC_MoveChild, 1,
/*14851*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14854*/             OPC_Scope, 48, /*->14904*/ // 2 children in Scope
/*14856*/               OPC_CheckChild0Same, 0,
/*14858*/               OPC_MoveChild, 1,
/*14860*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14863*/               OPC_MoveChild, 0,
/*14865*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14868*/               OPC_MoveChild, 0,
/*14870*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14873*/               OPC_MoveParent,
/*14874*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14876*/               OPC_CheckType, MVT::v16i8,
/*14878*/               OPC_MoveParent,
/*14879*/               OPC_MoveParent,
/*14880*/               OPC_MoveParent,
/*14881*/               OPC_MoveParent,
/*14882*/               OPC_CheckType, MVT::v2i64,
/*14884*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14886*/               OPC_EmitInteger, MVT::i32, 14, 
/*14889*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14892*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14904*/             /*Scope*/ 48, /*->14953*/
/*14905*/               OPC_MoveChild, 0,
/*14907*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14910*/               OPC_MoveChild, 0,
/*14912*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14915*/               OPC_MoveChild, 0,
/*14917*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14920*/               OPC_MoveParent,
/*14921*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14923*/               OPC_CheckType, MVT::v16i8,
/*14925*/               OPC_MoveParent,
/*14926*/               OPC_MoveParent,
/*14927*/               OPC_CheckChild1Same, 0,
/*14929*/               OPC_MoveParent,
/*14930*/               OPC_MoveParent,
/*14931*/               OPC_CheckType, MVT::v2i64,
/*14933*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14935*/               OPC_EmitInteger, MVT::i32, 14, 
/*14938*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14941*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14953*/             0, /*End of Scope*/
/*14954*/           /*Scope*/ 107, /*->15062*/
/*14955*/             OPC_MoveChild, 0,
/*14957*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14960*/             OPC_Scope, 49, /*->15011*/ // 2 children in Scope
/*14962*/               OPC_CheckChild0Same, 0,
/*14964*/               OPC_MoveChild, 1,
/*14966*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14969*/               OPC_MoveChild, 0,
/*14971*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14974*/               OPC_MoveChild, 0,
/*14976*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14979*/               OPC_MoveParent,
/*14980*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14982*/               OPC_CheckType, MVT::v16i8,
/*14984*/               OPC_MoveParent,
/*14985*/               OPC_MoveParent,
/*14986*/               OPC_MoveParent,
/*14987*/               OPC_RecordChild1, // #2 = $Vm
/*14988*/               OPC_MoveParent,
/*14989*/               OPC_CheckType, MVT::v2i64,
/*14991*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14993*/               OPC_EmitInteger, MVT::i32, 14, 
/*14996*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14999*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15011*/             /*Scope*/ 49, /*->15061*/
/*15012*/               OPC_MoveChild, 0,
/*15014*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15017*/               OPC_MoveChild, 0,
/*15019*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15022*/               OPC_MoveChild, 0,
/*15024*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15027*/               OPC_MoveParent,
/*15028*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15030*/               OPC_CheckType, MVT::v16i8,
/*15032*/               OPC_MoveParent,
/*15033*/               OPC_MoveParent,
/*15034*/               OPC_CheckChild1Same, 0,
/*15036*/               OPC_MoveParent,
/*15037*/               OPC_RecordChild1, // #2 = $Vm
/*15038*/               OPC_MoveParent,
/*15039*/               OPC_CheckType, MVT::v2i64,
/*15041*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15043*/               OPC_EmitInteger, MVT::i32, 14, 
/*15046*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15049*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15061*/             0, /*End of Scope*/
/*15062*/           0, /*End of Scope*/
/*15063*/         /*Scope*/ 53|128,1/*181*/, /*->15246*/
/*15065*/           OPC_MoveChild, 1,
/*15067*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15070*/           OPC_Scope, 86, /*->15158*/ // 2 children in Scope
/*15072*/             OPC_RecordChild0, // #1 = $Vd
/*15073*/             OPC_MoveChild, 1,
/*15075*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15078*/             OPC_MoveChild, 0,
/*15080*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15083*/             OPC_MoveChild, 0,
/*15085*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15088*/             OPC_MoveParent,
/*15089*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15091*/             OPC_CheckType, MVT::v16i8,
/*15093*/             OPC_MoveParent,
/*15094*/             OPC_MoveParent,
/*15095*/             OPC_MoveParent,
/*15096*/             OPC_MoveParent,
/*15097*/             OPC_MoveChild, 1,
/*15099*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15102*/             OPC_Scope, 26, /*->15130*/ // 2 children in Scope
/*15104*/               OPC_RecordChild0, // #2 = $Vn
/*15105*/               OPC_CheckChild1Same, 1,
/*15107*/               OPC_MoveParent,
/*15108*/               OPC_CheckType, MVT::v2i64,
/*15110*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15112*/               OPC_EmitInteger, MVT::i32, 14, 
/*15115*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15118*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15130*/             /*Scope*/ 26, /*->15157*/
/*15131*/               OPC_CheckChild0Same, 1,
/*15133*/               OPC_RecordChild1, // #2 = $Vn
/*15134*/               OPC_MoveParent,
/*15135*/               OPC_CheckType, MVT::v2i64,
/*15137*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15139*/               OPC_EmitInteger, MVT::i32, 14, 
/*15142*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15145*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15157*/             0, /*End of Scope*/
/*15158*/           /*Scope*/ 86, /*->15245*/
/*15159*/             OPC_MoveChild, 0,
/*15161*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15164*/             OPC_MoveChild, 0,
/*15166*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15169*/             OPC_MoveChild, 0,
/*15171*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15174*/             OPC_MoveParent,
/*15175*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15177*/             OPC_CheckType, MVT::v16i8,
/*15179*/             OPC_MoveParent,
/*15180*/             OPC_MoveParent,
/*15181*/             OPC_RecordChild1, // #1 = $Vd
/*15182*/             OPC_MoveParent,
/*15183*/             OPC_MoveParent,
/*15184*/             OPC_MoveChild, 1,
/*15186*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15189*/             OPC_Scope, 26, /*->15217*/ // 2 children in Scope
/*15191*/               OPC_RecordChild0, // #2 = $Vn
/*15192*/               OPC_CheckChild1Same, 1,
/*15194*/               OPC_MoveParent,
/*15195*/               OPC_CheckType, MVT::v2i64,
/*15197*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15199*/               OPC_EmitInteger, MVT::i32, 14, 
/*15202*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15205*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15217*/             /*Scope*/ 26, /*->15244*/
/*15218*/               OPC_CheckChild0Same, 1,
/*15220*/               OPC_RecordChild1, // #2 = $Vn
/*15221*/               OPC_MoveParent,
/*15222*/               OPC_CheckType, MVT::v2i64,
/*15224*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15226*/               OPC_EmitInteger, MVT::i32, 14, 
/*15229*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15232*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15244*/             0, /*End of Scope*/
/*15245*/           0, /*End of Scope*/
/*15246*/         0, /*End of Scope*/
/*15247*/       /*Scope*/ 55|128,1/*183*/, /*->15432*/
/*15249*/         OPC_MoveChild, 0,
/*15251*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15254*/         OPC_Scope, 87, /*->15343*/ // 2 children in Scope
/*15256*/           OPC_RecordChild0, // #0 = $Vd
/*15257*/           OPC_MoveChild, 1,
/*15259*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15262*/           OPC_MoveChild, 0,
/*15264*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15267*/           OPC_MoveChild, 0,
/*15269*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15272*/           OPC_MoveParent,
/*15273*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15275*/           OPC_CheckType, MVT::v16i8,
/*15277*/           OPC_MoveParent,
/*15278*/           OPC_MoveParent,
/*15279*/           OPC_MoveParent,
/*15280*/           OPC_RecordChild1, // #1 = $Vm
/*15281*/           OPC_MoveParent,
/*15282*/           OPC_MoveChild, 1,
/*15284*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15287*/           OPC_Scope, 26, /*->15315*/ // 2 children in Scope
/*15289*/             OPC_RecordChild0, // #2 = $Vn
/*15290*/             OPC_CheckChild1Same, 0,
/*15292*/             OPC_MoveParent,
/*15293*/             OPC_CheckType, MVT::v2i64,
/*15295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15297*/             OPC_EmitInteger, MVT::i32, 14, 
/*15300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15315*/           /*Scope*/ 26, /*->15342*/
/*15316*/             OPC_CheckChild0Same, 0,
/*15318*/             OPC_RecordChild1, // #2 = $Vn
/*15319*/             OPC_MoveParent,
/*15320*/             OPC_CheckType, MVT::v2i64,
/*15322*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15324*/             OPC_EmitInteger, MVT::i32, 14, 
/*15327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15330*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15342*/           0, /*End of Scope*/
/*15343*/         /*Scope*/ 87, /*->15431*/
/*15344*/           OPC_MoveChild, 0,
/*15346*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15349*/           OPC_MoveChild, 0,
/*15351*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15354*/           OPC_MoveChild, 0,
/*15356*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15359*/           OPC_MoveParent,
/*15360*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15362*/           OPC_CheckType, MVT::v16i8,
/*15364*/           OPC_MoveParent,
/*15365*/           OPC_MoveParent,
/*15366*/           OPC_RecordChild1, // #0 = $Vd
/*15367*/           OPC_MoveParent,
/*15368*/           OPC_RecordChild1, // #1 = $Vm
/*15369*/           OPC_MoveParent,
/*15370*/           OPC_MoveChild, 1,
/*15372*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15375*/           OPC_Scope, 26, /*->15403*/ // 2 children in Scope
/*15377*/             OPC_RecordChild0, // #2 = $Vn
/*15378*/             OPC_CheckChild1Same, 0,
/*15380*/             OPC_MoveParent,
/*15381*/             OPC_CheckType, MVT::v2i64,
/*15383*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15385*/             OPC_EmitInteger, MVT::i32, 14, 
/*15388*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15391*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15403*/           /*Scope*/ 26, /*->15430*/
/*15404*/             OPC_CheckChild0Same, 0,
/*15406*/             OPC_RecordChild1, // #2 = $Vn
/*15407*/             OPC_MoveParent,
/*15408*/             OPC_CheckType, MVT::v2i64,
/*15410*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15412*/             OPC_EmitInteger, MVT::i32, 14, 
/*15415*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15418*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15430*/           0, /*End of Scope*/
/*15431*/         0, /*End of Scope*/
/*15432*/       0, /*End of Scope*/
/*15433*/     /*Scope*/ 0|128,1/*128*/, /*->15563*/
/*15435*/       OPC_RecordChild0, // #0 = $Vn
/*15436*/       OPC_MoveChild, 1,
/*15438*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15441*/       OPC_Scope, 73, /*->15516*/ // 2 children in Scope
/*15443*/         OPC_RecordChild0, // #1 = $Vm
/*15444*/         OPC_MoveChild, 1,
/*15446*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15449*/         OPC_MoveChild, 0,
/*15451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15454*/         OPC_MoveChild, 0,
/*15456*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15459*/         OPC_MoveParent,
/*15460*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15462*/         OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->15489
/*15465*/           OPC_MoveParent,
/*15466*/           OPC_MoveParent,
/*15467*/           OPC_MoveParent,
/*15468*/           OPC_CheckType, MVT::v2i32,
/*15470*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15472*/           OPC_EmitInteger, MVT::i32, 14, 
/*15475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15478*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15489*/         /*SwitchType*/ 24, MVT::v16i8,// ->15515
/*15491*/           OPC_MoveParent,
/*15492*/           OPC_MoveParent,
/*15493*/           OPC_MoveParent,
/*15494*/           OPC_CheckType, MVT::v4i32,
/*15496*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15498*/           OPC_EmitInteger, MVT::i32, 14, 
/*15501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15515*/         0, // EndSwitchType
/*15516*/       /*Scope*/ 45, /*->15562*/
/*15517*/         OPC_MoveChild, 0,
/*15519*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15522*/         OPC_MoveChild, 0,
/*15524*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15527*/         OPC_MoveChild, 0,
/*15529*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15532*/         OPC_MoveParent,
/*15533*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15535*/         OPC_CheckType, MVT::v8i8,
/*15537*/         OPC_MoveParent,
/*15538*/         OPC_MoveParent,
/*15539*/         OPC_RecordChild1, // #1 = $Vm
/*15540*/         OPC_MoveParent,
/*15541*/         OPC_CheckType, MVT::v2i32,
/*15543*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15545*/         OPC_EmitInteger, MVT::i32, 14, 
/*15548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15562*/       0, /*End of Scope*/
/*15563*/     /*Scope*/ 101, /*->15665*/
/*15564*/       OPC_MoveChild, 0,
/*15566*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15569*/       OPC_Scope, 46, /*->15617*/ // 2 children in Scope
/*15571*/         OPC_RecordChild0, // #0 = $Vm
/*15572*/         OPC_MoveChild, 1,
/*15574*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15577*/         OPC_MoveChild, 0,
/*15579*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15582*/         OPC_MoveChild, 0,
/*15584*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15587*/         OPC_MoveParent,
/*15588*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15590*/         OPC_CheckType, MVT::v8i8,
/*15592*/         OPC_MoveParent,
/*15593*/         OPC_MoveParent,
/*15594*/         OPC_MoveParent,
/*15595*/         OPC_RecordChild1, // #1 = $Vn
/*15596*/         OPC_CheckType, MVT::v2i32,
/*15598*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15600*/         OPC_EmitInteger, MVT::i32, 14, 
/*15603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15617*/       /*Scope*/ 46, /*->15664*/
/*15618*/         OPC_MoveChild, 0,
/*15620*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15623*/         OPC_MoveChild, 0,
/*15625*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15628*/         OPC_MoveChild, 0,
/*15630*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15633*/         OPC_MoveParent,
/*15634*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15636*/         OPC_CheckType, MVT::v8i8,
/*15638*/         OPC_MoveParent,
/*15639*/         OPC_MoveParent,
/*15640*/         OPC_RecordChild1, // #0 = $Vm
/*15641*/         OPC_MoveParent,
/*15642*/         OPC_RecordChild1, // #1 = $Vn
/*15643*/         OPC_CheckType, MVT::v2i32,
/*15645*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15647*/         OPC_EmitInteger, MVT::i32, 14, 
/*15650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15664*/       0, /*End of Scope*/
/*15665*/     /*Scope*/ 51, /*->15717*/
/*15666*/       OPC_RecordChild0, // #0 = $Vn
/*15667*/       OPC_MoveChild, 1,
/*15669*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15672*/       OPC_MoveChild, 0,
/*15674*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15677*/       OPC_MoveChild, 0,
/*15679*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15682*/       OPC_MoveChild, 0,
/*15684*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15687*/       OPC_MoveParent,
/*15688*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15690*/       OPC_CheckType, MVT::v16i8,
/*15692*/       OPC_MoveParent,
/*15693*/       OPC_MoveParent,
/*15694*/       OPC_RecordChild1, // #1 = $Vm
/*15695*/       OPC_MoveParent,
/*15696*/       OPC_CheckType, MVT::v4i32,
/*15698*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15700*/       OPC_EmitInteger, MVT::i32, 14, 
/*15703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15717*/     /*Scope*/ 101, /*->15819*/
/*15718*/       OPC_MoveChild, 0,
/*15720*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15723*/       OPC_Scope, 46, /*->15771*/ // 2 children in Scope
/*15725*/         OPC_RecordChild0, // #0 = $Vm
/*15726*/         OPC_MoveChild, 1,
/*15728*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15731*/         OPC_MoveChild, 0,
/*15733*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15736*/         OPC_MoveChild, 0,
/*15738*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15741*/         OPC_MoveParent,
/*15742*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15744*/         OPC_CheckType, MVT::v16i8,
/*15746*/         OPC_MoveParent,
/*15747*/         OPC_MoveParent,
/*15748*/         OPC_MoveParent,
/*15749*/         OPC_RecordChild1, // #1 = $Vn
/*15750*/         OPC_CheckType, MVT::v4i32,
/*15752*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15754*/         OPC_EmitInteger, MVT::i32, 14, 
/*15757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15771*/       /*Scope*/ 46, /*->15818*/
/*15772*/         OPC_MoveChild, 0,
/*15774*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15777*/         OPC_MoveChild, 0,
/*15779*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15782*/         OPC_MoveChild, 0,
/*15784*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15787*/         OPC_MoveParent,
/*15788*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15790*/         OPC_CheckType, MVT::v16i8,
/*15792*/         OPC_MoveParent,
/*15793*/         OPC_MoveParent,
/*15794*/         OPC_RecordChild1, // #0 = $Vm
/*15795*/         OPC_MoveParent,
/*15796*/         OPC_RecordChild1, // #1 = $Vn
/*15797*/         OPC_CheckType, MVT::v4i32,
/*15799*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15801*/         OPC_EmitInteger, MVT::i32, 14, 
/*15804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15818*/       0, /*End of Scope*/
/*15819*/     /*Scope*/ 46, /*->15866*/
/*15820*/       OPC_RecordChild0, // #0 = $Vn
/*15821*/       OPC_RecordChild1, // #1 = $Vm
/*15822*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->15844
/*15825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15827*/         OPC_EmitInteger, MVT::i32, 14, 
/*15830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15844*/       /*SwitchType*/ 19, MVT::v4i32,// ->15865
/*15846*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15848*/         OPC_EmitInteger, MVT::i32, 14, 
/*15851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15865*/       0, // EndSwitchType
/*15866*/     0, /*End of Scope*/
/*15867*/   /*SwitchOpcode*/ 72|128,9/*1224*/, TARGET_VAL(ISD::MUL),// ->17095
/*15871*/     OPC_Scope, 65|128,2/*321*/, /*->16195*/ // 8 children in Scope
/*15874*/       OPC_MoveChild, 0,
/*15876*/       OPC_SwitchOpcode /*2 cases */, 122|128,1/*250*/, TARGET_VAL(ISD::SRA),// ->16131
/*15881*/         OPC_Scope, 89, /*->15972*/ // 2 children in Scope
/*15883*/           OPC_MoveChild, 0,
/*15885*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15888*/           OPC_RecordChild0, // #0 = $a
/*15889*/           OPC_CheckChild1Integer, 16, 
/*15891*/           OPC_CheckChild1Type, MVT::i32,
/*15893*/           OPC_MoveParent,
/*15894*/           OPC_CheckChild1Integer, 16, 
/*15896*/           OPC_CheckChild1Type, MVT::i32,
/*15898*/           OPC_MoveParent,
/*15899*/           OPC_MoveChild, 1,
/*15901*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15904*/           OPC_Scope, 37, /*->15943*/ // 2 children in Scope
/*15906*/             OPC_MoveChild, 0,
/*15908*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15911*/             OPC_RecordChild0, // #1 = $b
/*15912*/             OPC_CheckChild1Integer, 16, 
/*15914*/             OPC_CheckChild1Type, MVT::i32,
/*15916*/             OPC_MoveParent,
/*15917*/             OPC_CheckChild1Integer, 16, 
/*15919*/             OPC_CheckChild1Type, MVT::i32,
/*15921*/             OPC_MoveParent,
/*15922*/             OPC_CheckType, MVT::i32,
/*15924*/             OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15926*/             OPC_EmitInteger, MVT::i32, 14, 
/*15929*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15932*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15943*/           /*Scope*/ 27, /*->15971*/
/*15944*/             OPC_RecordChild0, // #1 = $b
/*15945*/             OPC_CheckChild1Integer, 16, 
/*15947*/             OPC_CheckChild1Type, MVT::i32,
/*15949*/             OPC_MoveParent,
/*15950*/             OPC_CheckType, MVT::i32,
/*15952*/             OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15954*/             OPC_EmitInteger, MVT::i32, 14, 
/*15957*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15960*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15971*/           0, /*End of Scope*/
/*15972*/         /*Scope*/ 28|128,1/*156*/, /*->16130*/
/*15974*/           OPC_RecordChild0, // #0 = $a
/*15975*/           OPC_CheckChild1Integer, 16, 
/*15977*/           OPC_CheckChild1Type, MVT::i32,
/*15979*/           OPC_MoveParent,
/*15980*/           OPC_MoveChild, 1,
/*15982*/           OPC_SwitchOpcode /*2 cases */, 91, TARGET_VAL(ISD::SRA),// ->16077
/*15986*/             OPC_Scope, 37, /*->16025*/ // 2 children in Scope
/*15988*/               OPC_MoveChild, 0,
/*15990*/               OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15993*/               OPC_RecordChild0, // #1 = $b
/*15994*/               OPC_CheckChild1Integer, 16, 
/*15996*/               OPC_CheckChild1Type, MVT::i32,
/*15998*/               OPC_MoveParent,
/*15999*/               OPC_CheckChild1Integer, 16, 
/*16001*/               OPC_CheckChild1Type, MVT::i32,
/*16003*/               OPC_MoveParent,
/*16004*/               OPC_CheckType, MVT::i32,
/*16006*/               OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*16008*/               OPC_EmitInteger, MVT::i32, 14, 
/*16011*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16014*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                        // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16025*/             /*Scope*/ 50, /*->16076*/
/*16026*/               OPC_RecordChild0, // #1 = $Rm
/*16027*/               OPC_CheckChild1Integer, 16, 
/*16029*/               OPC_CheckChild1Type, MVT::i32,
/*16031*/               OPC_MoveParent,
/*16032*/               OPC_CheckType, MVT::i32,
/*16034*/               OPC_Scope, 19, /*->16055*/ // 2 children in Scope
/*16036*/                 OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*16038*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16041*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16044*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16055*/               /*Scope*/ 19, /*->16075*/
/*16056*/                 OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*16058*/                 OPC_EmitInteger, MVT::i32, 14, 
/*16061*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16064*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16075*/               0, /*End of Scope*/
/*16076*/             0, /*End of Scope*/
/*16077*/           /*SwitchOpcode*/ 49, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16129
/*16080*/             OPC_RecordChild0, // #1 = $Rm
/*16081*/             OPC_MoveChild, 1,
/*16083*/             OPC_CheckValueType, MVT::i16,
/*16085*/             OPC_MoveParent,
/*16086*/             OPC_MoveParent,
/*16087*/             OPC_Scope, 19, /*->16108*/ // 2 children in Scope
/*16089*/               OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*16091*/               OPC_EmitInteger, MVT::i32, 14, 
/*16094*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16097*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16108*/             /*Scope*/ 19, /*->16128*/
/*16109*/               OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*16111*/               OPC_EmitInteger, MVT::i32, 14, 
/*16114*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16117*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16128*/             0, /*End of Scope*/
/*16129*/           0, // EndSwitchOpcode
/*16130*/         0, /*End of Scope*/
/*16131*/       /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16194
/*16134*/         OPC_RecordChild0, // #0 = $Rn
/*16135*/         OPC_MoveChild, 1,
/*16137*/         OPC_CheckValueType, MVT::i16,
/*16139*/         OPC_MoveParent,
/*16140*/         OPC_MoveParent,
/*16141*/         OPC_MoveChild, 1,
/*16143*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16146*/         OPC_RecordChild0, // #1 = $Rm
/*16147*/         OPC_CheckChild1Integer, 16, 
/*16149*/         OPC_CheckChild1Type, MVT::i32,
/*16151*/         OPC_MoveParent,
/*16152*/         OPC_Scope, 19, /*->16173*/ // 2 children in Scope
/*16154*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*16156*/           OPC_EmitInteger, MVT::i32, 14, 
/*16159*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16162*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16173*/         /*Scope*/ 19, /*->16193*/
/*16174*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*16176*/           OPC_EmitInteger, MVT::i32, 14, 
/*16179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16193*/         0, /*End of Scope*/
/*16194*/       0, // EndSwitchOpcode
/*16195*/     /*Scope*/ 38, /*->16234*/
/*16196*/       OPC_RecordChild0, // #0 = $a
/*16197*/       OPC_MoveChild, 0,
/*16199*/       OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16201*/       OPC_MoveParent,
/*16202*/       OPC_MoveChild, 1,
/*16204*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16207*/       OPC_RecordChild0, // #1 = $b
/*16208*/       OPC_CheckChild1Integer, 16, 
/*16210*/       OPC_CheckChild1Type, MVT::i32,
/*16212*/       OPC_MoveParent,
/*16213*/       OPC_CheckType, MVT::i32,
/*16215*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*16217*/       OPC_EmitInteger, MVT::i32, 14, 
/*16220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*16234*/     /*Scope*/ 104, /*->16339*/
/*16235*/       OPC_MoveChild, 0,
/*16237*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::SRA),// ->16274
/*16241*/         OPC_RecordChild0, // #0 = $a
/*16242*/         OPC_CheckChild1Integer, 16, 
/*16244*/         OPC_CheckChild1Type, MVT::i32,
/*16246*/         OPC_MoveParent,
/*16247*/         OPC_RecordChild1, // #1 = $b
/*16248*/         OPC_MoveChild, 1,
/*16250*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16252*/         OPC_MoveParent,
/*16253*/         OPC_CheckType, MVT::i32,
/*16255*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*16257*/         OPC_EmitInteger, MVT::i32, 14, 
/*16260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16274*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16338
/*16277*/         OPC_RecordChild0, // #0 = $Rn
/*16278*/         OPC_MoveChild, 1,
/*16280*/         OPC_CheckValueType, MVT::i16,
/*16282*/         OPC_MoveParent,
/*16283*/         OPC_MoveParent,
/*16284*/         OPC_MoveChild, 1,
/*16286*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16289*/         OPC_RecordChild0, // #1 = $Rm
/*16290*/         OPC_MoveChild, 1,
/*16292*/         OPC_CheckValueType, MVT::i16,
/*16294*/         OPC_MoveParent,
/*16295*/         OPC_MoveParent,
/*16296*/         OPC_Scope, 19, /*->16317*/ // 2 children in Scope
/*16298*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*16300*/           OPC_EmitInteger, MVT::i32, 14, 
/*16303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16306*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16317*/         /*Scope*/ 19, /*->16337*/
/*16318*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*16320*/           OPC_EmitInteger, MVT::i32, 14, 
/*16323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16337*/         0, /*End of Scope*/
/*16338*/       0, // EndSwitchOpcode
/*16339*/     /*Scope*/ 10|128,2/*266*/, /*->16607*/
/*16341*/       OPC_RecordChild0, // #0 = $a
/*16342*/       OPC_Scope, 32, /*->16376*/ // 3 children in Scope
/*16344*/         OPC_MoveChild, 0,
/*16346*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16348*/         OPC_MoveParent,
/*16349*/         OPC_RecordChild1, // #1 = $b
/*16350*/         OPC_MoveChild, 1,
/*16352*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16354*/         OPC_MoveParent,
/*16355*/         OPC_CheckType, MVT::i32,
/*16357*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*16359*/         OPC_EmitInteger, MVT::i32, 14, 
/*16362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*16376*/       /*Scope*/ 97, /*->16474*/
/*16377*/         OPC_RecordChild1, // #1 = $Rm
/*16378*/         OPC_CheckType, MVT::i32,
/*16380*/         OPC_Scope, 23, /*->16405*/ // 4 children in Scope
/*16382*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16384*/           OPC_EmitInteger, MVT::i32, 14, 
/*16387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16393*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16405*/         /*Scope*/ 23, /*->16429*/
/*16406*/           OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*16408*/           OPC_EmitInteger, MVT::i32, 14, 
/*16411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16429*/         /*Scope*/ 23, /*->16453*/
/*16430*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16432*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16435*/           OPC_EmitInteger, MVT::i32, 14, 
/*16438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16441*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*16453*/         /*Scope*/ 19, /*->16473*/
/*16454*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16456*/           OPC_EmitInteger, MVT::i32, 14, 
/*16459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16462*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16473*/         0, /*End of Scope*/
/*16474*/       /*Scope*/ 2|128,1/*130*/, /*->16606*/
/*16476*/         OPC_MoveChild, 1,
/*16478*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16481*/         OPC_RecordChild0, // #1 = $Vm
/*16482*/         OPC_Scope, 60, /*->16544*/ // 2 children in Scope
/*16484*/           OPC_CheckChild0Type, MVT::v4i16,
/*16486*/           OPC_RecordChild1, // #2 = $lane
/*16487*/           OPC_MoveChild, 1,
/*16489*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16492*/           OPC_MoveParent,
/*16493*/           OPC_MoveParent,
/*16494*/           OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16519
/*16497*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16499*/             OPC_EmitConvertToTarget, 2,
/*16501*/             OPC_EmitInteger, MVT::i32, 14, 
/*16504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16507*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16519*/           /*SwitchType*/ 22, MVT::v8i16,// ->16543
/*16521*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16523*/             OPC_EmitConvertToTarget, 2,
/*16525*/             OPC_EmitInteger, MVT::i32, 14, 
/*16528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16531*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16543*/           0, // EndSwitchType
/*16544*/         /*Scope*/ 60, /*->16605*/
/*16545*/           OPC_CheckChild0Type, MVT::v2i32,
/*16547*/           OPC_RecordChild1, // #2 = $lane
/*16548*/           OPC_MoveChild, 1,
/*16550*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16553*/           OPC_MoveParent,
/*16554*/           OPC_MoveParent,
/*16555*/           OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16580
/*16558*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16560*/             OPC_EmitConvertToTarget, 2,
/*16562*/             OPC_EmitInteger, MVT::i32, 14, 
/*16565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16580*/           /*SwitchType*/ 22, MVT::v4i32,// ->16604
/*16582*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16584*/             OPC_EmitConvertToTarget, 2,
/*16586*/             OPC_EmitInteger, MVT::i32, 14, 
/*16589*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16592*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16604*/           0, // EndSwitchType
/*16605*/         0, /*End of Scope*/
/*16606*/       0, /*End of Scope*/
/*16607*/     /*Scope*/ 4|128,1/*132*/, /*->16741*/
/*16609*/       OPC_MoveChild, 0,
/*16611*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16614*/       OPC_RecordChild0, // #0 = $Vm
/*16615*/       OPC_Scope, 61, /*->16678*/ // 2 children in Scope
/*16617*/         OPC_CheckChild0Type, MVT::v4i16,
/*16619*/         OPC_RecordChild1, // #1 = $lane
/*16620*/         OPC_MoveChild, 1,
/*16622*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16625*/         OPC_MoveParent,
/*16626*/         OPC_MoveParent,
/*16627*/         OPC_RecordChild1, // #2 = $Vn
/*16628*/         OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16653
/*16631*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16633*/           OPC_EmitConvertToTarget, 1,
/*16635*/           OPC_EmitInteger, MVT::i32, 14, 
/*16638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16641*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16653*/         /*SwitchType*/ 22, MVT::v8i16,// ->16677
/*16655*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16657*/           OPC_EmitConvertToTarget, 1,
/*16659*/           OPC_EmitInteger, MVT::i32, 14, 
/*16662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16677*/         0, // EndSwitchType
/*16678*/       /*Scope*/ 61, /*->16740*/
/*16679*/         OPC_CheckChild0Type, MVT::v2i32,
/*16681*/         OPC_RecordChild1, // #1 = $lane
/*16682*/         OPC_MoveChild, 1,
/*16684*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16687*/         OPC_MoveParent,
/*16688*/         OPC_MoveParent,
/*16689*/         OPC_RecordChild1, // #2 = $Vn
/*16690*/         OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16715
/*16693*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16695*/           OPC_EmitConvertToTarget, 1,
/*16697*/           OPC_EmitInteger, MVT::i32, 14, 
/*16700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16703*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16715*/         /*SwitchType*/ 22, MVT::v4i32,// ->16739
/*16717*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16719*/           OPC_EmitConvertToTarget, 1,
/*16721*/           OPC_EmitInteger, MVT::i32, 14, 
/*16724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16727*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16739*/         0, // EndSwitchType
/*16740*/       0, /*End of Scope*/
/*16741*/     /*Scope*/ 109, /*->16851*/
/*16742*/       OPC_RecordChild0, // #0 = $src1
/*16743*/       OPC_MoveChild, 1,
/*16745*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16748*/       OPC_RecordChild0, // #1 = $src2
/*16749*/       OPC_Scope, 49, /*->16800*/ // 2 children in Scope
/*16751*/         OPC_CheckChild0Type, MVT::v8i16,
/*16753*/         OPC_RecordChild1, // #2 = $lane
/*16754*/         OPC_MoveChild, 1,
/*16756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16759*/         OPC_MoveParent,
/*16760*/         OPC_MoveParent,
/*16761*/         OPC_CheckType, MVT::v8i16,
/*16763*/         OPC_EmitConvertToTarget, 2,
/*16765*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16768*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*16777*/         OPC_EmitConvertToTarget, 2,
/*16779*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16782*/         OPC_EmitInteger, MVT::i32, 14, 
/*16785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16800*/       /*Scope*/ 49, /*->16850*/
/*16801*/         OPC_CheckChild0Type, MVT::v4i32,
/*16803*/         OPC_RecordChild1, // #2 = $lane
/*16804*/         OPC_MoveChild, 1,
/*16806*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16809*/         OPC_MoveParent,
/*16810*/         OPC_MoveParent,
/*16811*/         OPC_CheckType, MVT::v4i32,
/*16813*/         OPC_EmitConvertToTarget, 2,
/*16815*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16818*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*16827*/         OPC_EmitConvertToTarget, 2,
/*16829*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16832*/         OPC_EmitInteger, MVT::i32, 14, 
/*16835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16850*/       0, /*End of Scope*/
/*16851*/     /*Scope*/ 110, /*->16962*/
/*16852*/       OPC_MoveChild, 0,
/*16854*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16857*/       OPC_RecordChild0, // #0 = $src2
/*16858*/       OPC_Scope, 50, /*->16910*/ // 2 children in Scope
/*16860*/         OPC_CheckChild0Type, MVT::v8i16,
/*16862*/         OPC_RecordChild1, // #1 = $lane
/*16863*/         OPC_MoveChild, 1,
/*16865*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16868*/         OPC_MoveParent,
/*16869*/         OPC_MoveParent,
/*16870*/         OPC_RecordChild1, // #2 = $src1
/*16871*/         OPC_CheckType, MVT::v8i16,
/*16873*/         OPC_EmitConvertToTarget, 1,
/*16875*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16878*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*16887*/         OPC_EmitConvertToTarget, 1,
/*16889*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16892*/         OPC_EmitInteger, MVT::i32, 14, 
/*16895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16910*/       /*Scope*/ 50, /*->16961*/
/*16911*/         OPC_CheckChild0Type, MVT::v4i32,
/*16913*/         OPC_RecordChild1, // #1 = $lane
/*16914*/         OPC_MoveChild, 1,
/*16916*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16919*/         OPC_MoveParent,
/*16920*/         OPC_MoveParent,
/*16921*/         OPC_RecordChild1, // #2 = $src1
/*16922*/         OPC_CheckType, MVT::v4i32,
/*16924*/         OPC_EmitConvertToTarget, 1,
/*16926*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16929*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*16938*/         OPC_EmitConvertToTarget, 1,
/*16940*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16943*/         OPC_EmitInteger, MVT::i32, 14, 
/*16946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16961*/       0, /*End of Scope*/
/*16962*/     /*Scope*/ 2|128,1/*130*/, /*->17094*/
/*16964*/       OPC_RecordChild0, // #0 = $Vn
/*16965*/       OPC_RecordChild1, // #1 = $Vm
/*16966*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->16988
/*16969*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16971*/         OPC_EmitInteger, MVT::i32, 14, 
/*16974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*16988*/       /*SwitchType*/ 19, MVT::v4i16,// ->17009
/*16990*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16992*/         OPC_EmitInteger, MVT::i32, 14, 
/*16995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*17009*/       /*SwitchType*/ 19, MVT::v2i32,// ->17030
/*17011*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17013*/         OPC_EmitInteger, MVT::i32, 14, 
/*17016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17019*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17030*/       /*SwitchType*/ 19, MVT::v16i8,// ->17051
/*17032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17034*/         OPC_EmitInteger, MVT::i32, 14, 
/*17037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*17051*/       /*SwitchType*/ 19, MVT::v8i16,// ->17072
/*17053*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17055*/         OPC_EmitInteger, MVT::i32, 14, 
/*17058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*17072*/       /*SwitchType*/ 19, MVT::v4i32,// ->17093
/*17074*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17076*/         OPC_EmitInteger, MVT::i32, 14, 
/*17079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17093*/       0, // EndSwitchType
/*17094*/     0, /*End of Scope*/
/*17095*/   /*SwitchOpcode*/ 34|128,20/*2594*/, TARGET_VAL(ISD::AND),// ->19693
/*17099*/     OPC_Scope, 66, /*->17167*/ // 34 children in Scope
/*17101*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17106*/       OPC_MoveChild, 0,
/*17108*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*17111*/       OPC_RecordChild0, // #0 = $Src
/*17112*/       OPC_CheckChild1Integer, 8, 
/*17114*/       OPC_CheckChild1Type, MVT::i32,
/*17116*/       OPC_MoveParent,
/*17117*/       OPC_CheckType, MVT::i32,
/*17119*/       OPC_Scope, 22, /*->17143*/ // 2 children in Scope
/*17121*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17123*/         OPC_EmitInteger, MVT::i32, 1, 
/*17126*/         OPC_EmitInteger, MVT::i32, 14, 
/*17129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*17143*/       /*Scope*/ 22, /*->17166*/
/*17144*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17146*/         OPC_EmitInteger, MVT::i32, 1, 
/*17149*/         OPC_EmitInteger, MVT::i32, 14, 
/*17152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*17166*/       0, /*End of Scope*/
/*17167*/     /*Scope*/ 47, /*->17215*/
/*17168*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17171*/       OPC_MoveChild, 0,
/*17173*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17176*/       OPC_RecordChild0, // #0 = $Rm
/*17177*/       OPC_RecordChild1, // #1 = $rot
/*17178*/       OPC_MoveChild, 1,
/*17180*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17183*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17185*/       OPC_CheckType, MVT::i32,
/*17187*/       OPC_MoveParent,
/*17188*/       OPC_MoveParent,
/*17189*/       OPC_CheckType, MVT::i32,
/*17191*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17193*/       OPC_EmitConvertToTarget, 1,
/*17195*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17198*/       OPC_EmitInteger, MVT::i32, 14, 
/*17201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17215*/     /*Scope*/ 48, /*->17264*/
/*17216*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17220*/       OPC_MoveChild, 0,
/*17222*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17225*/       OPC_RecordChild0, // #0 = $Rm
/*17226*/       OPC_RecordChild1, // #1 = $rot
/*17227*/       OPC_MoveChild, 1,
/*17229*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17232*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17234*/       OPC_CheckType, MVT::i32,
/*17236*/       OPC_MoveParent,
/*17237*/       OPC_MoveParent,
/*17238*/       OPC_CheckType, MVT::i32,
/*17240*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17242*/       OPC_EmitConvertToTarget, 1,
/*17244*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17247*/       OPC_EmitInteger, MVT::i32, 14, 
/*17250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17264*/     /*Scope*/ 49, /*->17314*/
/*17265*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17270*/       OPC_MoveChild, 0,
/*17272*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17275*/       OPC_RecordChild0, // #0 = $Rm
/*17276*/       OPC_RecordChild1, // #1 = $rot
/*17277*/       OPC_MoveChild, 1,
/*17279*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17282*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17284*/       OPC_CheckType, MVT::i32,
/*17286*/       OPC_MoveParent,
/*17287*/       OPC_MoveParent,
/*17288*/       OPC_CheckType, MVT::i32,
/*17290*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17292*/       OPC_EmitConvertToTarget, 1,
/*17294*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17297*/       OPC_EmitInteger, MVT::i32, 14, 
/*17300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17314*/     /*Scope*/ 47, /*->17362*/
/*17315*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17318*/       OPC_MoveChild, 0,
/*17320*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17323*/       OPC_RecordChild0, // #0 = $Rm
/*17324*/       OPC_RecordChild1, // #1 = $rot
/*17325*/       OPC_MoveChild, 1,
/*17327*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17330*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17332*/       OPC_CheckType, MVT::i32,
/*17334*/       OPC_MoveParent,
/*17335*/       OPC_MoveParent,
/*17336*/       OPC_CheckType, MVT::i32,
/*17338*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17340*/       OPC_EmitConvertToTarget, 1,
/*17342*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17345*/       OPC_EmitInteger, MVT::i32, 14, 
/*17348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17362*/     /*Scope*/ 48, /*->17411*/
/*17363*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17367*/       OPC_MoveChild, 0,
/*17369*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17372*/       OPC_RecordChild0, // #0 = $Rm
/*17373*/       OPC_RecordChild1, // #1 = $rot
/*17374*/       OPC_MoveChild, 1,
/*17376*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17379*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17381*/       OPC_CheckType, MVT::i32,
/*17383*/       OPC_MoveParent,
/*17384*/       OPC_MoveParent,
/*17385*/       OPC_CheckType, MVT::i32,
/*17387*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17389*/       OPC_EmitConvertToTarget, 1,
/*17391*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17394*/       OPC_EmitInteger, MVT::i32, 14, 
/*17397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17411*/     /*Scope*/ 49, /*->17461*/
/*17412*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17417*/       OPC_MoveChild, 0,
/*17419*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17422*/       OPC_RecordChild0, // #0 = $Rm
/*17423*/       OPC_RecordChild1, // #1 = $rot
/*17424*/       OPC_MoveChild, 1,
/*17426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17429*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17431*/       OPC_CheckType, MVT::i32,
/*17433*/       OPC_MoveParent,
/*17434*/       OPC_MoveParent,
/*17435*/       OPC_CheckType, MVT::i32,
/*17437*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17439*/       OPC_EmitConvertToTarget, 1,
/*17441*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17444*/       OPC_EmitInteger, MVT::i32, 14, 
/*17447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17461*/     /*Scope*/ 28, /*->17490*/
/*17462*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17465*/       OPC_RecordChild0, // #0 = $Src
/*17466*/       OPC_CheckType, MVT::i32,
/*17468*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17470*/       OPC_EmitInteger, MVT::i32, 0, 
/*17473*/       OPC_EmitInteger, MVT::i32, 14, 
/*17476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*17490*/     /*Scope*/ 29, /*->17520*/
/*17491*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17495*/       OPC_RecordChild0, // #0 = $Src
/*17496*/       OPC_CheckType, MVT::i32,
/*17498*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17500*/       OPC_EmitInteger, MVT::i32, 0, 
/*17503*/       OPC_EmitInteger, MVT::i32, 14, 
/*17506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*17520*/     /*Scope*/ 30, /*->17551*/
/*17521*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17526*/       OPC_RecordChild0, // #0 = $Src
/*17527*/       OPC_CheckType, MVT::i32,
/*17529*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17531*/       OPC_EmitInteger, MVT::i32, 0, 
/*17534*/       OPC_EmitInteger, MVT::i32, 14, 
/*17537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*17551*/     /*Scope*/ 28, /*->17580*/
/*17552*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17555*/       OPC_RecordChild0, // #0 = $Rm
/*17556*/       OPC_CheckType, MVT::i32,
/*17558*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17560*/       OPC_EmitInteger, MVT::i32, 0, 
/*17563*/       OPC_EmitInteger, MVT::i32, 14, 
/*17566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*17580*/     /*Scope*/ 29, /*->17610*/
/*17581*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17585*/       OPC_RecordChild0, // #0 = $Rm
/*17586*/       OPC_CheckType, MVT::i32,
/*17588*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17590*/       OPC_EmitInteger, MVT::i32, 0, 
/*17593*/       OPC_EmitInteger, MVT::i32, 14, 
/*17596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*17610*/     /*Scope*/ 30, /*->17641*/
/*17611*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17616*/       OPC_RecordChild0, // #0 = $Rm
/*17617*/       OPC_CheckType, MVT::i32,
/*17619*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17621*/       OPC_EmitInteger, MVT::i32, 0, 
/*17624*/       OPC_EmitInteger, MVT::i32, 14, 
/*17627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*17641*/     /*Scope*/ 49, /*->17691*/
/*17642*/       OPC_RecordChild0, // #0 = $Rn
/*17643*/       OPC_MoveChild, 1,
/*17645*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17648*/       OPC_RecordChild0, // #1 = $shift
/*17649*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17660*/       OPC_MoveParent,
/*17661*/       OPC_CheckType, MVT::i32,
/*17663*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17665*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17668*/       OPC_EmitInteger, MVT::i32, 14, 
/*17671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17691*/     /*Scope*/ 41, /*->17733*/
/*17692*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17695*/       OPC_MoveChild, 0,
/*17697*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17700*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17701*/       OPC_CheckFoldableChainNode,
/*17702*/       OPC_CheckChild1Integer, 105|128,1/*233*/, 
/*17705*/       OPC_RecordChild2, // #1 = $addr
/*17706*/       OPC_CheckChild2Type, MVT::i32,
/*17708*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*17710*/       OPC_MoveParent,
/*17711*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17713*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17716*/       OPC_EmitMergeInputChains1_0,
/*17717*/       OPC_EmitInteger, MVT::i32, 14, 
/*17720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 233:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*17733*/     /*Scope*/ 42, /*->17776*/
/*17734*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17738*/       OPC_MoveChild, 0,
/*17740*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17743*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17744*/       OPC_CheckFoldableChainNode,
/*17745*/       OPC_CheckChild1Integer, 105|128,1/*233*/, 
/*17748*/       OPC_RecordChild2, // #1 = $addr
/*17749*/       OPC_CheckChild2Type, MVT::i32,
/*17751*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*17753*/       OPC_MoveParent,
/*17754*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17756*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17759*/       OPC_EmitMergeInputChains1_0,
/*17760*/       OPC_EmitInteger, MVT::i32, 14, 
/*17763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 233:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*17776*/     /*Scope*/ 41, /*->17818*/
/*17777*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17780*/       OPC_MoveChild, 0,
/*17782*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17785*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17786*/       OPC_CheckFoldableChainNode,
/*17787*/       OPC_CheckChild1Integer, 103|128,1/*231*/, 
/*17790*/       OPC_RecordChild2, // #1 = $addr
/*17791*/       OPC_CheckChild2Type, MVT::i32,
/*17793*/       OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*17795*/       OPC_MoveParent,
/*17796*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17798*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17801*/       OPC_EmitMergeInputChains1_0,
/*17802*/       OPC_EmitInteger, MVT::i32, 14, 
/*17805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 231:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*17818*/     /*Scope*/ 42, /*->17861*/
/*17819*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17823*/       OPC_MoveChild, 0,
/*17825*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17828*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17829*/       OPC_CheckFoldableChainNode,
/*17830*/       OPC_CheckChild1Integer, 103|128,1/*231*/, 
/*17833*/       OPC_RecordChild2, // #1 = $addr
/*17834*/       OPC_CheckChild2Type, MVT::i32,
/*17836*/       OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*17838*/       OPC_MoveParent,
/*17839*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17841*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17844*/       OPC_EmitMergeInputChains1_0,
/*17845*/       OPC_EmitInteger, MVT::i32, 14, 
/*17848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 231:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*17861*/     /*Scope*/ 49, /*->17911*/
/*17862*/       OPC_MoveChild, 0,
/*17864*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17867*/       OPC_RecordChild0, // #0 = $shift
/*17868*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17879*/       OPC_MoveParent,
/*17880*/       OPC_RecordChild1, // #1 = $Rn
/*17881*/       OPC_CheckType, MVT::i32,
/*17883*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17885*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17888*/       OPC_EmitInteger, MVT::i32, 14, 
/*17891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17911*/     /*Scope*/ 79, /*->17991*/
/*17912*/       OPC_RecordChild0, // #0 = $Rn
/*17913*/       OPC_MoveChild, 1,
/*17915*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17918*/       OPC_RecordChild0, // #1 = $shift
/*17919*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17930*/       OPC_MoveParent,
/*17931*/       OPC_CheckType, MVT::i32,
/*17933*/       OPC_Scope, 27, /*->17962*/ // 2 children in Scope
/*17935*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17937*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17940*/         OPC_EmitInteger, MVT::i32, 14, 
/*17943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17962*/       /*Scope*/ 27, /*->17990*/
/*17963*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17965*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17968*/         OPC_EmitInteger, MVT::i32, 14, 
/*17971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17990*/       0, /*End of Scope*/
/*17991*/     /*Scope*/ 79, /*->18071*/
/*17992*/       OPC_MoveChild, 0,
/*17994*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17997*/       OPC_RecordChild0, // #0 = $shift
/*17998*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18009*/       OPC_MoveParent,
/*18010*/       OPC_RecordChild1, // #1 = $Rn
/*18011*/       OPC_CheckType, MVT::i32,
/*18013*/       OPC_Scope, 27, /*->18042*/ // 2 children in Scope
/*18015*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18017*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18020*/         OPC_EmitInteger, MVT::i32, 14, 
/*18023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18042*/       /*Scope*/ 27, /*->18070*/
/*18043*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18045*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*18048*/         OPC_EmitInteger, MVT::i32, 14, 
/*18051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18070*/       0, /*End of Scope*/
/*18071*/     /*Scope*/ 93|128,1/*221*/, /*->18294*/
/*18073*/       OPC_RecordChild0, // #0 = $Rn
/*18074*/       OPC_Scope, 31, /*->18107*/ // 4 children in Scope
/*18076*/         OPC_RecordChild1, // #1 = $shift
/*18077*/         OPC_CheckType, MVT::i32,
/*18079*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18081*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18084*/         OPC_EmitInteger, MVT::i32, 14, 
/*18087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18107*/       /*Scope*/ 99, /*->18207*/
/*18108*/         OPC_MoveChild, 1,
/*18110*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18113*/         OPC_RecordChild0, // #1 = $imm
/*18114*/         OPC_MoveChild, 0,
/*18116*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18119*/         OPC_Scope, 42, /*->18163*/ // 2 children in Scope
/*18121*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18123*/           OPC_MoveParent,
/*18124*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18135*/           OPC_MoveParent,
/*18136*/           OPC_CheckType, MVT::i32,
/*18138*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18140*/           OPC_EmitConvertToTarget, 1,
/*18142*/           OPC_EmitInteger, MVT::i32, 14, 
/*18145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18163*/         /*Scope*/ 42, /*->18206*/
/*18164*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18166*/           OPC_MoveParent,
/*18167*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18178*/           OPC_MoveParent,
/*18179*/           OPC_CheckType, MVT::i32,
/*18181*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18183*/           OPC_EmitConvertToTarget, 1,
/*18185*/           OPC_EmitInteger, MVT::i32, 14, 
/*18188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18206*/         0, /*End of Scope*/
/*18207*/       /*Scope*/ 31, /*->18239*/
/*18208*/         OPC_RecordChild1, // #1 = $Rn
/*18209*/         OPC_CheckType, MVT::i32,
/*18211*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18213*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*18216*/         OPC_EmitInteger, MVT::i32, 14, 
/*18219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18239*/       /*Scope*/ 53, /*->18293*/
/*18240*/         OPC_MoveChild, 1,
/*18242*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18245*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18256*/         OPC_RecordChild1, // #1 = $imm
/*18257*/         OPC_MoveChild, 1,
/*18259*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18262*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18264*/         OPC_MoveParent,
/*18265*/         OPC_MoveParent,
/*18266*/         OPC_CheckType, MVT::i32,
/*18268*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18270*/         OPC_EmitConvertToTarget, 1,
/*18272*/         OPC_EmitInteger, MVT::i32, 14, 
/*18275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18293*/       0, /*End of Scope*/
/*18294*/     /*Scope*/ 107, /*->18402*/
/*18295*/       OPC_MoveChild, 0,
/*18297*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18300*/       OPC_Scope, 49, /*->18351*/ // 2 children in Scope
/*18302*/         OPC_RecordChild0, // #0 = $imm
/*18303*/         OPC_MoveChild, 0,
/*18305*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18308*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18310*/         OPC_MoveParent,
/*18311*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18322*/         OPC_MoveParent,
/*18323*/         OPC_RecordChild1, // #1 = $Rn
/*18324*/         OPC_CheckType, MVT::i32,
/*18326*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18328*/         OPC_EmitConvertToTarget, 0,
/*18330*/         OPC_EmitInteger, MVT::i32, 14, 
/*18333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18351*/       /*Scope*/ 49, /*->18401*/
/*18352*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18363*/         OPC_RecordChild1, // #0 = $imm
/*18364*/         OPC_MoveChild, 1,
/*18366*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18369*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18371*/         OPC_MoveParent,
/*18372*/         OPC_MoveParent,
/*18373*/         OPC_RecordChild1, // #1 = $Rn
/*18374*/         OPC_CheckType, MVT::i32,
/*18376*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18378*/         OPC_EmitConvertToTarget, 0,
/*18380*/         OPC_EmitInteger, MVT::i32, 14, 
/*18383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18401*/       0, /*End of Scope*/
/*18402*/     /*Scope*/ 54, /*->18457*/
/*18403*/       OPC_RecordChild0, // #0 = $Rn
/*18404*/       OPC_MoveChild, 1,
/*18406*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18409*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18420*/       OPC_RecordChild1, // #1 = $imm
/*18421*/       OPC_MoveChild, 1,
/*18423*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18426*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18428*/       OPC_MoveParent,
/*18429*/       OPC_MoveParent,
/*18430*/       OPC_CheckType, MVT::i32,
/*18432*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18434*/       OPC_EmitConvertToTarget, 1,
/*18436*/       OPC_EmitInteger, MVT::i32, 14, 
/*18439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18457*/     /*Scope*/ 107, /*->18565*/
/*18458*/       OPC_MoveChild, 0,
/*18460*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18463*/       OPC_Scope, 49, /*->18514*/ // 2 children in Scope
/*18465*/         OPC_RecordChild0, // #0 = $imm
/*18466*/         OPC_MoveChild, 0,
/*18468*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18471*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18473*/         OPC_MoveParent,
/*18474*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18485*/         OPC_MoveParent,
/*18486*/         OPC_RecordChild1, // #1 = $Rn
/*18487*/         OPC_CheckType, MVT::i32,
/*18489*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18491*/         OPC_EmitConvertToTarget, 0,
/*18493*/         OPC_EmitInteger, MVT::i32, 14, 
/*18496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18514*/       /*Scope*/ 49, /*->18564*/
/*18515*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18526*/         OPC_RecordChild1, // #0 = $imm
/*18527*/         OPC_MoveChild, 1,
/*18529*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18532*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18534*/         OPC_MoveParent,
/*18535*/         OPC_MoveParent,
/*18536*/         OPC_RecordChild1, // #1 = $Rn
/*18537*/         OPC_CheckType, MVT::i32,
/*18539*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18541*/         OPC_EmitConvertToTarget, 0,
/*18543*/         OPC_EmitInteger, MVT::i32, 14, 
/*18546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18564*/       0, /*End of Scope*/
/*18565*/     /*Scope*/ 88|128,1/*216*/, /*->18783*/
/*18567*/       OPC_RecordChild0, // #0 = $Rn
/*18568*/       OPC_Scope, 117, /*->18687*/ // 2 children in Scope
/*18570*/         OPC_RecordChild1, // #1 = $shift
/*18571*/         OPC_CheckType, MVT::i32,
/*18573*/         OPC_Scope, 27, /*->18602*/ // 4 children in Scope
/*18575*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18577*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18580*/           OPC_EmitInteger, MVT::i32, 14, 
/*18583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18589*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18602*/         /*Scope*/ 27, /*->18630*/
/*18603*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18605*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*18608*/           OPC_EmitInteger, MVT::i32, 14, 
/*18611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18617*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18630*/         /*Scope*/ 27, /*->18658*/
/*18631*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18633*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18636*/           OPC_EmitInteger, MVT::i32, 14, 
/*18639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18658*/         /*Scope*/ 27, /*->18686*/
/*18659*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18661*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*18664*/           OPC_EmitInteger, MVT::i32, 14, 
/*18667*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18673*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18686*/         0, /*End of Scope*/
/*18687*/       /*Scope*/ 94, /*->18782*/
/*18688*/         OPC_MoveChild, 1,
/*18690*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18693*/         OPC_RecordChild0, // #1 = $Rm
/*18694*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18705*/         OPC_MoveParent,
/*18706*/         OPC_CheckType, MVT::i32,
/*18708*/         OPC_Scope, 23, /*->18733*/ // 3 children in Scope
/*18710*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18712*/           OPC_EmitInteger, MVT::i32, 14, 
/*18715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18733*/         /*Scope*/ 23, /*->18757*/
/*18734*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18736*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18739*/           OPC_EmitInteger, MVT::i32, 14, 
/*18742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18757*/         /*Scope*/ 23, /*->18781*/
/*18758*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18760*/           OPC_EmitInteger, MVT::i32, 14, 
/*18763*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18769*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18781*/         0, /*End of Scope*/
/*18782*/       0, /*End of Scope*/
/*18783*/     /*Scope*/ 95, /*->18879*/
/*18784*/       OPC_MoveChild, 0,
/*18786*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18789*/       OPC_RecordChild0, // #0 = $Rm
/*18790*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18801*/       OPC_MoveParent,
/*18802*/       OPC_RecordChild1, // #1 = $Rn
/*18803*/       OPC_CheckType, MVT::i32,
/*18805*/       OPC_Scope, 23, /*->18830*/ // 3 children in Scope
/*18807*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18809*/         OPC_EmitInteger, MVT::i32, 14, 
/*18812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18830*/       /*Scope*/ 23, /*->18854*/
/*18831*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18833*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18836*/         OPC_EmitInteger, MVT::i32, 14, 
/*18839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18854*/       /*Scope*/ 23, /*->18878*/
/*18855*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18857*/         OPC_EmitInteger, MVT::i32, 14, 
/*18860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18878*/       0, /*End of Scope*/
/*18879*/     /*Scope*/ 24, /*->18904*/
/*18880*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18883*/       OPC_RecordChild0, // #0 = $Rm
/*18884*/       OPC_CheckType, MVT::i32,
/*18886*/       OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18888*/       OPC_EmitInteger, MVT::i32, 14, 
/*18891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*18904*/     /*Scope*/ 25, /*->18930*/
/*18905*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18909*/       OPC_RecordChild0, // #0 = $Rm
/*18910*/       OPC_CheckType, MVT::i32,
/*18912*/       OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18914*/       OPC_EmitInteger, MVT::i32, 14, 
/*18917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*18930*/     /*Scope*/ 73|128,3/*457*/, /*->19389*/
/*18932*/       OPC_RecordChild0, // #0 = $src
/*18933*/       OPC_Scope, 39, /*->18974*/ // 4 children in Scope
/*18935*/         OPC_RecordChild1, // #1 = $imm
/*18936*/         OPC_MoveChild, 1,
/*18938*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18941*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*18943*/         OPC_MoveParent,
/*18944*/         OPC_CheckType, MVT::i32,
/*18946*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18948*/         OPC_EmitConvertToTarget, 1,
/*18950*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*18953*/         OPC_EmitInteger, MVT::i32, 14, 
/*18956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*18974*/       /*Scope*/ 44, /*->19019*/
/*18975*/         OPC_MoveChild, 0,
/*18977*/         OPC_CheckPredicate, 25, // Predicate_top16Zero
/*18979*/         OPC_MoveParent,
/*18980*/         OPC_RecordChild1, // #1 = $imm
/*18981*/         OPC_MoveChild, 1,
/*18983*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18986*/         OPC_CheckPredicate, 26, // Predicate_t2_so_imm_notSext
/*18988*/         OPC_MoveParent,
/*18989*/         OPC_CheckType, MVT::i32,
/*18991*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18993*/         OPC_EmitConvertToTarget, 1,
/*18995*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*18998*/         OPC_EmitInteger, MVT::i32, 14, 
/*19001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*19019*/       /*Scope*/ 111|128,1/*239*/, /*->19260*/
/*19021*/         OPC_RecordChild1, // #1 = $imm
/*19022*/         OPC_Scope, 29|128,1/*157*/, /*->19182*/ // 2 children in Scope
/*19025*/           OPC_MoveChild, 1,
/*19027*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19030*/           OPC_Scope, 30, /*->19062*/ // 5 children in Scope
/*19032*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*19034*/             OPC_MoveParent,
/*19035*/             OPC_CheckType, MVT::i32,
/*19037*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19039*/             OPC_EmitConvertToTarget, 1,
/*19041*/             OPC_EmitInteger, MVT::i32, 14, 
/*19044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19050*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19062*/           /*Scope*/ 26, /*->19089*/
/*19063*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*19065*/             OPC_MoveParent,
/*19066*/             OPC_CheckType, MVT::i32,
/*19068*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*19070*/             OPC_EmitConvertToTarget, 1,
/*19072*/             OPC_EmitInteger, MVT::i32, 14, 
/*19075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19078*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*19089*/           /*Scope*/ 33, /*->19123*/
/*19090*/             OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*19092*/             OPC_MoveParent,
/*19093*/             OPC_CheckType, MVT::i32,
/*19095*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19097*/             OPC_EmitConvertToTarget, 1,
/*19099*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*19102*/             OPC_EmitInteger, MVT::i32, 14, 
/*19105*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19111*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*19123*/           /*Scope*/ 30, /*->19154*/
/*19124*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*19126*/             OPC_MoveParent,
/*19127*/             OPC_CheckType, MVT::i32,
/*19129*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19131*/             OPC_EmitConvertToTarget, 1,
/*19133*/             OPC_EmitInteger, MVT::i32, 14, 
/*19136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19139*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19142*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19154*/           /*Scope*/ 26, /*->19181*/
/*19155*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*19157*/             OPC_MoveParent,
/*19158*/             OPC_CheckType, MVT::i32,
/*19160*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19162*/             OPC_EmitConvertToTarget, 1,
/*19164*/             OPC_EmitInteger, MVT::i32, 14, 
/*19167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19170*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*19181*/           0, /*End of Scope*/
/*19182*/         /*Scope*/ 76, /*->19259*/
/*19183*/           OPC_CheckType, MVT::i32,
/*19185*/           OPC_Scope, 23, /*->19210*/ // 3 children in Scope
/*19187*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19189*/             OPC_EmitInteger, MVT::i32, 14, 
/*19192*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19210*/           /*Scope*/ 23, /*->19234*/
/*19211*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19213*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19216*/             OPC_EmitInteger, MVT::i32, 14, 
/*19219*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19222*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19234*/           /*Scope*/ 23, /*->19258*/
/*19235*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19237*/             OPC_EmitInteger, MVT::i32, 14, 
/*19240*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19246*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19258*/           0, /*End of Scope*/
/*19259*/         0, /*End of Scope*/
/*19260*/       /*Scope*/ 127, /*->19388*/
/*19261*/         OPC_MoveChild, 1,
/*19263*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19266*/         OPC_Scope, 73, /*->19341*/ // 2 children in Scope
/*19268*/           OPC_RecordChild0, // #1 = $Vm
/*19269*/           OPC_MoveChild, 1,
/*19271*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19274*/           OPC_MoveChild, 0,
/*19276*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19279*/           OPC_MoveChild, 0,
/*19281*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19284*/           OPC_MoveParent,
/*19285*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19287*/           OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->19314
/*19290*/             OPC_MoveParent,
/*19291*/             OPC_MoveParent,
/*19292*/             OPC_MoveParent,
/*19293*/             OPC_CheckType, MVT::v2i32,
/*19295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19297*/             OPC_EmitInteger, MVT::i32, 14, 
/*19300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19314*/           /*SwitchType*/ 24, MVT::v16i8,// ->19340
/*19316*/             OPC_MoveParent,
/*19317*/             OPC_MoveParent,
/*19318*/             OPC_MoveParent,
/*19319*/             OPC_CheckType, MVT::v4i32,
/*19321*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19323*/             OPC_EmitInteger, MVT::i32, 14, 
/*19326*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19329*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19340*/           0, // EndSwitchType
/*19341*/         /*Scope*/ 45, /*->19387*/
/*19342*/           OPC_MoveChild, 0,
/*19344*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19347*/           OPC_MoveChild, 0,
/*19349*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19352*/           OPC_MoveChild, 0,
/*19354*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19357*/           OPC_MoveParent,
/*19358*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19360*/           OPC_CheckType, MVT::v8i8,
/*19362*/           OPC_MoveParent,
/*19363*/           OPC_MoveParent,
/*19364*/           OPC_RecordChild1, // #1 = $Vm
/*19365*/           OPC_MoveParent,
/*19366*/           OPC_CheckType, MVT::v2i32,
/*19368*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19370*/           OPC_EmitInteger, MVT::i32, 14, 
/*19373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19376*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19387*/         0, /*End of Scope*/
/*19388*/       0, /*End of Scope*/
/*19389*/     /*Scope*/ 101, /*->19491*/
/*19390*/       OPC_MoveChild, 0,
/*19392*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19395*/       OPC_Scope, 46, /*->19443*/ // 2 children in Scope
/*19397*/         OPC_RecordChild0, // #0 = $Vm
/*19398*/         OPC_MoveChild, 1,
/*19400*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19403*/         OPC_MoveChild, 0,
/*19405*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19408*/         OPC_MoveChild, 0,
/*19410*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19413*/         OPC_MoveParent,
/*19414*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19416*/         OPC_CheckType, MVT::v8i8,
/*19418*/         OPC_MoveParent,
/*19419*/         OPC_MoveParent,
/*19420*/         OPC_MoveParent,
/*19421*/         OPC_RecordChild1, // #1 = $Vn
/*19422*/         OPC_CheckType, MVT::v2i32,
/*19424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19426*/         OPC_EmitInteger, MVT::i32, 14, 
/*19429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19443*/       /*Scope*/ 46, /*->19490*/
/*19444*/         OPC_MoveChild, 0,
/*19446*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19449*/         OPC_MoveChild, 0,
/*19451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19454*/         OPC_MoveChild, 0,
/*19456*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19459*/         OPC_MoveParent,
/*19460*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19462*/         OPC_CheckType, MVT::v8i8,
/*19464*/         OPC_MoveParent,
/*19465*/         OPC_MoveParent,
/*19466*/         OPC_RecordChild1, // #0 = $Vm
/*19467*/         OPC_MoveParent,
/*19468*/         OPC_RecordChild1, // #1 = $Vn
/*19469*/         OPC_CheckType, MVT::v2i32,
/*19471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19473*/         OPC_EmitInteger, MVT::i32, 14, 
/*19476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19490*/       0, /*End of Scope*/
/*19491*/     /*Scope*/ 51, /*->19543*/
/*19492*/       OPC_RecordChild0, // #0 = $Vn
/*19493*/       OPC_MoveChild, 1,
/*19495*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19498*/       OPC_MoveChild, 0,
/*19500*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19503*/       OPC_MoveChild, 0,
/*19505*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19508*/       OPC_MoveChild, 0,
/*19510*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19513*/       OPC_MoveParent,
/*19514*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19516*/       OPC_CheckType, MVT::v16i8,
/*19518*/       OPC_MoveParent,
/*19519*/       OPC_MoveParent,
/*19520*/       OPC_RecordChild1, // #1 = $Vm
/*19521*/       OPC_MoveParent,
/*19522*/       OPC_CheckType, MVT::v4i32,
/*19524*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19526*/       OPC_EmitInteger, MVT::i32, 14, 
/*19529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19543*/     /*Scope*/ 101, /*->19645*/
/*19544*/       OPC_MoveChild, 0,
/*19546*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19549*/       OPC_Scope, 46, /*->19597*/ // 2 children in Scope
/*19551*/         OPC_RecordChild0, // #0 = $Vm
/*19552*/         OPC_MoveChild, 1,
/*19554*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19557*/         OPC_MoveChild, 0,
/*19559*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19562*/         OPC_MoveChild, 0,
/*19564*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19567*/         OPC_MoveParent,
/*19568*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19570*/         OPC_CheckType, MVT::v16i8,
/*19572*/         OPC_MoveParent,
/*19573*/         OPC_MoveParent,
/*19574*/         OPC_MoveParent,
/*19575*/         OPC_RecordChild1, // #1 = $Vn
/*19576*/         OPC_CheckType, MVT::v4i32,
/*19578*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19580*/         OPC_EmitInteger, MVT::i32, 14, 
/*19583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19586*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19597*/       /*Scope*/ 46, /*->19644*/
/*19598*/         OPC_MoveChild, 0,
/*19600*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19603*/         OPC_MoveChild, 0,
/*19605*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19608*/         OPC_MoveChild, 0,
/*19610*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19613*/         OPC_MoveParent,
/*19614*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19616*/         OPC_CheckType, MVT::v16i8,
/*19618*/         OPC_MoveParent,
/*19619*/         OPC_MoveParent,
/*19620*/         OPC_RecordChild1, // #0 = $Vm
/*19621*/         OPC_MoveParent,
/*19622*/         OPC_RecordChild1, // #1 = $Vn
/*19623*/         OPC_CheckType, MVT::v4i32,
/*19625*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19627*/         OPC_EmitInteger, MVT::i32, 14, 
/*19630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19644*/       0, /*End of Scope*/
/*19645*/     /*Scope*/ 46, /*->19692*/
/*19646*/       OPC_RecordChild0, // #0 = $Vn
/*19647*/       OPC_RecordChild1, // #1 = $Vm
/*19648*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->19670
/*19651*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19653*/         OPC_EmitInteger, MVT::i32, 14, 
/*19656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19670*/       /*SwitchType*/ 19, MVT::v4i32,// ->19691
/*19672*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19674*/         OPC_EmitInteger, MVT::i32, 14, 
/*19677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19691*/       0, // EndSwitchType
/*19692*/     0, /*End of Scope*/
/*19693*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ISD::SRL),// ->20048
/*19697*/     OPC_Scope, 26|128,1/*154*/, /*->19854*/ // 3 children in Scope
/*19700*/       OPC_MoveChild, 0,
/*19702*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*19705*/       OPC_MoveChild, 0,
/*19707*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*19710*/       OPC_RecordMemRef,
/*19711*/       OPC_RecordNode, // #0 = 'ld' chained node
/*19712*/       OPC_CheckFoldableChainNode,
/*19713*/       OPC_RecordChild1, // #1 = $addr
/*19714*/       OPC_CheckChild1Type, MVT::i32,
/*19716*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*19718*/       OPC_CheckPredicate, 30, // Predicate_extload
/*19720*/       OPC_CheckPredicate, 31, // Predicate_extloadi16
/*19722*/       OPC_MoveParent,
/*19723*/       OPC_MoveParent,
/*19724*/       OPC_CheckChild1Integer, 16, 
/*19726*/       OPC_CheckChild1Type, MVT::i32,
/*19728*/       OPC_CheckType, MVT::i32,
/*19730*/       OPC_Scope, 40, /*->19772*/ // 2 children in Scope
/*19732*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*19734*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*19737*/         OPC_EmitMergeInputChains1_0,
/*19738*/         OPC_EmitInteger, MVT::i32, 14, 
/*19741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19744*/         OPC_EmitNode, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*19756*/         OPC_EmitInteger, MVT::i32, 14, 
/*19759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*19772*/       /*Scope*/ 80, /*->19853*/
/*19773*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19775*/         OPC_Scope, 37, /*->19814*/ // 2 children in Scope
/*19777*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*19780*/           OPC_EmitMergeInputChains1_0,
/*19781*/           OPC_EmitInteger, MVT::i32, 14, 
/*19784*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19787*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19798*/           OPC_EmitInteger, MVT::i32, 14, 
/*19801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*19814*/         /*Scope*/ 37, /*->19852*/
/*19815*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*19818*/           OPC_EmitMergeInputChains1_0,
/*19819*/           OPC_EmitInteger, MVT::i32, 14, 
/*19822*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19825*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19836*/           OPC_EmitInteger, MVT::i32, 14, 
/*19839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19842*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*19852*/         0, /*End of Scope*/
/*19853*/       0, /*End of Scope*/
/*19854*/     /*Scope*/ 58, /*->19913*/
/*19855*/       OPC_RecordNode, // #0 = $src
/*19856*/       OPC_CheckType, MVT::i32,
/*19858*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19860*/       OPC_Scope, 25, /*->19887*/ // 2 children in Scope
/*19862*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*19865*/         OPC_EmitInteger, MVT::i32, 14, 
/*19868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19874*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*19887*/       /*Scope*/ 24, /*->19912*/
/*19888*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*19891*/         OPC_EmitInteger, MVT::i32, 14, 
/*19894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*19912*/       0, /*End of Scope*/
/*19913*/     /*Scope*/ 4|128,1/*132*/, /*->20047*/
/*19915*/       OPC_RecordChild0, // #0 = $Rm
/*19916*/       OPC_RecordChild1, // #1 = $imm5
/*19917*/       OPC_Scope, 72, /*->19991*/ // 2 children in Scope
/*19919*/         OPC_MoveChild, 1,
/*19921*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19924*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*19926*/         OPC_CheckType, MVT::i32,
/*19928*/         OPC_MoveParent,
/*19929*/         OPC_CheckType, MVT::i32,
/*19931*/         OPC_Scope, 28, /*->19961*/ // 2 children in Scope
/*19933*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19935*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19938*/           OPC_EmitConvertToTarget, 1,
/*19940*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*19943*/           OPC_EmitInteger, MVT::i32, 14, 
/*19946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*19961*/         /*Scope*/ 28, /*->19990*/
/*19962*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19964*/           OPC_EmitConvertToTarget, 1,
/*19966*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*19969*/           OPC_EmitInteger, MVT::i32, 14, 
/*19972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*19990*/         0, /*End of Scope*/
/*19991*/       /*Scope*/ 54, /*->20046*/
/*19992*/         OPC_CheckChild1Type, MVT::i32,
/*19994*/         OPC_CheckType, MVT::i32,
/*19996*/         OPC_Scope, 23, /*->20021*/ // 2 children in Scope
/*19998*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20000*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20003*/           OPC_EmitInteger, MVT::i32, 14, 
/*20006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20009*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20021*/         /*Scope*/ 23, /*->20045*/
/*20022*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20024*/           OPC_EmitInteger, MVT::i32, 14, 
/*20027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20033*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20045*/         0, /*End of Scope*/
/*20046*/       0, /*End of Scope*/
/*20047*/     0, /*End of Scope*/
/*20048*/   /*SwitchOpcode*/ 54|128,20/*2614*/, TARGET_VAL(ISD::STORE),// ->22666
/*20052*/     OPC_RecordMemRef,
/*20053*/     OPC_RecordNode, // #0 = 'st' chained node
/*20054*/     OPC_Scope, 108|128,3/*492*/, /*->20549*/ // 6 children in Scope
/*20057*/       OPC_MoveChild, 1,
/*20059*/       OPC_SwitchOpcode /*3 cases */, 19|128,1/*147*/, TARGET_VAL(ISD::SRL),// ->20211
/*20064*/         OPC_MoveChild, 0,
/*20066*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*20069*/         OPC_RecordChild0, // #1 = $Rn
/*20070*/         OPC_MoveParent,
/*20071*/         OPC_CheckChild1Integer, 16, 
/*20073*/         OPC_CheckChild1Type, MVT::i32,
/*20075*/         OPC_CheckType, MVT::i32,
/*20077*/         OPC_MoveParent,
/*20078*/         OPC_RecordChild2, // #2 = $addr
/*20079*/         OPC_CheckChild2Type, MVT::i32,
/*20081*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20083*/         OPC_CheckPredicate, 34, // Predicate_truncstore
/*20085*/         OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20087*/         OPC_Scope, 40, /*->20129*/ // 2 children in Scope
/*20089*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*20091*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*20094*/           OPC_EmitMergeInputChains1_0,
/*20095*/           OPC_EmitInteger, MVT::i32, 14, 
/*20098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20101*/           OPC_EmitNode, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*20111*/           OPC_EmitInteger, MVT::i32, 14, 
/*20114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*20129*/         /*Scope*/ 80, /*->20210*/
/*20130*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20132*/           OPC_Scope, 37, /*->20171*/ // 2 children in Scope
/*20134*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20137*/             OPC_EmitMergeInputChains1_0,
/*20138*/             OPC_EmitInteger, MVT::i32, 14, 
/*20141*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20144*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20154*/             OPC_EmitInteger, MVT::i32, 14, 
/*20157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*20171*/           /*Scope*/ 37, /*->20209*/
/*20172*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20175*/             OPC_EmitMergeInputChains1_0,
/*20176*/             OPC_EmitInteger, MVT::i32, 14, 
/*20179*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20182*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20192*/             OPC_EmitInteger, MVT::i32, 14, 
/*20195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rr:i32:$addr)
/*20209*/           0, /*End of Scope*/
/*20210*/         0, /*End of Scope*/
/*20211*/       /*SwitchOpcode*/ 91|128,1/*219*/, TARGET_VAL(ARMISD::VGETLANEu),// ->20434
/*20215*/         OPC_RecordChild0, // #1 = $Vd
/*20216*/         OPC_Scope, 53, /*->20271*/ // 4 children in Scope
/*20218*/           OPC_CheckChild0Type, MVT::v8i8,
/*20220*/           OPC_RecordChild1, // #2 = $lane
/*20221*/           OPC_MoveChild, 1,
/*20223*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20226*/           OPC_MoveParent,
/*20227*/           OPC_MoveParent,
/*20228*/           OPC_RecordChild2, // #3 = $Rn
/*20229*/           OPC_RecordChild3, // #4 = $Rm
/*20230*/           OPC_CheckChild3Type, MVT::i32,
/*20232*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20234*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*20236*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*20238*/           OPC_CheckType, MVT::i32,
/*20240*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20242*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20245*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20248*/           OPC_EmitMergeInputChains1_0,
/*20249*/           OPC_EmitConvertToTarget, 2,
/*20251*/           OPC_EmitInteger, MVT::i32, 14, 
/*20254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20257*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20271*/         /*Scope*/ 53, /*->20325*/
/*20272*/           OPC_CheckChild0Type, MVT::v4i16,
/*20274*/           OPC_RecordChild1, // #2 = $lane
/*20275*/           OPC_MoveChild, 1,
/*20277*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20280*/           OPC_MoveParent,
/*20281*/           OPC_MoveParent,
/*20282*/           OPC_RecordChild2, // #3 = $Rn
/*20283*/           OPC_RecordChild3, // #4 = $Rm
/*20284*/           OPC_CheckChild3Type, MVT::i32,
/*20286*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20288*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*20290*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*20292*/           OPC_CheckType, MVT::i32,
/*20294*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20296*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20299*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20302*/           OPC_EmitMergeInputChains1_0,
/*20303*/           OPC_EmitConvertToTarget, 2,
/*20305*/           OPC_EmitInteger, MVT::i32, 14, 
/*20308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20325*/         /*Scope*/ 53, /*->20379*/
/*20326*/           OPC_CheckChild0Type, MVT::v16i8,
/*20328*/           OPC_RecordChild1, // #2 = $lane
/*20329*/           OPC_MoveChild, 1,
/*20331*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20334*/           OPC_MoveParent,
/*20335*/           OPC_MoveParent,
/*20336*/           OPC_RecordChild2, // #3 = $addr
/*20337*/           OPC_RecordChild3, // #4 = $offset
/*20338*/           OPC_CheckChild3Type, MVT::i32,
/*20340*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20342*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*20344*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*20346*/           OPC_CheckType, MVT::i32,
/*20348*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20350*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20353*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20356*/           OPC_EmitMergeInputChains1_0,
/*20357*/           OPC_EmitConvertToTarget, 2,
/*20359*/           OPC_EmitInteger, MVT::i32, 14, 
/*20362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*20379*/         /*Scope*/ 53, /*->20433*/
/*20380*/           OPC_CheckChild0Type, MVT::v8i16,
/*20382*/           OPC_RecordChild1, // #2 = $lane
/*20383*/           OPC_MoveChild, 1,
/*20385*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20388*/           OPC_MoveParent,
/*20389*/           OPC_MoveParent,
/*20390*/           OPC_RecordChild2, // #3 = $addr
/*20391*/           OPC_RecordChild3, // #4 = $offset
/*20392*/           OPC_CheckChild3Type, MVT::i32,
/*20394*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20396*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*20398*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*20400*/           OPC_CheckType, MVT::i32,
/*20402*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20404*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20407*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20410*/           OPC_EmitMergeInputChains1_0,
/*20411*/           OPC_EmitConvertToTarget, 2,
/*20413*/           OPC_EmitInteger, MVT::i32, 14, 
/*20416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20419*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*20433*/         0, /*End of Scope*/
/*20434*/       /*SwitchOpcode*/ 111, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20548
/*20437*/         OPC_RecordChild0, // #1 = $Vd
/*20438*/         OPC_Scope, 53, /*->20493*/ // 2 children in Scope
/*20440*/           OPC_CheckChild0Type, MVT::v2i32,
/*20442*/           OPC_RecordChild1, // #2 = $lane
/*20443*/           OPC_MoveChild, 1,
/*20445*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20448*/           OPC_MoveParent,
/*20449*/           OPC_CheckType, MVT::i32,
/*20451*/           OPC_MoveParent,
/*20452*/           OPC_RecordChild2, // #3 = $Rn
/*20453*/           OPC_RecordChild3, // #4 = $Rm
/*20454*/           OPC_CheckChild3Type, MVT::i32,
/*20456*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20458*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20460*/           OPC_CheckType, MVT::i32,
/*20462*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20464*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20467*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20470*/           OPC_EmitMergeInputChains1_0,
/*20471*/           OPC_EmitConvertToTarget, 2,
/*20473*/           OPC_EmitInteger, MVT::i32, 14, 
/*20476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*20493*/         /*Scope*/ 53, /*->20547*/
/*20494*/           OPC_CheckChild0Type, MVT::v4i32,
/*20496*/           OPC_RecordChild1, // #2 = $lane
/*20497*/           OPC_MoveChild, 1,
/*20499*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20502*/           OPC_MoveParent,
/*20503*/           OPC_CheckType, MVT::i32,
/*20505*/           OPC_MoveParent,
/*20506*/           OPC_RecordChild2, // #3 = $addr
/*20507*/           OPC_RecordChild3, // #4 = $offset
/*20508*/           OPC_CheckChild3Type, MVT::i32,
/*20510*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20512*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20514*/           OPC_CheckType, MVT::i32,
/*20516*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20518*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20521*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20524*/           OPC_EmitMergeInputChains1_0,
/*20525*/           OPC_EmitConvertToTarget, 2,
/*20527*/           OPC_EmitInteger, MVT::i32, 14, 
/*20530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*20547*/         0, /*End of Scope*/
/*20548*/       0, // EndSwitchOpcode
/*20549*/     /*Scope*/ 5|128,2/*261*/, /*->20812*/
/*20551*/       OPC_RecordChild1, // #1 = $src
/*20552*/       OPC_CheckChild1Type, MVT::i32,
/*20554*/       OPC_RecordChild2, // #2 = $addr
/*20555*/       OPC_Scope, 89, /*->20646*/ // 2 children in Scope
/*20557*/         OPC_CheckChild2Type, MVT::i32,
/*20559*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20561*/         OPC_Scope, 25, /*->20588*/ // 2 children in Scope
/*20563*/           OPC_CheckPredicate, 38, // Predicate_store
/*20565*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20567*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20570*/           OPC_EmitMergeInputChains1_0,
/*20571*/           OPC_EmitInteger, MVT::i32, 14, 
/*20574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20577*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*20588*/         /*Scope*/ 56, /*->20645*/
/*20589*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20591*/           OPC_Scope, 25, /*->20618*/ // 2 children in Scope
/*20593*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20595*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20597*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20600*/             OPC_EmitMergeInputChains1_0,
/*20601*/             OPC_EmitInteger, MVT::i32, 14, 
/*20604*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20607*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*20618*/           /*Scope*/ 25, /*->20644*/
/*20619*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20621*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20623*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20626*/             OPC_EmitMergeInputChains1_0,
/*20627*/             OPC_EmitInteger, MVT::i32, 14, 
/*20630*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20633*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*20644*/           0, /*End of Scope*/
/*20645*/         0, /*End of Scope*/
/*20646*/       /*Scope*/ 35|128,1/*163*/, /*->20811*/
/*20648*/         OPC_RecordChild3, // #3 = $offset
/*20649*/         OPC_CheckChild3Type, MVT::i32,
/*20651*/         OPC_CheckType, MVT::i32,
/*20653*/         OPC_Scope, 59, /*->20714*/ // 2 children in Scope
/*20655*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20657*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20659*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20661*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20664*/           OPC_Scope, 23, /*->20689*/ // 2 children in Scope
/*20666*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20669*/             OPC_EmitMergeInputChains1_0,
/*20670*/             OPC_EmitInteger, MVT::i32, 14, 
/*20673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20676*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20689*/           /*Scope*/ 23, /*->20713*/
/*20690*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20693*/             OPC_EmitMergeInputChains1_0,
/*20694*/             OPC_EmitInteger, MVT::i32, 14, 
/*20697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20700*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20713*/           0, /*End of Scope*/
/*20714*/         /*Scope*/ 95, /*->20810*/
/*20715*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20717*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*20719*/           OPC_Scope, 57, /*->20778*/ // 2 children in Scope
/*20721*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*20723*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20725*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20728*/             OPC_Scope, 23, /*->20753*/ // 2 children in Scope
/*20730*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20733*/               OPC_EmitMergeInputChains1_0,
/*20734*/               OPC_EmitInteger, MVT::i32, 14, 
/*20737*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20740*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20753*/             /*Scope*/ 23, /*->20777*/
/*20754*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20757*/               OPC_EmitMergeInputChains1_0,
/*20758*/               OPC_EmitInteger, MVT::i32, 14, 
/*20761*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20764*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20777*/             0, /*End of Scope*/
/*20778*/           /*Scope*/ 30, /*->20809*/
/*20779*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*20781*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20783*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20786*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*20789*/             OPC_EmitMergeInputChains1_0,
/*20790*/             OPC_EmitInteger, MVT::i32, 14, 
/*20793*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20796*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*20809*/           0, /*End of Scope*/
/*20810*/         0, /*End of Scope*/
/*20811*/       0, /*End of Scope*/
/*20812*/     /*Scope*/ 126|128,2/*382*/, /*->21196*/
/*20814*/       OPC_MoveChild, 1,
/*20816*/       OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/, TARGET_VAL(ARMISD::VGETLANEu),// ->21008
/*20821*/         OPC_RecordChild0, // #1 = $Vd
/*20822*/         OPC_Scope, 45, /*->20869*/ // 4 children in Scope
/*20824*/           OPC_CheckChild0Type, MVT::v8i8,
/*20826*/           OPC_RecordChild1, // #2 = $lane
/*20827*/           OPC_MoveChild, 1,
/*20829*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20832*/           OPC_MoveParent,
/*20833*/           OPC_MoveParent,
/*20834*/           OPC_RecordChild2, // #3 = $Rn
/*20835*/           OPC_CheckChild2Type, MVT::i32,
/*20837*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20839*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20841*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20843*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20845*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20848*/           OPC_EmitMergeInputChains1_0,
/*20849*/           OPC_EmitConvertToTarget, 2,
/*20851*/           OPC_EmitInteger, MVT::i32, 14, 
/*20854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20869*/         /*Scope*/ 45, /*->20915*/
/*20870*/           OPC_CheckChild0Type, MVT::v4i16,
/*20872*/           OPC_RecordChild1, // #2 = $lane
/*20873*/           OPC_MoveChild, 1,
/*20875*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20878*/           OPC_MoveParent,
/*20879*/           OPC_MoveParent,
/*20880*/           OPC_RecordChild2, // #3 = $Rn
/*20881*/           OPC_CheckChild2Type, MVT::i32,
/*20883*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20885*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20887*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20889*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20891*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20894*/           OPC_EmitMergeInputChains1_0,
/*20895*/           OPC_EmitConvertToTarget, 2,
/*20897*/           OPC_EmitInteger, MVT::i32, 14, 
/*20900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20915*/         /*Scope*/ 45, /*->20961*/
/*20916*/           OPC_CheckChild0Type, MVT::v16i8,
/*20918*/           OPC_RecordChild1, // #2 = $lane
/*20919*/           OPC_MoveChild, 1,
/*20921*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20924*/           OPC_MoveParent,
/*20925*/           OPC_MoveParent,
/*20926*/           OPC_RecordChild2, // #3 = $addr
/*20927*/           OPC_CheckChild2Type, MVT::i32,
/*20929*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20931*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20933*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20935*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20937*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20940*/           OPC_EmitMergeInputChains1_0,
/*20941*/           OPC_EmitConvertToTarget, 2,
/*20943*/           OPC_EmitInteger, MVT::i32, 14, 
/*20946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*20961*/         /*Scope*/ 45, /*->21007*/
/*20962*/           OPC_CheckChild0Type, MVT::v8i16,
/*20964*/           OPC_RecordChild1, // #2 = $lane
/*20965*/           OPC_MoveChild, 1,
/*20967*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20970*/           OPC_MoveParent,
/*20971*/           OPC_MoveParent,
/*20972*/           OPC_RecordChild2, // #3 = $addr
/*20973*/           OPC_CheckChild2Type, MVT::i32,
/*20975*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20977*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20979*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20981*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20983*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20986*/           OPC_EmitMergeInputChains1_0,
/*20987*/           OPC_EmitConvertToTarget, 2,
/*20989*/           OPC_EmitInteger, MVT::i32, 14, 
/*20992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*21007*/         0, /*End of Scope*/
/*21008*/       /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21195
/*21012*/         OPC_RecordChild0, // #1 = $Vd
/*21013*/         OPC_Scope, 45, /*->21060*/ // 4 children in Scope
/*21015*/           OPC_CheckChild0Type, MVT::v2i32,
/*21017*/           OPC_RecordChild1, // #2 = $lane
/*21018*/           OPC_MoveChild, 1,
/*21020*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21023*/           OPC_MoveParent,
/*21024*/           OPC_CheckType, MVT::i32,
/*21026*/           OPC_MoveParent,
/*21027*/           OPC_RecordChild2, // #3 = $Rn
/*21028*/           OPC_CheckChild2Type, MVT::i32,
/*21030*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21032*/           OPC_CheckPredicate, 38, // Predicate_store
/*21034*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21036*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*21039*/           OPC_EmitMergeInputChains1_0,
/*21040*/           OPC_EmitConvertToTarget, 2,
/*21042*/           OPC_EmitInteger, MVT::i32, 14, 
/*21045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21048*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*21060*/         /*Scope*/ 45, /*->21106*/
/*21061*/           OPC_CheckChild0Type, MVT::v4i32,
/*21063*/           OPC_RecordChild1, // #2 = $lane
/*21064*/           OPC_MoveChild, 1,
/*21066*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21069*/           OPC_MoveParent,
/*21070*/           OPC_CheckType, MVT::i32,
/*21072*/           OPC_MoveParent,
/*21073*/           OPC_RecordChild2, // #3 = $addr
/*21074*/           OPC_CheckChild2Type, MVT::i32,
/*21076*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21078*/           OPC_CheckPredicate, 38, // Predicate_store
/*21080*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*21082*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21085*/           OPC_EmitMergeInputChains1_0,
/*21086*/           OPC_EmitConvertToTarget, 2,
/*21088*/           OPC_EmitInteger, MVT::i32, 14, 
/*21091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*21106*/         /*Scope*/ 43, /*->21150*/
/*21107*/           OPC_CheckChild0Type, MVT::v2f32,
/*21109*/           OPC_RecordChild1, // #2 = $lane
/*21110*/           OPC_MoveChild, 1,
/*21112*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21115*/           OPC_MoveParent,
/*21116*/           OPC_CheckType, MVT::f32,
/*21118*/           OPC_MoveParent,
/*21119*/           OPC_RecordChild2, // #3 = $addr
/*21120*/           OPC_CheckChild2Type, MVT::i32,
/*21122*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21124*/           OPC_CheckPredicate, 38, // Predicate_store
/*21126*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21129*/           OPC_EmitMergeInputChains1_0,
/*21130*/           OPC_EmitConvertToTarget, 2,
/*21132*/           OPC_EmitInteger, MVT::i32, 14, 
/*21135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*21150*/         /*Scope*/ 43, /*->21194*/
/*21151*/           OPC_CheckChild0Type, MVT::v4f32,
/*21153*/           OPC_RecordChild1, // #2 = $lane
/*21154*/           OPC_MoveChild, 1,
/*21156*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21159*/           OPC_MoveParent,
/*21160*/           OPC_CheckType, MVT::f32,
/*21162*/           OPC_MoveParent,
/*21163*/           OPC_RecordChild2, // #3 = $addr
/*21164*/           OPC_CheckChild2Type, MVT::i32,
/*21166*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21168*/           OPC_CheckPredicate, 38, // Predicate_store
/*21170*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*21173*/           OPC_EmitMergeInputChains1_0,
/*21174*/           OPC_EmitConvertToTarget, 2,
/*21176*/           OPC_EmitInteger, MVT::i32, 14, 
/*21179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*21194*/         0, /*End of Scope*/
/*21195*/       0, // EndSwitchOpcode
/*21196*/     /*Scope*/ 37|128,2/*293*/, /*->21491*/
/*21198*/       OPC_RecordChild1, // #1 = $Rt
/*21199*/       OPC_CheckChild1Type, MVT::i32,
/*21201*/       OPC_RecordChild2, // #2 = $shift
/*21202*/       OPC_Scope, 50|128,1/*178*/, /*->21383*/ // 2 children in Scope
/*21205*/         OPC_CheckChild2Type, MVT::i32,
/*21207*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21209*/         OPC_Scope, 26, /*->21237*/ // 4 children in Scope
/*21211*/           OPC_CheckPredicate, 38, // Predicate_store
/*21213*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21215*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21218*/           OPC_EmitMergeInputChains1_0,
/*21219*/           OPC_EmitInteger, MVT::i32, 14, 
/*21222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21225*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*21237*/         /*Scope*/ 58, /*->21296*/
/*21238*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*21240*/           OPC_Scope, 26, /*->21268*/ // 2 children in Scope
/*21242*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*21244*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21246*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*21249*/             OPC_EmitMergeInputChains1_0,
/*21250*/             OPC_EmitInteger, MVT::i32, 14, 
/*21253*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21256*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*21268*/           /*Scope*/ 26, /*->21295*/
/*21269*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*21271*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21273*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*21276*/             OPC_EmitMergeInputChains1_0,
/*21277*/             OPC_EmitInteger, MVT::i32, 14, 
/*21280*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21283*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*21295*/           0, /*End of Scope*/
/*21296*/         /*Scope*/ 26, /*->21323*/
/*21297*/           OPC_CheckPredicate, 38, // Predicate_store
/*21299*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21301*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21304*/           OPC_EmitMergeInputChains1_0,
/*21305*/           OPC_EmitInteger, MVT::i32, 14, 
/*21308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21323*/         /*Scope*/ 58, /*->21382*/
/*21324*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*21326*/           OPC_Scope, 26, /*->21354*/ // 2 children in Scope
/*21328*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*21330*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21332*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21335*/             OPC_EmitMergeInputChains1_0,
/*21336*/             OPC_EmitInteger, MVT::i32, 14, 
/*21339*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21342*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21354*/           /*Scope*/ 26, /*->21381*/
/*21355*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*21357*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21359*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21362*/             OPC_EmitMergeInputChains1_0,
/*21363*/             OPC_EmitInteger, MVT::i32, 14, 
/*21366*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21369*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21381*/           0, /*End of Scope*/
/*21382*/         0, /*End of Scope*/
/*21383*/       /*Scope*/ 106, /*->21490*/
/*21384*/         OPC_RecordChild3, // #3 = $offset
/*21385*/         OPC_CheckChild3Type, MVT::i32,
/*21387*/         OPC_CheckType, MVT::i32,
/*21389*/         OPC_Scope, 31, /*->21422*/ // 2 children in Scope
/*21391*/           OPC_CheckPredicate, 38, // Predicate_istore
/*21393*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*21395*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21397*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21400*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21403*/           OPC_EmitMergeInputChains1_0,
/*21404*/           OPC_EmitInteger, MVT::i32, 14, 
/*21407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21410*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21422*/         /*Scope*/ 66, /*->21489*/
/*21423*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*21425*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*21427*/           OPC_Scope, 29, /*->21458*/ // 2 children in Scope
/*21429*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*21431*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21433*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21436*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21439*/             OPC_EmitMergeInputChains1_0,
/*21440*/             OPC_EmitInteger, MVT::i32, 14, 
/*21443*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21446*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21458*/           /*Scope*/ 29, /*->21488*/
/*21459*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*21461*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21463*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21466*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21469*/             OPC_EmitMergeInputChains1_0,
/*21470*/             OPC_EmitInteger, MVT::i32, 14, 
/*21473*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21476*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21488*/           0, /*End of Scope*/
/*21489*/         0, /*End of Scope*/
/*21490*/       0, /*End of Scope*/
/*21491*/     /*Scope*/ 100|128,1/*228*/, /*->21721*/
/*21493*/       OPC_MoveChild, 1,
/*21495*/       OPC_SwitchOpcode /*2 cases */, 109, TARGET_VAL(ISD::FP_TO_SINT),// ->21608
/*21499*/         OPC_RecordChild0, // #1 = $a
/*21500*/         OPC_CheckType, MVT::i32,
/*21502*/         OPC_Scope, 51, /*->21555*/ // 2 children in Scope
/*21504*/           OPC_CheckChild0Type, MVT::f64,
/*21506*/           OPC_MoveParent,
/*21507*/           OPC_RecordChild2, // #2 = $ptr
/*21508*/           OPC_CheckChild2Type, MVT::i32,
/*21510*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21512*/           OPC_CheckPredicate, 38, // Predicate_store
/*21514*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21516*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*21518*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21521*/           OPC_EmitMergeInputChains1_0,
/*21522*/           OPC_EmitInteger, MVT::i32, 14, 
/*21525*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21528*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21538*/           OPC_EmitInteger, MVT::i32, 14, 
/*21541*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21544*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*21555*/         /*Scope*/ 51, /*->21607*/
/*21556*/           OPC_CheckChild0Type, MVT::f32,
/*21558*/           OPC_MoveParent,
/*21559*/           OPC_RecordChild2, // #2 = $ptr
/*21560*/           OPC_CheckChild2Type, MVT::i32,
/*21562*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21564*/           OPC_CheckPredicate, 38, // Predicate_store
/*21566*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21568*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*21570*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21573*/           OPC_EmitMergeInputChains1_0,
/*21574*/           OPC_EmitInteger, MVT::i32, 14, 
/*21577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21580*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21590*/           OPC_EmitInteger, MVT::i32, 14, 
/*21593*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21596*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*21607*/         0, /*End of Scope*/
/*21608*/       /*SwitchOpcode*/ 109, TARGET_VAL(ISD::FP_TO_UINT),// ->21720
/*21611*/         OPC_RecordChild0, // #1 = $a
/*21612*/         OPC_CheckType, MVT::i32,
/*21614*/         OPC_Scope, 51, /*->21667*/ // 2 children in Scope
/*21616*/           OPC_CheckChild0Type, MVT::f64,
/*21618*/           OPC_MoveParent,
/*21619*/           OPC_RecordChild2, // #2 = $ptr
/*21620*/           OPC_CheckChild2Type, MVT::i32,
/*21622*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21624*/           OPC_CheckPredicate, 38, // Predicate_store
/*21626*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21628*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*21630*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21633*/           OPC_EmitMergeInputChains1_0,
/*21634*/           OPC_EmitInteger, MVT::i32, 14, 
/*21637*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21640*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21650*/           OPC_EmitInteger, MVT::i32, 14, 
/*21653*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21656*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*21667*/         /*Scope*/ 51, /*->21719*/
/*21668*/           OPC_CheckChild0Type, MVT::f32,
/*21670*/           OPC_MoveParent,
/*21671*/           OPC_RecordChild2, // #2 = $ptr
/*21672*/           OPC_CheckChild2Type, MVT::i32,
/*21674*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21676*/           OPC_CheckPredicate, 38, // Predicate_store
/*21678*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21680*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*21682*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21685*/           OPC_EmitMergeInputChains1_0,
/*21686*/           OPC_EmitInteger, MVT::i32, 14, 
/*21689*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21692*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21702*/           OPC_EmitInteger, MVT::i32, 14, 
/*21705*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21708*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*21719*/         0, /*End of Scope*/
/*21720*/       0, // EndSwitchOpcode
/*21721*/     /*Scope*/ 46|128,7/*942*/, /*->22665*/
/*21723*/       OPC_RecordChild1, // #1 = $Rt
/*21724*/       OPC_Scope, 11|128,5/*651*/, /*->22378*/ // 4 children in Scope
/*21727*/         OPC_CheckChild1Type, MVT::i32,
/*21729*/         OPC_RecordChild2, // #2 = $addr
/*21730*/         OPC_Scope, 14|128,3/*398*/, /*->22131*/ // 2 children in Scope
/*21733*/           OPC_CheckChild2Type, MVT::i32,
/*21735*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21737*/           OPC_Scope, 25, /*->21764*/ // 6 children in Scope
/*21739*/             OPC_CheckPredicate, 38, // Predicate_store
/*21741*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21743*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21746*/             OPC_EmitMergeInputChains1_0,
/*21747*/             OPC_EmitInteger, MVT::i32, 14, 
/*21750*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21753*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*21764*/           /*Scope*/ 27, /*->21792*/
/*21765*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*21767*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*21769*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21771*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21774*/             OPC_EmitMergeInputChains1_0,
/*21775*/             OPC_EmitInteger, MVT::i32, 14, 
/*21778*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21781*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*21792*/           /*Scope*/ 72, /*->21865*/
/*21793*/             OPC_CheckPredicate, 38, // Predicate_store
/*21795*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21797*/             OPC_Scope, 21, /*->21820*/ // 3 children in Scope
/*21799*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*21802*/               OPC_EmitMergeInputChains1_0,
/*21803*/               OPC_EmitInteger, MVT::i32, 14, 
/*21806*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21809*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*21820*/             /*Scope*/ 21, /*->21842*/
/*21821*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*21824*/               OPC_EmitMergeInputChains1_0,
/*21825*/               OPC_EmitInteger, MVT::i32, 14, 
/*21828*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21831*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*21842*/             /*Scope*/ 21, /*->21864*/
/*21843*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*21846*/               OPC_EmitMergeInputChains1_0,
/*21847*/               OPC_EmitInteger, MVT::i32, 14, 
/*21850*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21853*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*21864*/             0, /*End of Scope*/
/*21865*/           /*Scope*/ 106, /*->21972*/
/*21866*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*21868*/             OPC_Scope, 50, /*->21920*/ // 2 children in Scope
/*21870*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*21872*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21874*/               OPC_Scope, 21, /*->21897*/ // 2 children in Scope
/*21876*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*21879*/                 OPC_EmitMergeInputChains1_0,
/*21880*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21883*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21886*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*21897*/               /*Scope*/ 21, /*->21919*/
/*21898*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*21901*/                 OPC_EmitMergeInputChains1_0,
/*21902*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21905*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21908*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*21919*/               0, /*End of Scope*/
/*21920*/             /*Scope*/ 50, /*->21971*/
/*21921*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*21923*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21925*/               OPC_Scope, 21, /*->21948*/ // 2 children in Scope
/*21927*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*21930*/                 OPC_EmitMergeInputChains1_0,
/*21931*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21934*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21937*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*21948*/               /*Scope*/ 21, /*->21970*/
/*21949*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*21952*/                 OPC_EmitMergeInputChains1_0,
/*21953*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21956*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21959*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*21970*/               0, /*End of Scope*/
/*21971*/             0, /*End of Scope*/
/*21972*/           /*Scope*/ 50, /*->22023*/
/*21973*/             OPC_CheckPredicate, 38, // Predicate_store
/*21975*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21977*/             OPC_Scope, 21, /*->22000*/ // 2 children in Scope
/*21979*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21982*/               OPC_EmitMergeInputChains1_0,
/*21983*/               OPC_EmitInteger, MVT::i32, 14, 
/*21986*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21989*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22000*/             /*Scope*/ 21, /*->22022*/
/*22001*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22004*/               OPC_EmitMergeInputChains1_0,
/*22005*/               OPC_EmitInteger, MVT::i32, 14, 
/*22008*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22011*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22022*/             0, /*End of Scope*/
/*22023*/           /*Scope*/ 106, /*->22130*/
/*22024*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*22026*/             OPC_Scope, 50, /*->22078*/ // 2 children in Scope
/*22028*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*22030*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22032*/               OPC_Scope, 21, /*->22055*/ // 2 children in Scope
/*22034*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22037*/                 OPC_EmitMergeInputChains1_0,
/*22038*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22041*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22044*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22055*/               /*Scope*/ 21, /*->22077*/
/*22056*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22059*/                 OPC_EmitMergeInputChains1_0,
/*22060*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22063*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22066*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22077*/               0, /*End of Scope*/
/*22078*/             /*Scope*/ 50, /*->22129*/
/*22079*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*22081*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22083*/               OPC_Scope, 21, /*->22106*/ // 2 children in Scope
/*22085*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*22088*/                 OPC_EmitMergeInputChains1_0,
/*22089*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22092*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22095*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*22106*/               /*Scope*/ 21, /*->22128*/
/*22107*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*22110*/                 OPC_EmitMergeInputChains1_0,
/*22111*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22114*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22117*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*22128*/               0, /*End of Scope*/
/*22129*/             0, /*End of Scope*/
/*22130*/           0, /*End of Scope*/
/*22131*/         /*Scope*/ 116|128,1/*244*/, /*->22377*/
/*22133*/           OPC_RecordChild3, // #3 = $offset
/*22134*/           OPC_CheckChild3Type, MVT::i32,
/*22136*/           OPC_CheckType, MVT::i32,
/*22138*/           OPC_Scope, 56, /*->22196*/ // 4 children in Scope
/*22140*/             OPC_CheckPredicate, 38, // Predicate_istore
/*22142*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*22144*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22146*/             OPC_Scope, 23, /*->22171*/ // 2 children in Scope
/*22148*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*22151*/               OPC_EmitMergeInputChains1_0,
/*22152*/               OPC_EmitInteger, MVT::i32, 14, 
/*22155*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22158*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*22171*/             /*Scope*/ 23, /*->22195*/
/*22172*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22175*/               OPC_EmitMergeInputChains1_0,
/*22176*/               OPC_EmitInteger, MVT::i32, 14, 
/*22179*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22182*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22195*/             0, /*End of Scope*/
/*22196*/           /*Scope*/ 89, /*->22286*/
/*22197*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*22199*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*22201*/             OPC_Scope, 54, /*->22257*/ // 2 children in Scope
/*22203*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*22205*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22207*/               OPC_Scope, 23, /*->22232*/ // 2 children in Scope
/*22209*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*22212*/                 OPC_EmitMergeInputChains1_0,
/*22213*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22216*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22219*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*22232*/               /*Scope*/ 23, /*->22256*/
/*22233*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*22236*/                 OPC_EmitMergeInputChains1_0,
/*22237*/                 OPC_EmitInteger, MVT::i32, 14, 
/*22240*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22243*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*22256*/               0, /*End of Scope*/
/*22257*/             /*Scope*/ 27, /*->22285*/
/*22258*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*22260*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22262*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*22265*/               OPC_EmitMergeInputChains1_0,
/*22266*/               OPC_EmitInteger, MVT::i32, 14, 
/*22269*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22272*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*22285*/             0, /*End of Scope*/
/*22286*/           /*Scope*/ 28, /*->22315*/
/*22287*/             OPC_CheckPredicate, 38, // Predicate_istore
/*22289*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*22291*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22293*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22296*/             OPC_EmitMergeInputChains1_0,
/*22297*/             OPC_EmitInteger, MVT::i32, 14, 
/*22300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22303*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22315*/           /*Scope*/ 60, /*->22376*/
/*22316*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*22318*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*22320*/             OPC_Scope, 26, /*->22348*/ // 2 children in Scope
/*22322*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*22324*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22326*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22329*/               OPC_EmitMergeInputChains1_0,
/*22330*/               OPC_EmitInteger, MVT::i32, 14, 
/*22333*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22336*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22348*/             /*Scope*/ 26, /*->22375*/
/*22349*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*22351*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22353*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22356*/               OPC_EmitMergeInputChains1_0,
/*22357*/               OPC_EmitInteger, MVT::i32, 14, 
/*22360*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22363*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22375*/             0, /*End of Scope*/
/*22376*/           0, /*End of Scope*/
/*22377*/         0, /*End of Scope*/
/*22378*/       /*Scope*/ 115, /*->22494*/
/*22379*/         OPC_CheckChild1Type, MVT::f64,
/*22381*/         OPC_RecordChild2, // #2 = $addr
/*22382*/         OPC_CheckChild2Type, MVT::i32,
/*22384*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*22386*/         OPC_CheckPredicate, 38, // Predicate_store
/*22388*/         OPC_Scope, 25, /*->22415*/ // 4 children in Scope
/*22390*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*22392*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22394*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22397*/           OPC_EmitMergeInputChains1_0,
/*22398*/           OPC_EmitInteger, MVT::i32, 14, 
/*22401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22404*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*22415*/         /*Scope*/ 25, /*->22441*/
/*22416*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*22418*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22420*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22423*/           OPC_EmitMergeInputChains1_0,
/*22424*/           OPC_EmitInteger, MVT::i32, 14, 
/*22427*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22430*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*22441*/         /*Scope*/ 25, /*->22467*/
/*22442*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*22444*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22446*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22449*/           OPC_EmitMergeInputChains1_0,
/*22450*/           OPC_EmitInteger, MVT::i32, 14, 
/*22453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22456*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*22467*/         /*Scope*/ 25, /*->22493*/
/*22468*/           OPC_CheckPredicate, 43, // Predicate_non_word_alignedstore
/*22470*/           OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*22472*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22475*/           OPC_EmitMergeInputChains1_0,
/*22476*/           OPC_EmitInteger, MVT::i32, 14, 
/*22479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22482*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*22493*/         0, /*End of Scope*/
/*22494*/       /*Scope*/ 34, /*->22529*/
/*22495*/         OPC_CheckChild1Type, MVT::f32,
/*22497*/         OPC_RecordChild2, // #2 = $addr
/*22498*/         OPC_CheckChild2Type, MVT::i32,
/*22500*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*22502*/         OPC_CheckPredicate, 38, // Predicate_store
/*22504*/         OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*22506*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22508*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22511*/         OPC_EmitMergeInputChains1_0,
/*22512*/         OPC_EmitInteger, MVT::i32, 14, 
/*22515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*22529*/       /*Scope*/ 5|128,1/*133*/, /*->22664*/
/*22531*/         OPC_CheckChild1Type, MVT::v2f64,
/*22533*/         OPC_RecordChild2, // #2 = $addr
/*22534*/         OPC_CheckChild2Type, MVT::i32,
/*22536*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*22538*/         OPC_CheckPredicate, 38, // Predicate_store
/*22540*/         OPC_Scope, 23, /*->22565*/ // 5 children in Scope
/*22542*/           OPC_CheckPredicate, 44, // Predicate_dword_alignedstore
/*22544*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22547*/           OPC_EmitMergeInputChains1_0,
/*22548*/           OPC_EmitInteger, MVT::i32, 14, 
/*22551*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22554*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22565*/         /*Scope*/ 25, /*->22591*/
/*22566*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*22568*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22570*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22573*/           OPC_EmitMergeInputChains1_0,
/*22574*/           OPC_EmitInteger, MVT::i32, 14, 
/*22577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22580*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22591*/         /*Scope*/ 25, /*->22617*/
/*22592*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*22594*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22596*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22599*/           OPC_EmitMergeInputChains1_0,
/*22600*/           OPC_EmitInteger, MVT::i32, 14, 
/*22603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22606*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22617*/         /*Scope*/ 25, /*->22643*/
/*22618*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*22620*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22622*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22625*/           OPC_EmitMergeInputChains1_0,
/*22626*/           OPC_EmitInteger, MVT::i32, 14, 
/*22629*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22632*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22643*/         /*Scope*/ 19, /*->22663*/
/*22644*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22646*/           OPC_EmitMergeInputChains1_0,
/*22647*/           OPC_EmitInteger, MVT::i32, 14, 
/*22650*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22653*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*22663*/         0, /*End of Scope*/
/*22664*/       0, /*End of Scope*/
/*22665*/     0, /*End of Scope*/
/*22666*/   /*SwitchOpcode*/ 122|128,7/*1018*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->23688
/*22670*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*22671*/     OPC_Scope, 119, /*->22792*/ // 14 children in Scope
/*22673*/       OPC_CheckChild1Integer, 88|128,1/*216*/, 
/*22676*/       OPC_RecordChild2, // #1 = $cop
/*22677*/       OPC_MoveChild, 2,
/*22679*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22682*/       OPC_MoveParent,
/*22683*/       OPC_RecordChild3, // #2 = $opc1
/*22684*/       OPC_MoveChild, 3,
/*22686*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22689*/       OPC_MoveParent,
/*22690*/       OPC_RecordChild4, // #3 = $CRd
/*22691*/       OPC_MoveChild, 4,
/*22693*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22696*/       OPC_MoveParent,
/*22697*/       OPC_RecordChild5, // #4 = $CRn
/*22698*/       OPC_MoveChild, 5,
/*22700*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22703*/       OPC_MoveParent,
/*22704*/       OPC_RecordChild6, // #5 = $CRm
/*22705*/       OPC_MoveChild, 6,
/*22707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22710*/       OPC_MoveParent,
/*22711*/       OPC_RecordChild7, // #6 = $opc2
/*22712*/       OPC_MoveChild, 7,
/*22714*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22717*/       OPC_MoveParent,
/*22718*/       OPC_Scope, 35, /*->22755*/ // 2 children in Scope
/*22720*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22722*/         OPC_EmitMergeInputChains1_0,
/*22723*/         OPC_EmitConvertToTarget, 1,
/*22725*/         OPC_EmitConvertToTarget, 2,
/*22727*/         OPC_EmitConvertToTarget, 3,
/*22729*/         OPC_EmitConvertToTarget, 4,
/*22731*/         OPC_EmitConvertToTarget, 5,
/*22733*/         OPC_EmitConvertToTarget, 6,
/*22735*/         OPC_EmitInteger, MVT::i32, 14, 
/*22738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22741*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22755*/       /*Scope*/ 35, /*->22791*/
/*22756*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22758*/         OPC_EmitMergeInputChains1_0,
/*22759*/         OPC_EmitConvertToTarget, 1,
/*22761*/         OPC_EmitConvertToTarget, 2,
/*22763*/         OPC_EmitConvertToTarget, 3,
/*22765*/         OPC_EmitConvertToTarget, 4,
/*22767*/         OPC_EmitConvertToTarget, 5,
/*22769*/         OPC_EmitConvertToTarget, 6,
/*22771*/         OPC_EmitInteger, MVT::i32, 14, 
/*22774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 216:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22791*/       0, /*End of Scope*/
/*22792*/     /*Scope*/ 111, /*->22904*/
/*22793*/       OPC_CheckChild1Integer, 89|128,1/*217*/, 
/*22796*/       OPC_RecordChild2, // #1 = $cop
/*22797*/       OPC_MoveChild, 2,
/*22799*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22802*/       OPC_MoveParent,
/*22803*/       OPC_RecordChild3, // #2 = $opc1
/*22804*/       OPC_MoveChild, 3,
/*22806*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22809*/       OPC_MoveParent,
/*22810*/       OPC_RecordChild4, // #3 = $CRd
/*22811*/       OPC_MoveChild, 4,
/*22813*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22816*/       OPC_MoveParent,
/*22817*/       OPC_RecordChild5, // #4 = $CRn
/*22818*/       OPC_MoveChild, 5,
/*22820*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22823*/       OPC_MoveParent,
/*22824*/       OPC_RecordChild6, // #5 = $CRm
/*22825*/       OPC_MoveChild, 6,
/*22827*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22830*/       OPC_MoveParent,
/*22831*/       OPC_RecordChild7, // #6 = $opc2
/*22832*/       OPC_MoveChild, 7,
/*22834*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22837*/       OPC_MoveParent,
/*22838*/       OPC_Scope, 27, /*->22867*/ // 2 children in Scope
/*22840*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22842*/         OPC_EmitMergeInputChains1_0,
/*22843*/         OPC_EmitConvertToTarget, 1,
/*22845*/         OPC_EmitConvertToTarget, 2,
/*22847*/         OPC_EmitConvertToTarget, 3,
/*22849*/         OPC_EmitConvertToTarget, 4,
/*22851*/         OPC_EmitConvertToTarget, 5,
/*22853*/         OPC_EmitConvertToTarget, 6,
/*22855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 217:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22867*/       /*Scope*/ 35, /*->22903*/
/*22868*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22870*/         OPC_EmitMergeInputChains1_0,
/*22871*/         OPC_EmitConvertToTarget, 1,
/*22873*/         OPC_EmitConvertToTarget, 2,
/*22875*/         OPC_EmitConvertToTarget, 3,
/*22877*/         OPC_EmitConvertToTarget, 4,
/*22879*/         OPC_EmitConvertToTarget, 5,
/*22881*/         OPC_EmitConvertToTarget, 6,
/*22883*/         OPC_EmitInteger, MVT::i32, 14, 
/*22886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22889*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 217:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22903*/       0, /*End of Scope*/
/*22904*/     /*Scope*/ 109, /*->23014*/
/*22905*/       OPC_CheckChild1Integer, 107|128,1/*235*/, 
/*22908*/       OPC_RecordChild2, // #1 = $cop
/*22909*/       OPC_MoveChild, 2,
/*22911*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22914*/       OPC_MoveParent,
/*22915*/       OPC_RecordChild3, // #2 = $opc1
/*22916*/       OPC_MoveChild, 3,
/*22918*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22921*/       OPC_MoveParent,
/*22922*/       OPC_RecordChild4, // #3 = $Rt
/*22923*/       OPC_RecordChild5, // #4 = $CRn
/*22924*/       OPC_MoveChild, 5,
/*22926*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22929*/       OPC_MoveParent,
/*22930*/       OPC_RecordChild6, // #5 = $CRm
/*22931*/       OPC_MoveChild, 6,
/*22933*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22936*/       OPC_MoveParent,
/*22937*/       OPC_RecordChild7, // #6 = $opc2
/*22938*/       OPC_MoveChild, 7,
/*22940*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22943*/       OPC_MoveParent,
/*22944*/       OPC_Scope, 33, /*->22979*/ // 2 children in Scope
/*22946*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22948*/         OPC_EmitMergeInputChains1_0,
/*22949*/         OPC_EmitConvertToTarget, 1,
/*22951*/         OPC_EmitConvertToTarget, 2,
/*22953*/         OPC_EmitConvertToTarget, 4,
/*22955*/         OPC_EmitConvertToTarget, 5,
/*22957*/         OPC_EmitConvertToTarget, 6,
/*22959*/         OPC_EmitInteger, MVT::i32, 14, 
/*22962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 235:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22979*/       /*Scope*/ 33, /*->23013*/
/*22980*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22982*/         OPC_EmitMergeInputChains1_0,
/*22983*/         OPC_EmitConvertToTarget, 1,
/*22985*/         OPC_EmitConvertToTarget, 2,
/*22987*/         OPC_EmitConvertToTarget, 4,
/*22989*/         OPC_EmitConvertToTarget, 5,
/*22991*/         OPC_EmitConvertToTarget, 6,
/*22993*/         OPC_EmitInteger, MVT::i32, 14, 
/*22996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 235:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*23013*/       0, /*End of Scope*/
/*23014*/     /*Scope*/ 101, /*->23116*/
/*23015*/       OPC_CheckChild1Integer, 108|128,1/*236*/, 
/*23018*/       OPC_RecordChild2, // #1 = $cop
/*23019*/       OPC_MoveChild, 2,
/*23021*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23024*/       OPC_MoveParent,
/*23025*/       OPC_RecordChild3, // #2 = $opc1
/*23026*/       OPC_MoveChild, 3,
/*23028*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23031*/       OPC_MoveParent,
/*23032*/       OPC_RecordChild4, // #3 = $Rt
/*23033*/       OPC_RecordChild5, // #4 = $CRn
/*23034*/       OPC_MoveChild, 5,
/*23036*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23039*/       OPC_MoveParent,
/*23040*/       OPC_RecordChild6, // #5 = $CRm
/*23041*/       OPC_MoveChild, 6,
/*23043*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23046*/       OPC_MoveParent,
/*23047*/       OPC_RecordChild7, // #6 = $opc2
/*23048*/       OPC_MoveChild, 7,
/*23050*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23053*/       OPC_MoveParent,
/*23054*/       OPC_Scope, 25, /*->23081*/ // 2 children in Scope
/*23056*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*23058*/         OPC_EmitMergeInputChains1_0,
/*23059*/         OPC_EmitConvertToTarget, 1,
/*23061*/         OPC_EmitConvertToTarget, 2,
/*23063*/         OPC_EmitConvertToTarget, 4,
/*23065*/         OPC_EmitConvertToTarget, 5,
/*23067*/         OPC_EmitConvertToTarget, 6,
/*23069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 236:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*23081*/       /*Scope*/ 33, /*->23115*/
/*23082*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*23084*/         OPC_EmitMergeInputChains1_0,
/*23085*/         OPC_EmitConvertToTarget, 1,
/*23087*/         OPC_EmitConvertToTarget, 2,
/*23089*/         OPC_EmitConvertToTarget, 4,
/*23091*/         OPC_EmitConvertToTarget, 5,
/*23093*/         OPC_EmitConvertToTarget, 6,
/*23095*/         OPC_EmitInteger, MVT::i32, 14, 
/*23098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 236:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*23115*/       0, /*End of Scope*/
/*23116*/     /*Scope*/ 86, /*->23203*/
/*23117*/       OPC_CheckChild1Integer, 109|128,1/*237*/, 
/*23120*/       OPC_RecordChild2, // #1 = $cop
/*23121*/       OPC_MoveChild, 2,
/*23123*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23126*/       OPC_MoveParent,
/*23127*/       OPC_RecordChild3, // #2 = $opc1
/*23128*/       OPC_MoveChild, 3,
/*23130*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23133*/       OPC_MoveParent,
/*23134*/       OPC_RecordChild4, // #3 = $Rt
/*23135*/       OPC_RecordChild5, // #4 = $Rt2
/*23136*/       OPC_RecordChild6, // #5 = $CRm
/*23137*/       OPC_MoveChild, 6,
/*23139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23142*/       OPC_MoveParent,
/*23143*/       OPC_Scope, 28, /*->23173*/ // 2 children in Scope
/*23145*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23147*/         OPC_EmitMergeInputChains1_0,
/*23148*/         OPC_EmitConvertToTarget, 1,
/*23150*/         OPC_EmitConvertToTarget, 2,
/*23152*/         OPC_EmitConvertToTarget, 5,
/*23154*/         OPC_EmitInteger, MVT::i32, 14, 
/*23157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 237:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*23173*/       /*Scope*/ 28, /*->23202*/
/*23174*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23176*/         OPC_EmitMergeInputChains1_0,
/*23177*/         OPC_EmitConvertToTarget, 1,
/*23179*/         OPC_EmitConvertToTarget, 2,
/*23181*/         OPC_EmitConvertToTarget, 5,
/*23183*/         OPC_EmitInteger, MVT::i32, 14, 
/*23186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23189*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 237:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*23202*/       0, /*End of Scope*/
/*23203*/     /*Scope*/ 78, /*->23282*/
/*23204*/       OPC_CheckChild1Integer, 110|128,1/*238*/, 
/*23207*/       OPC_RecordChild2, // #1 = $cop
/*23208*/       OPC_MoveChild, 2,
/*23210*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23213*/       OPC_MoveParent,
/*23214*/       OPC_RecordChild3, // #2 = $opc1
/*23215*/       OPC_MoveChild, 3,
/*23217*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23220*/       OPC_MoveParent,
/*23221*/       OPC_RecordChild4, // #3 = $Rt
/*23222*/       OPC_RecordChild5, // #4 = $Rt2
/*23223*/       OPC_RecordChild6, // #5 = $CRm
/*23224*/       OPC_MoveChild, 6,
/*23226*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23229*/       OPC_MoveParent,
/*23230*/       OPC_Scope, 20, /*->23252*/ // 2 children in Scope
/*23232*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*23234*/         OPC_EmitMergeInputChains1_0,
/*23235*/         OPC_EmitConvertToTarget, 1,
/*23237*/         OPC_EmitConvertToTarget, 2,
/*23239*/         OPC_EmitConvertToTarget, 5,
/*23241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 238:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*23252*/       /*Scope*/ 28, /*->23281*/
/*23253*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*23255*/         OPC_EmitMergeInputChains1_0,
/*23256*/         OPC_EmitConvertToTarget, 1,
/*23258*/         OPC_EmitConvertToTarget, 2,
/*23260*/         OPC_EmitConvertToTarget, 5,
/*23262*/         OPC_EmitInteger, MVT::i32, 14, 
/*23265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 238:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*23281*/       0, /*End of Scope*/
/*23282*/     /*Scope*/ 83, /*->23366*/
/*23283*/       OPC_CheckChild1Integer, 101|128,1/*229*/, 
/*23286*/       OPC_RecordChild2, // #1 = $imm
/*23287*/       OPC_MoveChild, 2,
/*23289*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23292*/       OPC_Scope, 23, /*->23317*/ // 3 children in Scope
/*23294*/         OPC_CheckPredicate, 46, // Predicate_imm0_239
/*23296*/         OPC_MoveParent,
/*23297*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*23299*/         OPC_EmitMergeInputChains1_0,
/*23300*/         OPC_EmitConvertToTarget, 1,
/*23302*/         OPC_EmitInteger, MVT::i32, 14, 
/*23305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23308*/         OPC_MorphNodeTo, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 229:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*23317*/       /*Scope*/ 23, /*->23341*/
/*23318*/         OPC_CheckPredicate, 47, // Predicate_imm0_15
/*23320*/         OPC_MoveParent,
/*23321*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasV6MOps()) && (Subtarget->isThumb())
/*23323*/         OPC_EmitMergeInputChains1_0,
/*23324*/         OPC_EmitConvertToTarget, 1,
/*23326*/         OPC_EmitInteger, MVT::i32, 14, 
/*23329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23332*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 229:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*23341*/       /*Scope*/ 23, /*->23365*/
/*23342*/         OPC_CheckPredicate, 46, // Predicate_imm0_239
/*23344*/         OPC_MoveParent,
/*23345*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23347*/         OPC_EmitMergeInputChains1_0,
/*23348*/         OPC_EmitConvertToTarget, 1,
/*23350*/         OPC_EmitInteger, MVT::i32, 14, 
/*23353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23356*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 229:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*23365*/       0, /*End of Scope*/
/*23366*/     /*Scope*/ 56, /*->23423*/
/*23367*/       OPC_CheckChild1Integer, 97|128,1/*225*/, 
/*23370*/       OPC_RecordChild2, // #1 = $opt
/*23371*/       OPC_MoveChild, 2,
/*23373*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23376*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*23378*/       OPC_MoveParent,
/*23379*/       OPC_Scope, 20, /*->23401*/ // 2 children in Scope
/*23381*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23383*/         OPC_EmitMergeInputChains1_0,
/*23384*/         OPC_EmitConvertToTarget, 1,
/*23386*/         OPC_EmitInteger, MVT::i32, 14, 
/*23389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23392*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*23401*/       /*Scope*/ 20, /*->23422*/
/*23402*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23404*/         OPC_EmitMergeInputChains1_0,
/*23405*/         OPC_EmitConvertToTarget, 1,
/*23407*/         OPC_EmitInteger, MVT::i32, 14, 
/*23410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*23422*/       0, /*End of Scope*/
/*23423*/     /*Scope*/ 59, /*->23483*/
/*23424*/       OPC_CheckChild1Integer, 119|128,2/*375*/, 
/*23427*/       OPC_RecordChild2, // #1 = $imm16
/*23428*/       OPC_MoveChild, 2,
/*23430*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23433*/       OPC_Scope, 15, /*->23450*/ // 3 children in Scope
/*23435*/         OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*23437*/         OPC_MoveParent,
/*23438*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23440*/         OPC_EmitMergeInputChains1_0,
/*23441*/         OPC_EmitConvertToTarget, 1,
/*23443*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 375:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*23450*/       /*Scope*/ 15, /*->23466*/
/*23451*/         OPC_CheckPredicate, 49, // Predicate_imm0_255
/*23453*/         OPC_MoveParent,
/*23454*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*23456*/         OPC_EmitMergeInputChains1_0,
/*23457*/         OPC_EmitConvertToTarget, 1,
/*23459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 375:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*23466*/       /*Scope*/ 15, /*->23482*/
/*23467*/         OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*23469*/         OPC_MoveParent,
/*23470*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23472*/         OPC_EmitMergeInputChains1_0,
/*23473*/         OPC_EmitConvertToTarget, 1,
/*23475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 375:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*23482*/       0, /*End of Scope*/
/*23483*/     /*Scope*/ 48, /*->23532*/
/*23484*/       OPC_CheckChild1Integer, 98|128,1/*226*/, 
/*23487*/       OPC_RecordChild2, // #1 = $opt
/*23488*/       OPC_MoveChild, 2,
/*23490*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23493*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*23495*/       OPC_MoveParent,
/*23496*/       OPC_Scope, 12, /*->23510*/ // 2 children in Scope
/*23498*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*23500*/         OPC_EmitMergeInputChains1_0,
/*23501*/         OPC_EmitConvertToTarget, 1,
/*23503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 226:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*23510*/       /*Scope*/ 20, /*->23531*/
/*23511*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*23513*/         OPC_EmitMergeInputChains1_0,
/*23514*/         OPC_EmitConvertToTarget, 1,
/*23516*/         OPC_EmitInteger, MVT::i32, 14, 
/*23519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 226:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*23531*/       0, /*End of Scope*/
/*23532*/     /*Scope*/ 48, /*->23581*/
/*23533*/       OPC_CheckChild1Integer, 99|128,1/*227*/, 
/*23536*/       OPC_RecordChild2, // #1 = $opt
/*23537*/       OPC_MoveChild, 2,
/*23539*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23542*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*23544*/       OPC_MoveParent,
/*23545*/       OPC_Scope, 12, /*->23559*/ // 2 children in Scope
/*23547*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*23549*/         OPC_EmitMergeInputChains1_0,
/*23550*/         OPC_EmitConvertToTarget, 1,
/*23552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 227:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*23559*/       /*Scope*/ 20, /*->23580*/
/*23560*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*23562*/         OPC_EmitMergeInputChains1_0,
/*23563*/         OPC_EmitConvertToTarget, 1,
/*23565*/         OPC_EmitInteger, MVT::i32, 14, 
/*23568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23571*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 227:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*23580*/       0, /*End of Scope*/
/*23581*/     /*Scope*/ 48, /*->23630*/
/*23582*/       OPC_CheckChild1Integer, 102|128,1/*230*/, 
/*23585*/       OPC_RecordChild2, // #1 = $opt
/*23586*/       OPC_MoveChild, 2,
/*23588*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23591*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*23593*/       OPC_MoveParent,
/*23594*/       OPC_Scope, 12, /*->23608*/ // 2 children in Scope
/*23596*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*23598*/         OPC_EmitMergeInputChains1_0,
/*23599*/         OPC_EmitConvertToTarget, 1,
/*23601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 230:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*23608*/       /*Scope*/ 20, /*->23629*/
/*23609*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*23611*/         OPC_EmitMergeInputChains1_0,
/*23612*/         OPC_EmitConvertToTarget, 1,
/*23614*/         OPC_EmitInteger, MVT::i32, 14, 
/*23617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 230:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*23629*/       0, /*End of Scope*/
/*23630*/     /*Scope*/ 33, /*->23664*/
/*23631*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*23634*/       OPC_Scope, 9, /*->23645*/ // 2 children in Scope
/*23636*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasV6KOps()) && (!Subtarget->isThumb())
/*23638*/         OPC_EmitMergeInputChains1_0,
/*23639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 218:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*23645*/       /*Scope*/ 17, /*->23663*/
/*23646*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23648*/         OPC_EmitMergeInputChains1_0,
/*23649*/         OPC_EmitInteger, MVT::i32, 14, 
/*23652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 218:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*23663*/       0, /*End of Scope*/
/*23664*/     /*Scope*/ 22, /*->23687*/
/*23665*/       OPC_CheckChild1Integer, 111|128,2/*367*/, 
/*23668*/       OPC_RecordChild2, // #1 = $src
/*23669*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*23671*/       OPC_EmitMergeInputChains1_0,
/*23672*/       OPC_EmitInteger, MVT::i32, 14, 
/*23675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23678*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 367:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*23687*/     0, /*End of Scope*/
/*23688*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ARMISD::PRELOAD),// ->24099
/*23692*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*23693*/     OPC_Scope, 84|128,2/*340*/, /*->24036*/ // 2 children in Scope
/*23696*/       OPC_RecordChild1, // #1 = $shift
/*23697*/       OPC_CheckChild1Type, MVT::i32,
/*23699*/       OPC_Scope, 19|128,1/*147*/, /*->23849*/ // 2 children in Scope
/*23702*/         OPC_CheckChild2Integer, 1, 
/*23704*/         OPC_CheckChild2Type, MVT::i32,
/*23706*/         OPC_Scope, 33, /*->23741*/ // 2 children in Scope
/*23708*/           OPC_CheckChild3Integer, 1, 
/*23710*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23712*/           OPC_Scope, 13, /*->23727*/ // 2 children in Scope
/*23714*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23717*/             OPC_EmitMergeInputChains1_0,
/*23718*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*23727*/           /*Scope*/ 12, /*->23740*/
/*23728*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23731*/             OPC_EmitMergeInputChains1_0,
/*23732*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*23740*/           0, /*End of Scope*/
/*23741*/         /*Scope*/ 106, /*->23848*/
/*23742*/           OPC_CheckChild3Integer, 0, 
/*23744*/           OPC_Scope, 15, /*->23761*/ // 4 children in Scope
/*23746*/             OPC_CheckPatternPredicate, 24, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23748*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23751*/             OPC_EmitMergeInputChains1_0,
/*23752*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*23761*/           /*Scope*/ 23, /*->23785*/
/*23762*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23764*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23767*/             OPC_EmitMergeInputChains1_0,
/*23768*/             OPC_EmitInteger, MVT::i32, 14, 
/*23771*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23774*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*23785*/           /*Scope*/ 14, /*->23800*/
/*23786*/             OPC_CheckPatternPredicate, 24, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23788*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23791*/             OPC_EmitMergeInputChains1_0,
/*23792*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*23800*/           /*Scope*/ 46, /*->23847*/
/*23801*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23803*/             OPC_Scope, 20, /*->23825*/ // 2 children in Scope
/*23805*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23808*/               OPC_EmitMergeInputChains1_0,
/*23809*/               OPC_EmitInteger, MVT::i32, 14, 
/*23812*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23815*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*23825*/             /*Scope*/ 20, /*->23846*/
/*23826*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23829*/               OPC_EmitMergeInputChains1_0,
/*23830*/               OPC_EmitInteger, MVT::i32, 14, 
/*23833*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23836*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*23846*/             0, /*End of Scope*/
/*23847*/           0, /*End of Scope*/
/*23848*/         0, /*End of Scope*/
/*23849*/       /*Scope*/ 56|128,1/*184*/, /*->24035*/
/*23851*/         OPC_CheckChild2Integer, 0, 
/*23853*/         OPC_CheckChild2Type, MVT::i32,
/*23855*/         OPC_Scope, 106, /*->23963*/ // 2 children in Scope
/*23857*/           OPC_CheckChild3Integer, 1, 
/*23859*/           OPC_Scope, 15, /*->23876*/ // 4 children in Scope
/*23861*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23863*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23866*/             OPC_EmitMergeInputChains1_0,
/*23867*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*23876*/           /*Scope*/ 23, /*->23900*/
/*23877*/             OPC_CheckPatternPredicate, 29, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23879*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23882*/             OPC_EmitMergeInputChains1_0,
/*23883*/             OPC_EmitInteger, MVT::i32, 14, 
/*23886*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23889*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*23900*/           /*Scope*/ 14, /*->23915*/
/*23901*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23903*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23906*/             OPC_EmitMergeInputChains1_0,
/*23907*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*23915*/           /*Scope*/ 46, /*->23962*/
/*23916*/             OPC_CheckPatternPredicate, 29, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23918*/             OPC_Scope, 20, /*->23940*/ // 2 children in Scope
/*23920*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23923*/               OPC_EmitMergeInputChains1_0,
/*23924*/               OPC_EmitInteger, MVT::i32, 14, 
/*23927*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23930*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*23940*/             /*Scope*/ 20, /*->23961*/
/*23941*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23944*/               OPC_EmitMergeInputChains1_0,
/*23945*/               OPC_EmitInteger, MVT::i32, 14, 
/*23948*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23951*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*23961*/             0, /*End of Scope*/
/*23962*/           0, /*End of Scope*/
/*23963*/         /*Scope*/ 70, /*->24034*/
/*23964*/           OPC_CheckChild3Integer, 0, 
/*23966*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23968*/           OPC_Scope, 21, /*->23991*/ // 3 children in Scope
/*23970*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23973*/             OPC_EmitMergeInputChains1_0,
/*23974*/             OPC_EmitInteger, MVT::i32, 14, 
/*23977*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23980*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*23991*/           /*Scope*/ 20, /*->24012*/
/*23992*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23995*/             OPC_EmitMergeInputChains1_0,
/*23996*/             OPC_EmitInteger, MVT::i32, 14, 
/*23999*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24002*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*24012*/           /*Scope*/ 20, /*->24033*/
/*24013*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*24016*/             OPC_EmitMergeInputChains1_0,
/*24017*/             OPC_EmitInteger, MVT::i32, 14, 
/*24020*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24023*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*24033*/           0, /*End of Scope*/
/*24034*/         0, /*End of Scope*/
/*24035*/       0, /*End of Scope*/
/*24036*/     /*Scope*/ 61, /*->24098*/
/*24037*/       OPC_MoveChild, 1,
/*24039*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*24042*/       OPC_RecordChild0, // #1 = $addr
/*24043*/       OPC_MoveChild, 0,
/*24045*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*24048*/       OPC_MoveParent,
/*24049*/       OPC_MoveParent,
/*24050*/       OPC_CheckChild2Integer, 0, 
/*24052*/       OPC_CheckChild2Type, MVT::i32,
/*24054*/       OPC_Scope, 20, /*->24076*/ // 2 children in Scope
/*24056*/         OPC_CheckChild3Integer, 0, 
/*24058*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24060*/         OPC_EmitMergeInputChains1_0,
/*24061*/         OPC_EmitInteger, MVT::i32, 14, 
/*24064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*24076*/       /*Scope*/ 20, /*->24097*/
/*24077*/         OPC_CheckChild3Integer, 1, 
/*24079*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*24081*/         OPC_EmitMergeInputChains1_0,
/*24082*/         OPC_EmitInteger, MVT::i32, 14, 
/*24085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*24097*/       0, /*End of Scope*/
/*24098*/     0, /*End of Scope*/
/*24099*/   /*SwitchOpcode*/ 23|128,11/*1431*/, TARGET_VAL(ARMISD::CMPZ),// ->25534
/*24103*/     OPC_Scope, 0|128,1/*128*/, /*->24234*/ // 12 children in Scope
/*24106*/       OPC_MoveChild, 0,
/*24108*/       OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::AND),// ->24171
/*24112*/         OPC_RecordChild0, // #0 = $Rn
/*24113*/         OPC_RecordChild1, // #1 = $shift
/*24114*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*24116*/         OPC_CheckType, MVT::i32,
/*24118*/         OPC_MoveParent,
/*24119*/         OPC_CheckChild1Integer, 0, 
/*24121*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24123*/         OPC_Scope, 22, /*->24147*/ // 2 children in Scope
/*24125*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24128*/           OPC_EmitInteger, MVT::i32, 14, 
/*24131*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24134*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24147*/         /*Scope*/ 22, /*->24170*/
/*24148*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24151*/           OPC_EmitInteger, MVT::i32, 14, 
/*24154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24157*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24170*/         0, /*End of Scope*/
/*24171*/       /*SwitchOpcode*/ 59, TARGET_VAL(ISD::XOR),// ->24233
/*24174*/         OPC_RecordChild0, // #0 = $Rn
/*24175*/         OPC_RecordChild1, // #1 = $shift
/*24176*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*24178*/         OPC_CheckType, MVT::i32,
/*24180*/         OPC_MoveParent,
/*24181*/         OPC_CheckChild1Integer, 0, 
/*24183*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24185*/         OPC_Scope, 22, /*->24209*/ // 2 children in Scope
/*24187*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24190*/           OPC_EmitInteger, MVT::i32, 14, 
/*24193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24209*/         /*Scope*/ 22, /*->24232*/
/*24210*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24213*/           OPC_EmitInteger, MVT::i32, 14, 
/*24216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24219*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24232*/         0, /*End of Scope*/
/*24233*/       0, // EndSwitchOpcode
/*24234*/     /*Scope*/ 36, /*->24271*/
/*24235*/       OPC_RecordChild0, // #0 = $Rn
/*24236*/       OPC_CheckChild0Type, MVT::i32,
/*24238*/       OPC_MoveChild, 1,
/*24240*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24243*/       OPC_CheckChild0Integer, 0, 
/*24245*/       OPC_RecordChild1, // #1 = $shift
/*24246*/       OPC_MoveParent,
/*24247*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24249*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24252*/       OPC_EmitInteger, MVT::i32, 14, 
/*24255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24271*/     /*Scope*/ 2|128,2/*258*/, /*->24531*/
/*24273*/       OPC_MoveChild, 0,
/*24275*/       OPC_SwitchOpcode /*3 cases */, 31, TARGET_VAL(ISD::SUB),// ->24310
/*24279*/         OPC_CheckChild0Integer, 0, 
/*24281*/         OPC_RecordChild1, // #0 = $shift
/*24282*/         OPC_CheckType, MVT::i32,
/*24284*/         OPC_MoveParent,
/*24285*/         OPC_RecordChild1, // #1 = $Rn
/*24286*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24288*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24291*/         OPC_EmitInteger, MVT::i32, 14, 
/*24294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24310*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::AND),// ->24420
/*24313*/         OPC_RecordChild0, // #0 = $Rn
/*24314*/         OPC_RecordChild1, // #1 = $shift
/*24315*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*24317*/         OPC_CheckType, MVT::i32,
/*24319*/         OPC_MoveParent,
/*24320*/         OPC_CheckChild1Integer, 0, 
/*24322*/         OPC_Scope, 23, /*->24347*/ // 4 children in Scope
/*24324*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24326*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24329*/           OPC_EmitInteger, MVT::i32, 14, 
/*24332*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24335*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24347*/         /*Scope*/ 23, /*->24371*/
/*24348*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24350*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24353*/           OPC_EmitInteger, MVT::i32, 14, 
/*24356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24359*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24371*/         /*Scope*/ 23, /*->24395*/
/*24372*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24374*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24377*/           OPC_EmitInteger, MVT::i32, 14, 
/*24380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24383*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24395*/         /*Scope*/ 23, /*->24419*/
/*24396*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24398*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24401*/           OPC_EmitInteger, MVT::i32, 14, 
/*24404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24407*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24419*/         0, /*End of Scope*/
/*24420*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::XOR),// ->24530
/*24423*/         OPC_RecordChild0, // #0 = $Rn
/*24424*/         OPC_RecordChild1, // #1 = $shift
/*24425*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*24427*/         OPC_CheckType, MVT::i32,
/*24429*/         OPC_MoveParent,
/*24430*/         OPC_CheckChild1Integer, 0, 
/*24432*/         OPC_Scope, 23, /*->24457*/ // 4 children in Scope
/*24434*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24436*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24439*/           OPC_EmitInteger, MVT::i32, 14, 
/*24442*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24445*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24457*/         /*Scope*/ 23, /*->24481*/
/*24458*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24460*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24463*/           OPC_EmitInteger, MVT::i32, 14, 
/*24466*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24469*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24481*/         /*Scope*/ 23, /*->24505*/
/*24482*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24484*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24487*/           OPC_EmitInteger, MVT::i32, 14, 
/*24490*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24493*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24505*/         /*Scope*/ 23, /*->24529*/
/*24506*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24508*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24511*/           OPC_EmitInteger, MVT::i32, 14, 
/*24514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24517*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24529*/         0, /*End of Scope*/
/*24530*/       0, // EndSwitchOpcode
/*24531*/     /*Scope*/ 62, /*->24594*/
/*24532*/       OPC_RecordChild0, // #0 = $Rn
/*24533*/       OPC_CheckChild0Type, MVT::i32,
/*24535*/       OPC_MoveChild, 1,
/*24537*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24540*/       OPC_CheckChild0Integer, 0, 
/*24542*/       OPC_RecordChild1, // #1 = $shift
/*24543*/       OPC_MoveParent,
/*24544*/       OPC_Scope, 23, /*->24569*/ // 2 children in Scope
/*24546*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24548*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24551*/         OPC_EmitInteger, MVT::i32, 14, 
/*24554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24569*/       /*Scope*/ 23, /*->24593*/
/*24570*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24572*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24575*/         OPC_EmitInteger, MVT::i32, 14, 
/*24578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24581*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24593*/       0, /*End of Scope*/
/*24594*/     /*Scope*/ 88|128,1/*216*/, /*->24812*/
/*24596*/       OPC_MoveChild, 0,
/*24598*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::SUB),// ->24659
/*24602*/         OPC_CheckChild0Integer, 0, 
/*24604*/         OPC_RecordChild1, // #0 = $shift
/*24605*/         OPC_CheckType, MVT::i32,
/*24607*/         OPC_MoveParent,
/*24608*/         OPC_RecordChild1, // #1 = $Rn
/*24609*/         OPC_Scope, 23, /*->24634*/ // 2 children in Scope
/*24611*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24613*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24616*/           OPC_EmitInteger, MVT::i32, 14, 
/*24619*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24622*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24634*/         /*Scope*/ 23, /*->24658*/
/*24635*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24637*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*24640*/           OPC_EmitInteger, MVT::i32, 14, 
/*24643*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24646*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24658*/         0, /*End of Scope*/
/*24659*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::AND),// ->24735
/*24662*/         OPC_RecordChild0, // #0 = $Rn
/*24663*/         OPC_RecordChild1, // #1 = $imm
/*24664*/         OPC_MoveChild, 1,
/*24666*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24669*/         OPC_Scope, 31, /*->24702*/ // 2 children in Scope
/*24671*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24673*/           OPC_MoveParent,
/*24674*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*24676*/           OPC_CheckType, MVT::i32,
/*24678*/           OPC_MoveParent,
/*24679*/           OPC_CheckChild1Integer, 0, 
/*24681*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24683*/           OPC_EmitConvertToTarget, 1,
/*24685*/           OPC_EmitInteger, MVT::i32, 14, 
/*24688*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24691*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24702*/         /*Scope*/ 31, /*->24734*/
/*24703*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24705*/           OPC_MoveParent,
/*24706*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*24708*/           OPC_CheckType, MVT::i32,
/*24710*/           OPC_MoveParent,
/*24711*/           OPC_CheckChild1Integer, 0, 
/*24713*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24715*/           OPC_EmitConvertToTarget, 1,
/*24717*/           OPC_EmitInteger, MVT::i32, 14, 
/*24720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24734*/         0, /*End of Scope*/
/*24735*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::XOR),// ->24811
/*24738*/         OPC_RecordChild0, // #0 = $Rn
/*24739*/         OPC_RecordChild1, // #1 = $imm
/*24740*/         OPC_MoveChild, 1,
/*24742*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24745*/         OPC_Scope, 31, /*->24778*/ // 2 children in Scope
/*24747*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24749*/           OPC_MoveParent,
/*24750*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*24752*/           OPC_CheckType, MVT::i32,
/*24754*/           OPC_MoveParent,
/*24755*/           OPC_CheckChild1Integer, 0, 
/*24757*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24759*/           OPC_EmitConvertToTarget, 1,
/*24761*/           OPC_EmitInteger, MVT::i32, 14, 
/*24764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24767*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24778*/         /*Scope*/ 31, /*->24810*/
/*24779*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24781*/           OPC_MoveParent,
/*24782*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*24784*/           OPC_CheckType, MVT::i32,
/*24786*/           OPC_MoveParent,
/*24787*/           OPC_CheckChild1Integer, 0, 
/*24789*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24791*/           OPC_EmitConvertToTarget, 1,
/*24793*/           OPC_EmitInteger, MVT::i32, 14, 
/*24796*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24799*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24810*/         0, /*End of Scope*/
/*24811*/       0, // EndSwitchOpcode
/*24812*/     /*Scope*/ 76, /*->24889*/
/*24813*/       OPC_RecordChild0, // #0 = $src
/*24814*/       OPC_CheckChild0Type, MVT::i32,
/*24816*/       OPC_RecordChild1, // #1 = $rhs
/*24817*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24819*/       OPC_Scope, 22, /*->24843*/ // 3 children in Scope
/*24821*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24824*/         OPC_EmitInteger, MVT::i32, 14, 
/*24827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24843*/       /*Scope*/ 22, /*->24866*/
/*24844*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24847*/         OPC_EmitInteger, MVT::i32, 14, 
/*24850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24866*/       /*Scope*/ 21, /*->24888*/
/*24867*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*24870*/         OPC_EmitInteger, MVT::i32, 14, 
/*24873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24888*/       0, /*End of Scope*/
/*24889*/     /*Scope*/ 89, /*->24979*/
/*24890*/       OPC_MoveChild, 0,
/*24892*/       OPC_SwitchOpcode /*2 cases */, 51, TARGET_VAL(ISD::AND),// ->24947
/*24896*/         OPC_RecordChild0, // #0 = $Rn
/*24897*/         OPC_RecordChild1, // #1 = $Rm
/*24898*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*24900*/         OPC_CheckType, MVT::i32,
/*24902*/         OPC_MoveParent,
/*24903*/         OPC_CheckChild1Integer, 0, 
/*24905*/         OPC_Scope, 19, /*->24926*/ // 2 children in Scope
/*24907*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24909*/           OPC_EmitInteger, MVT::i32, 14, 
/*24912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24915*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24926*/         /*Scope*/ 19, /*->24946*/
/*24927*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24929*/           OPC_EmitInteger, MVT::i32, 14, 
/*24932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24935*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24946*/         0, /*End of Scope*/
/*24947*/       /*SwitchOpcode*/ 28, TARGET_VAL(ISD::XOR),// ->24978
/*24950*/         OPC_RecordChild0, // #0 = $Rn
/*24951*/         OPC_RecordChild1, // #1 = $Rm
/*24952*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*24954*/         OPC_CheckType, MVT::i32,
/*24956*/         OPC_MoveParent,
/*24957*/         OPC_CheckChild1Integer, 0, 
/*24959*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24961*/         OPC_EmitInteger, MVT::i32, 14, 
/*24964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24978*/       0, // EndSwitchOpcode
/*24979*/     /*Scope*/ 27, /*->25007*/
/*24980*/       OPC_RecordChild0, // #0 = $lhs
/*24981*/       OPC_CheckChild0Type, MVT::i32,
/*24983*/       OPC_RecordChild1, // #1 = $rhs
/*24984*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24986*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$rhs #2 #3
/*24989*/       OPC_EmitInteger, MVT::i32, 14, 
/*24992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25007*/     /*Scope*/ 96, /*->25104*/
/*25008*/       OPC_MoveChild, 0,
/*25010*/       OPC_SwitchOpcode /*2 cases */, 43, TARGET_VAL(ISD::AND),// ->25057
/*25014*/         OPC_RecordChild0, // #0 = $Rn
/*25015*/         OPC_RecordChild1, // #1 = $Rm
/*25016*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*25018*/         OPC_CheckType, MVT::i32,
/*25020*/         OPC_MoveParent,
/*25021*/         OPC_CheckChild1Integer, 0, 
/*25023*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25025*/         OPC_EmitInteger, MVT::i32, 14, 
/*25028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25031*/         OPC_Scope, 11, /*->25044*/ // 2 children in Scope
/*25033*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25044*/         /*Scope*/ 11, /*->25056*/
/*25045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25056*/         0, /*End of Scope*/
/*25057*/       /*SwitchOpcode*/ 43, TARGET_VAL(ISD::XOR),// ->25103
/*25060*/         OPC_RecordChild0, // #0 = $Rn
/*25061*/         OPC_RecordChild1, // #1 = $Rm
/*25062*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*25064*/         OPC_CheckType, MVT::i32,
/*25066*/         OPC_MoveParent,
/*25067*/         OPC_CheckChild1Integer, 0, 
/*25069*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25071*/         OPC_EmitInteger, MVT::i32, 14, 
/*25074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25077*/         OPC_Scope, 11, /*->25090*/ // 2 children in Scope
/*25079*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25090*/         /*Scope*/ 11, /*->25102*/
/*25091*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25102*/         0, /*End of Scope*/
/*25103*/       0, // EndSwitchOpcode
/*25104*/     /*Scope*/ 1|128,1/*129*/, /*->25235*/
/*25106*/       OPC_RecordChild0, // #0 = $rhs
/*25107*/       OPC_CheckChild0Type, MVT::i32,
/*25109*/       OPC_Scope, 51, /*->25162*/ // 2 children in Scope
/*25111*/         OPC_RecordChild1, // #1 = $src
/*25112*/         OPC_Scope, 23, /*->25137*/ // 2 children in Scope
/*25114*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25116*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*25119*/           OPC_EmitInteger, MVT::i32, 14, 
/*25122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25125*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25137*/         /*Scope*/ 23, /*->25161*/
/*25138*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25140*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$rhs #2 #3
/*25143*/           OPC_EmitInteger, MVT::i32, 14, 
/*25146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25149*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25161*/         0, /*End of Scope*/
/*25162*/       /*Scope*/ 71, /*->25234*/
/*25163*/         OPC_MoveChild, 1,
/*25165*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25168*/         OPC_CheckChild0Integer, 0, 
/*25170*/         OPC_RecordChild1, // #1 = $Rm
/*25171*/         OPC_MoveParent,
/*25172*/         OPC_Scope, 19, /*->25193*/ // 3 children in Scope
/*25174*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25176*/           OPC_EmitInteger, MVT::i32, 14, 
/*25179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25193*/         /*Scope*/ 19, /*->25213*/
/*25194*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25196*/           OPC_EmitInteger, MVT::i32, 14, 
/*25199*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25202*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25213*/         /*Scope*/ 19, /*->25233*/
/*25214*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25216*/           OPC_EmitInteger, MVT::i32, 14, 
/*25219*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25222*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25233*/         0, /*End of Scope*/
/*25234*/       0, /*End of Scope*/
/*25235*/     /*Scope*/ 74, /*->25310*/
/*25236*/       OPC_MoveChild, 0,
/*25238*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25241*/       OPC_CheckChild0Integer, 0, 
/*25243*/       OPC_RecordChild1, // #0 = $Rm
/*25244*/       OPC_CheckType, MVT::i32,
/*25246*/       OPC_MoveParent,
/*25247*/       OPC_RecordChild1, // #1 = $Rn
/*25248*/       OPC_Scope, 19, /*->25269*/ // 3 children in Scope
/*25250*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25252*/         OPC_EmitInteger, MVT::i32, 14, 
/*25255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25258*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25269*/       /*Scope*/ 19, /*->25289*/
/*25270*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25272*/         OPC_EmitInteger, MVT::i32, 14, 
/*25275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25289*/       /*Scope*/ 19, /*->25309*/
/*25290*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25292*/         OPC_EmitInteger, MVT::i32, 14, 
/*25295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25309*/       0, /*End of Scope*/
/*25310*/     /*Scope*/ 93|128,1/*221*/, /*->25533*/
/*25312*/       OPC_RecordChild0, // #0 = $src
/*25313*/       OPC_CheckChild0Type, MVT::i32,
/*25315*/       OPC_RecordChild1, // #1 = $imm
/*25316*/       OPC_Scope, 10|128,1/*138*/, /*->25457*/ // 4 children in Scope
/*25319*/         OPC_MoveChild, 1,
/*25321*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25324*/         OPC_Scope, 24, /*->25350*/ // 5 children in Scope
/*25326*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25328*/           OPC_MoveParent,
/*25329*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25331*/           OPC_EmitConvertToTarget, 1,
/*25333*/           OPC_EmitInteger, MVT::i32, 14, 
/*25336*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25339*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*25350*/         /*Scope*/ 27, /*->25378*/
/*25351*/           OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*25353*/           OPC_MoveParent,
/*25354*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25356*/           OPC_EmitConvertToTarget, 1,
/*25358*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*25361*/           OPC_EmitInteger, MVT::i32, 14, 
/*25364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25367*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*25378*/         /*Scope*/ 24, /*->25403*/
/*25379*/           OPC_CheckPredicate, 49, // Predicate_imm0_255
/*25381*/           OPC_MoveParent,
/*25382*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25384*/           OPC_EmitConvertToTarget, 1,
/*25386*/           OPC_EmitInteger, MVT::i32, 14, 
/*25389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25392*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*25403*/         /*Scope*/ 24, /*->25428*/
/*25404*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25406*/           OPC_MoveParent,
/*25407*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25409*/           OPC_EmitConvertToTarget, 1,
/*25411*/           OPC_EmitInteger, MVT::i32, 14, 
/*25414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*25428*/         /*Scope*/ 27, /*->25456*/
/*25429*/           OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*25431*/           OPC_MoveParent,
/*25432*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25434*/           OPC_EmitConvertToTarget, 1,
/*25436*/           OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*25439*/           OPC_EmitInteger, MVT::i32, 14, 
/*25442*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25445*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*25456*/         0, /*End of Scope*/
/*25457*/       /*Scope*/ 19, /*->25477*/
/*25458*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25460*/         OPC_EmitInteger, MVT::i32, 14, 
/*25463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25466*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*25477*/       /*Scope*/ 19, /*->25497*/
/*25478*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25480*/         OPC_EmitInteger, MVT::i32, 14, 
/*25483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25497*/       /*Scope*/ 34, /*->25532*/
/*25498*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25500*/         OPC_EmitInteger, MVT::i32, 14, 
/*25503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25506*/         OPC_Scope, 11, /*->25519*/ // 2 children in Scope
/*25508*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25519*/         /*Scope*/ 11, /*->25531*/
/*25520*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25531*/         0, /*End of Scope*/
/*25532*/       0, /*End of Scope*/
/*25533*/     0, /*End of Scope*/
/*25534*/   /*SwitchOpcode*/ 10|128,5/*650*/, TARGET_VAL(ARMISD::CMOV),// ->26188
/*25538*/     OPC_CaptureGlueInput,
/*25539*/     OPC_RecordChild0, // #0 = $false
/*25540*/     OPC_Scope, 47, /*->25589*/ // 3 children in Scope
/*25542*/       OPC_RecordChild1, // #1 = $shift
/*25543*/       OPC_RecordChild2, // #2 = $p
/*25544*/       OPC_CheckType, MVT::i32,
/*25546*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25548*/       OPC_Scope, 19, /*->25569*/ // 2 children in Scope
/*25550*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*25553*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #6 #7
/*25556*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*25569*/       /*Scope*/ 18, /*->25588*/
/*25570*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*25573*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #5 #6
/*25576*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*25588*/       0, /*End of Scope*/
/*25589*/     /*Scope*/ 34|128,1/*162*/, /*->25753*/
/*25591*/       OPC_MoveChild, 1,
/*25593*/       OPC_SwitchOpcode /*4 cases */, 35, TARGET_VAL(ISD::SHL),// ->25632
/*25597*/         OPC_RecordChild0, // #1 = $Rm
/*25598*/         OPC_RecordChild1, // #2 = $imm
/*25599*/         OPC_MoveChild, 1,
/*25601*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25604*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*25606*/         OPC_CheckType, MVT::i32,
/*25608*/         OPC_MoveParent,
/*25609*/         OPC_MoveParent,
/*25610*/         OPC_RecordChild2, // #3 = $p
/*25611*/         OPC_CheckType, MVT::i32,
/*25613*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25615*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25618*/         OPC_EmitConvertToTarget, 2,
/*25620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25632*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->25673
/*25635*/         OPC_RecordChild0, // #1 = $Rm
/*25636*/         OPC_RecordChild1, // #2 = $imm
/*25637*/         OPC_MoveChild, 1,
/*25639*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25642*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*25644*/         OPC_CheckType, MVT::i32,
/*25646*/         OPC_MoveParent,
/*25647*/         OPC_MoveParent,
/*25648*/         OPC_RecordChild2, // #3 = $p
/*25649*/         OPC_CheckType, MVT::i32,
/*25651*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25653*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25656*/         OPC_EmitConvertToTarget, 2,
/*25658*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25661*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25673*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRA),// ->25714
/*25676*/         OPC_RecordChild0, // #1 = $Rm
/*25677*/         OPC_RecordChild1, // #2 = $imm
/*25678*/         OPC_MoveChild, 1,
/*25680*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25683*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*25685*/         OPC_CheckType, MVT::i32,
/*25687*/         OPC_MoveParent,
/*25688*/         OPC_MoveParent,
/*25689*/         OPC_RecordChild2, // #3 = $p
/*25690*/         OPC_CheckType, MVT::i32,
/*25692*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25694*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25697*/         OPC_EmitConvertToTarget, 2,
/*25699*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25702*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25714*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::ROTR),// ->25752
/*25717*/         OPC_RecordChild0, // #1 = $Rm
/*25718*/         OPC_RecordChild1, // #2 = $imm
/*25719*/         OPC_MoveChild, 1,
/*25721*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25724*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*25726*/         OPC_CheckType, MVT::i32,
/*25728*/         OPC_MoveParent,
/*25729*/         OPC_MoveParent,
/*25730*/         OPC_RecordChild2, // #3 = $p
/*25731*/         OPC_CheckType, MVT::i32,
/*25733*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25735*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25738*/         OPC_EmitConvertToTarget, 2,
/*25740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25752*/       0, // EndSwitchOpcode
/*25753*/     /*Scope*/ 48|128,3/*432*/, /*->26187*/
/*25755*/       OPC_RecordChild1, // #1 = $imm
/*25756*/       OPC_Scope, 80|128,1/*208*/, /*->25967*/ // 7 children in Scope
/*25759*/         OPC_MoveChild, 1,
/*25761*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25764*/         OPC_Scope, 24, /*->25790*/ // 7 children in Scope
/*25766*/           OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*25768*/           OPC_MoveParent,
/*25769*/           OPC_RecordChild2, // #2 = $p
/*25770*/           OPC_CheckType, MVT::i32,
/*25772*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*25774*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25777*/           OPC_EmitConvertToTarget, 1,
/*25779*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25790*/         /*Scope*/ 24, /*->25815*/
/*25791*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25793*/           OPC_MoveParent,
/*25794*/           OPC_RecordChild2, // #2 = $p
/*25795*/           OPC_CheckType, MVT::i32,
/*25797*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25799*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25802*/           OPC_EmitConvertToTarget, 1,
/*25804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25815*/         /*Scope*/ 27, /*->25843*/
/*25816*/           OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*25818*/           OPC_MoveParent,
/*25819*/           OPC_RecordChild2, // #2 = $p
/*25820*/           OPC_CheckType, MVT::i32,
/*25822*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25824*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25827*/           OPC_EmitConvertToTarget, 1,
/*25829*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*25832*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25843*/         /*Scope*/ 24, /*->25868*/
/*25844*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25846*/           OPC_MoveParent,
/*25847*/           OPC_RecordChild2, // #2 = $p
/*25848*/           OPC_CheckType, MVT::i32,
/*25850*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25852*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25855*/           OPC_EmitConvertToTarget, 1,
/*25857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25868*/         /*Scope*/ 24, /*->25893*/
/*25869*/           OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*25871*/           OPC_MoveParent,
/*25872*/           OPC_RecordChild2, // #2 = $p
/*25873*/           OPC_CheckType, MVT::i32,
/*25875*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25877*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25880*/           OPC_EmitConvertToTarget, 1,
/*25882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25893*/         /*Scope*/ 27, /*->25921*/
/*25894*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*25896*/           OPC_MoveParent,
/*25897*/           OPC_RecordChild2, // #2 = $p
/*25898*/           OPC_CheckType, MVT::i32,
/*25900*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25902*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25905*/           OPC_EmitConvertToTarget, 1,
/*25907*/           OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*25910*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25921*/         /*Scope*/ 44, /*->25966*/
/*25922*/           OPC_MoveParent,
/*25923*/           OPC_RecordChild2, // #2 = $p
/*25924*/           OPC_CheckType, MVT::i32,
/*25926*/           OPC_Scope, 18, /*->25946*/ // 2 children in Scope
/*25928*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*25930*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25933*/             OPC_EmitConvertToTarget, 1,
/*25935*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25946*/           /*Scope*/ 18, /*->25965*/
/*25947*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25949*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25952*/             OPC_EmitConvertToTarget, 1,
/*25954*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25965*/           0, /*End of Scope*/
/*25966*/         0, /*End of Scope*/
/*25967*/       /*Scope*/ 54, /*->26022*/
/*25968*/         OPC_RecordChild2, // #2 = $p
/*25969*/         OPC_CheckType, MVT::i32,
/*25971*/         OPC_Scope, 16, /*->25989*/ // 3 children in Scope
/*25973*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25975*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*25989*/         /*Scope*/ 16, /*->26006*/
/*25990*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25992*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*26006*/         /*Scope*/ 14, /*->26021*/
/*26007*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*26021*/         0, /*End of Scope*/
/*26022*/       /*Scope*/ 30, /*->26053*/
/*26023*/         OPC_CheckChild2Integer, 12, 
/*26025*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26039
/*26028*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*26030*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26039*/         /*SwitchType*/ 11, MVT::f64,// ->26052
/*26041*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*26043*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26052*/         0, // EndSwitchType
/*26053*/       /*Scope*/ 30, /*->26084*/
/*26054*/         OPC_CheckChild2Integer, 10, 
/*26056*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26070
/*26059*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*26061*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26070*/         /*SwitchType*/ 11, MVT::f64,// ->26083
/*26072*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*26074*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26083*/         0, // EndSwitchType
/*26084*/       /*Scope*/ 30, /*->26115*/
/*26085*/         OPC_CheckChild2Integer, 0, 
/*26087*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26101
/*26090*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*26092*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26101*/         /*SwitchType*/ 11, MVT::f64,// ->26114
/*26103*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*26105*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26114*/         0, // EndSwitchType
/*26115*/       /*Scope*/ 30, /*->26146*/
/*26116*/         OPC_CheckChild2Integer, 6, 
/*26118*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->26132
/*26121*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*26123*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*26132*/         /*SwitchType*/ 11, MVT::f64,// ->26145
/*26134*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*26136*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*26145*/         0, // EndSwitchType
/*26146*/       /*Scope*/ 39, /*->26186*/
/*26147*/         OPC_RecordChild2, // #2 = $p
/*26148*/         OPC_SwitchType /*2 cases */, 16, MVT::f64,// ->26167
/*26151*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*26153*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26156*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*26167*/         /*SwitchType*/ 16, MVT::f32,// ->26185
/*26169*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*26171*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*26174*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*26185*/         0, // EndSwitchType
/*26186*/       0, /*End of Scope*/
/*26187*/     0, /*End of Scope*/
/*26188*/   /*SwitchOpcode*/ 124|128,53/*6908*/, TARGET_VAL(ISD::LOAD),// ->33100
/*26192*/     OPC_RecordMemRef,
/*26193*/     OPC_RecordNode, // #0 = 'ld' chained node
/*26194*/     OPC_Scope, 74|128,1/*202*/, /*->26399*/ // 5 children in Scope
/*26197*/       OPC_RecordChild1, // #1 = $addr
/*26198*/       OPC_CheckChild1Type, MVT::i32,
/*26200*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*26202*/       OPC_CheckType, MVT::i32,
/*26204*/       OPC_Scope, 25, /*->26231*/ // 3 children in Scope
/*26206*/         OPC_CheckPredicate, 52, // Predicate_load
/*26208*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26210*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26213*/         OPC_EmitMergeInputChains1_0,
/*26214*/         OPC_EmitInteger, MVT::i32, 14, 
/*26217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*26231*/       /*Scope*/ 56, /*->26288*/
/*26232*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26234*/         OPC_Scope, 25, /*->26261*/ // 2 children in Scope
/*26236*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26238*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26240*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26243*/           OPC_EmitMergeInputChains1_0,
/*26244*/           OPC_EmitInteger, MVT::i32, 14, 
/*26247*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26250*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26261*/         /*Scope*/ 25, /*->26287*/
/*26262*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26264*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26266*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26269*/           OPC_EmitMergeInputChains1_0,
/*26270*/           OPC_EmitInteger, MVT::i32, 14, 
/*26273*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26276*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26287*/         0, /*End of Scope*/
/*26288*/       /*Scope*/ 109, /*->26398*/
/*26289*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26291*/         OPC_Scope, 25, /*->26318*/ // 3 children in Scope
/*26293*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26295*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26297*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26300*/           OPC_EmitMergeInputChains1_0,
/*26301*/           OPC_EmitInteger, MVT::i32, 14, 
/*26304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26307*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26318*/         /*Scope*/ 52, /*->26371*/
/*26319*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26321*/           OPC_Scope, 23, /*->26346*/ // 2 children in Scope
/*26323*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26325*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26328*/             OPC_EmitMergeInputChains1_0,
/*26329*/             OPC_EmitInteger, MVT::i32, 14, 
/*26332*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26335*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26346*/           /*Scope*/ 23, /*->26370*/
/*26347*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26349*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26352*/             OPC_EmitMergeInputChains1_0,
/*26353*/             OPC_EmitInteger, MVT::i32, 14, 
/*26356*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26359*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26370*/           0, /*End of Scope*/
/*26371*/         /*Scope*/ 25, /*->26397*/
/*26372*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26374*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26376*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26379*/           OPC_EmitMergeInputChains1_0,
/*26380*/           OPC_EmitInteger, MVT::i32, 14, 
/*26383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26386*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26397*/         0, /*End of Scope*/
/*26398*/       0, /*End of Scope*/
/*26399*/     /*Scope*/ 107, /*->26507*/
/*26400*/       OPC_MoveChild, 1,
/*26402*/       OPC_SwitchOpcode /*2 cases */, 64, TARGET_VAL(ARMISD::WrapperPIC),// ->26470
/*26406*/         OPC_RecordChild0, // #1 = $addr
/*26407*/         OPC_MoveChild, 0,
/*26409*/         OPC_SwitchOpcode /*2 cases */, 34, TARGET_VAL(ISD::TargetGlobalAddress),// ->26447
/*26413*/           OPC_MoveParent,
/*26414*/           OPC_MoveParent,
/*26415*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*26417*/           OPC_CheckPredicate, 52, // Predicate_load
/*26419*/           OPC_CheckType, MVT::i32,
/*26421*/           OPC_Scope, 11, /*->26434*/ // 2 children in Scope
/*26423*/             OPC_CheckPatternPredicate, 34, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*26425*/             OPC_EmitMergeInputChains1_0,
/*26426*/             OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26434*/           /*Scope*/ 11, /*->26446*/
/*26435*/             OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*26437*/             OPC_EmitMergeInputChains1_0,
/*26438*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26446*/           0, /*End of Scope*/
/*26447*/         /*SwitchOpcode*/ 19, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->26469
/*26450*/           OPC_MoveParent,
/*26451*/           OPC_MoveParent,
/*26452*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*26454*/           OPC_CheckPredicate, 52, // Predicate_load
/*26456*/           OPC_CheckType, MVT::i32,
/*26458*/           OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*26460*/           OPC_EmitMergeInputChains1_0,
/*26461*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaltlsaddr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaltlsaddr:i32):$addr)
/*26469*/         0, // EndSwitchOpcode
/*26470*/       /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::Wrapper),// ->26506
/*26473*/         OPC_RecordChild0, // #1 = $addr
/*26474*/         OPC_MoveChild, 0,
/*26476*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*26479*/         OPC_MoveParent,
/*26480*/         OPC_MoveParent,
/*26481*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*26483*/         OPC_CheckPredicate, 52, // Predicate_load
/*26485*/         OPC_CheckType, MVT::i32,
/*26487*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26489*/         OPC_EmitMergeInputChains1_0,
/*26490*/         OPC_EmitInteger, MVT::i32, 14, 
/*26493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*26506*/       0, // EndSwitchOpcode
/*26507*/     /*Scope*/ 110|128,16/*2158*/, /*->28667*/
/*26509*/       OPC_RecordChild1, // #1 = $shift
/*26510*/       OPC_CheckChild1Type, MVT::i32,
/*26512*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*26514*/       OPC_CheckType, MVT::i32,
/*26516*/       OPC_Scope, 26, /*->26544*/ // 22 children in Scope
/*26518*/         OPC_CheckPredicate, 52, // Predicate_load
/*26520*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26522*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26525*/         OPC_EmitMergeInputChains1_0,
/*26526*/         OPC_EmitInteger, MVT::i32, 14, 
/*26529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*26544*/       /*Scope*/ 58, /*->26603*/
/*26545*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26547*/         OPC_Scope, 26, /*->26575*/ // 2 children in Scope
/*26549*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26551*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26553*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26556*/           OPC_EmitMergeInputChains1_0,
/*26557*/           OPC_EmitInteger, MVT::i32, 14, 
/*26560*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26563*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*26575*/         /*Scope*/ 26, /*->26602*/
/*26576*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26578*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26580*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26583*/           OPC_EmitMergeInputChains1_0,
/*26584*/           OPC_EmitInteger, MVT::i32, 14, 
/*26587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26590*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26602*/         0, /*End of Scope*/
/*26603*/       /*Scope*/ 58, /*->26662*/
/*26604*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26606*/         OPC_Scope, 26, /*->26634*/ // 2 children in Scope
/*26608*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26610*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26612*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26615*/           OPC_EmitMergeInputChains1_0,
/*26616*/           OPC_EmitInteger, MVT::i32, 14, 
/*26619*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26622*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*26634*/         /*Scope*/ 26, /*->26661*/
/*26635*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26637*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26639*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26642*/           OPC_EmitMergeInputChains1_0,
/*26643*/           OPC_EmitInteger, MVT::i32, 14, 
/*26646*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26649*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*26661*/         0, /*End of Scope*/
/*26662*/       /*Scope*/ 28, /*->26691*/
/*26663*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26665*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26667*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26669*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26672*/         OPC_EmitMergeInputChains1_0,
/*26673*/         OPC_EmitInteger, MVT::i32, 14, 
/*26676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26679*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26691*/       /*Scope*/ 85, /*->26777*/
/*26692*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26694*/         OPC_Scope, 26, /*->26722*/ // 3 children in Scope
/*26696*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26698*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26700*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26703*/           OPC_EmitMergeInputChains1_0,
/*26704*/           OPC_EmitInteger, MVT::i32, 14, 
/*26707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26722*/         /*Scope*/ 26, /*->26749*/
/*26723*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26725*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26727*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26730*/           OPC_EmitMergeInputChains1_0,
/*26731*/           OPC_EmitInteger, MVT::i32, 14, 
/*26734*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26737*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26749*/         /*Scope*/ 26, /*->26776*/
/*26750*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26752*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26754*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26757*/           OPC_EmitMergeInputChains1_0,
/*26758*/           OPC_EmitInteger, MVT::i32, 14, 
/*26761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26764*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26776*/         0, /*End of Scope*/
/*26777*/       /*Scope*/ 26, /*->26804*/
/*26778*/         OPC_CheckPredicate, 52, // Predicate_load
/*26780*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26782*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26785*/         OPC_EmitMergeInputChains1_0,
/*26786*/         OPC_EmitInteger, MVT::i32, 14, 
/*26789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26792*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*26804*/       /*Scope*/ 58, /*->26863*/
/*26805*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26807*/         OPC_Scope, 26, /*->26835*/ // 2 children in Scope
/*26809*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26811*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26813*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26816*/           OPC_EmitMergeInputChains1_0,
/*26817*/           OPC_EmitInteger, MVT::i32, 14, 
/*26820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26823*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26835*/         /*Scope*/ 26, /*->26862*/
/*26836*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26838*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26840*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26843*/           OPC_EmitMergeInputChains1_0,
/*26844*/           OPC_EmitInteger, MVT::i32, 14, 
/*26847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26862*/         0, /*End of Scope*/
/*26863*/       /*Scope*/ 58, /*->26922*/
/*26864*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26866*/         OPC_Scope, 26, /*->26894*/ // 2 children in Scope
/*26868*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26870*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26872*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26875*/           OPC_EmitMergeInputChains1_0,
/*26876*/           OPC_EmitInteger, MVT::i32, 14, 
/*26879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26894*/         /*Scope*/ 26, /*->26921*/
/*26895*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26897*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26899*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26902*/           OPC_EmitMergeInputChains1_0,
/*26903*/           OPC_EmitInteger, MVT::i32, 14, 
/*26906*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26909*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26921*/         0, /*End of Scope*/
/*26922*/       /*Scope*/ 28, /*->26951*/
/*26923*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26925*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26927*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26929*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26932*/         OPC_EmitMergeInputChains1_0,
/*26933*/         OPC_EmitInteger, MVT::i32, 14, 
/*26936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26951*/       /*Scope*/ 85, /*->27037*/
/*26952*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26954*/         OPC_Scope, 26, /*->26982*/ // 3 children in Scope
/*26956*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26958*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26960*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26963*/           OPC_EmitMergeInputChains1_0,
/*26964*/           OPC_EmitInteger, MVT::i32, 14, 
/*26967*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26970*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26982*/         /*Scope*/ 26, /*->27009*/
/*26983*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26985*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26987*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26990*/           OPC_EmitMergeInputChains1_0,
/*26991*/           OPC_EmitInteger, MVT::i32, 14, 
/*26994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26997*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27009*/         /*Scope*/ 26, /*->27036*/
/*27010*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27012*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27014*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27017*/           OPC_EmitMergeInputChains1_0,
/*27018*/           OPC_EmitInteger, MVT::i32, 14, 
/*27021*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27024*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*27036*/         0, /*End of Scope*/
/*27037*/       /*Scope*/ 25, /*->27063*/
/*27038*/         OPC_CheckPredicate, 52, // Predicate_load
/*27040*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27042*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27045*/         OPC_EmitMergeInputChains1_0,
/*27046*/         OPC_EmitInteger, MVT::i32, 14, 
/*27049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*27063*/       /*Scope*/ 56, /*->27120*/
/*27064*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27066*/         OPC_Scope, 25, /*->27093*/ // 2 children in Scope
/*27068*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27070*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27072*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27075*/           OPC_EmitMergeInputChains1_0,
/*27076*/           OPC_EmitInteger, MVT::i32, 14, 
/*27079*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27082*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27093*/         /*Scope*/ 25, /*->27119*/
/*27094*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27096*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27098*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27101*/           OPC_EmitMergeInputChains1_0,
/*27102*/           OPC_EmitInteger, MVT::i32, 14, 
/*27105*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27108*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27119*/         0, /*End of Scope*/
/*27120*/       /*Scope*/ 107, /*->27228*/
/*27121*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27123*/         OPC_Scope, 25, /*->27150*/ // 3 children in Scope
/*27125*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27127*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27129*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27132*/           OPC_EmitMergeInputChains1_0,
/*27133*/           OPC_EmitInteger, MVT::i32, 14, 
/*27136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27139*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27150*/         /*Scope*/ 50, /*->27201*/
/*27151*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27153*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27155*/           OPC_Scope, 21, /*->27178*/ // 2 children in Scope
/*27157*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27160*/             OPC_EmitMergeInputChains1_0,
/*27161*/             OPC_EmitInteger, MVT::i32, 14, 
/*27164*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27167*/             OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27178*/           /*Scope*/ 21, /*->27200*/
/*27179*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27182*/             OPC_EmitMergeInputChains1_0,
/*27183*/             OPC_EmitInteger, MVT::i32, 14, 
/*27186*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27189*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27200*/           0, /*End of Scope*/
/*27201*/         /*Scope*/ 25, /*->27227*/
/*27202*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27204*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27206*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27209*/           OPC_EmitMergeInputChains1_0,
/*27210*/           OPC_EmitInteger, MVT::i32, 14, 
/*27213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27216*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27227*/         0, /*End of Scope*/
/*27228*/       /*Scope*/ 72, /*->27301*/
/*27229*/         OPC_CheckPredicate, 52, // Predicate_load
/*27231*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27233*/         OPC_Scope, 21, /*->27256*/ // 3 children in Scope
/*27235*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27238*/           OPC_EmitMergeInputChains1_0,
/*27239*/           OPC_EmitInteger, MVT::i32, 14, 
/*27242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27256*/         /*Scope*/ 21, /*->27278*/
/*27257*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*27260*/           OPC_EmitMergeInputChains1_0,
/*27261*/           OPC_EmitInteger, MVT::i32, 14, 
/*27264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27267*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*27278*/         /*Scope*/ 21, /*->27300*/
/*27279*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27282*/           OPC_EmitMergeInputChains1_0,
/*27283*/           OPC_EmitInteger, MVT::i32, 14, 
/*27286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27289*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rr:i32:$addr)
/*27300*/         0, /*End of Scope*/
/*27301*/       /*Scope*/ 29|128,1/*157*/, /*->27460*/
/*27303*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27305*/         OPC_Scope, 50, /*->27357*/ // 3 children in Scope
/*27307*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27309*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27311*/           OPC_Scope, 21, /*->27334*/ // 2 children in Scope
/*27313*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27316*/             OPC_EmitMergeInputChains1_0,
/*27317*/             OPC_EmitInteger, MVT::i32, 14, 
/*27320*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27323*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27334*/           /*Scope*/ 21, /*->27356*/
/*27335*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27338*/             OPC_EmitMergeInputChains1_0,
/*27339*/             OPC_EmitInteger, MVT::i32, 14, 
/*27342*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27345*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27356*/           0, /*End of Scope*/
/*27357*/         /*Scope*/ 50, /*->27408*/
/*27358*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*27360*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27362*/           OPC_Scope, 21, /*->27385*/ // 2 children in Scope
/*27364*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27367*/             OPC_EmitMergeInputChains1_0,
/*27368*/             OPC_EmitInteger, MVT::i32, 14, 
/*27371*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27374*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27385*/           /*Scope*/ 21, /*->27407*/
/*27386*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27389*/             OPC_EmitMergeInputChains1_0,
/*27390*/             OPC_EmitInteger, MVT::i32, 14, 
/*27393*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27396*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*27407*/           0, /*End of Scope*/
/*27408*/         /*Scope*/ 50, /*->27459*/
/*27409*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27411*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27413*/           OPC_Scope, 21, /*->27436*/ // 2 children in Scope
/*27415*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27418*/             OPC_EmitMergeInputChains1_0,
/*27419*/             OPC_EmitInteger, MVT::i32, 14, 
/*27422*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27425*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27436*/           /*Scope*/ 21, /*->27458*/
/*27437*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27440*/             OPC_EmitMergeInputChains1_0,
/*27441*/             OPC_EmitInteger, MVT::i32, 14, 
/*27444*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27447*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27458*/           0, /*End of Scope*/
/*27459*/         0, /*End of Scope*/
/*27460*/       /*Scope*/ 107|128,1/*235*/, /*->27697*/
/*27462*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27464*/         OPC_Scope, 25, /*->27491*/ // 6 children in Scope
/*27466*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27468*/           OPC_CheckPatternPredicate, 36, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27470*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27473*/           OPC_EmitMergeInputChains1_0,
/*27474*/           OPC_EmitInteger, MVT::i32, 14, 
/*27477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27480*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27491*/         /*Scope*/ 25, /*->27517*/
/*27492*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27494*/           OPC_CheckPatternPredicate, 36, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27496*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27499*/           OPC_EmitMergeInputChains1_0,
/*27500*/           OPC_EmitInteger, MVT::i32, 14, 
/*27503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27506*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27517*/         /*Scope*/ 25, /*->27543*/
/*27518*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27520*/           OPC_CheckPatternPredicate, 36, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27522*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27525*/           OPC_EmitMergeInputChains1_0,
/*27526*/           OPC_EmitInteger, MVT::i32, 14, 
/*27529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27532*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27543*/         /*Scope*/ 50, /*->27594*/
/*27544*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27546*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27548*/           OPC_Scope, 21, /*->27571*/ // 2 children in Scope
/*27550*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27553*/             OPC_EmitMergeInputChains1_0,
/*27554*/             OPC_EmitInteger, MVT::i32, 14, 
/*27557*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27560*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27571*/           /*Scope*/ 21, /*->27593*/
/*27572*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27575*/             OPC_EmitMergeInputChains1_0,
/*27576*/             OPC_EmitInteger, MVT::i32, 14, 
/*27579*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27582*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27593*/           0, /*End of Scope*/
/*27594*/         /*Scope*/ 50, /*->27645*/
/*27595*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27597*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27599*/           OPC_Scope, 21, /*->27622*/ // 2 children in Scope
/*27601*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27604*/             OPC_EmitMergeInputChains1_0,
/*27605*/             OPC_EmitInteger, MVT::i32, 14, 
/*27608*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27611*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27622*/           /*Scope*/ 21, /*->27644*/
/*27623*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27626*/             OPC_EmitMergeInputChains1_0,
/*27627*/             OPC_EmitInteger, MVT::i32, 14, 
/*27630*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27633*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27644*/           0, /*End of Scope*/
/*27645*/         /*Scope*/ 50, /*->27696*/
/*27646*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27648*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27650*/           OPC_Scope, 21, /*->27673*/ // 2 children in Scope
/*27652*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27655*/             OPC_EmitMergeInputChains1_0,
/*27656*/             OPC_EmitInteger, MVT::i32, 14, 
/*27659*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27662*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27673*/           /*Scope*/ 21, /*->27695*/
/*27674*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27677*/             OPC_EmitMergeInputChains1_0,
/*27678*/             OPC_EmitInteger, MVT::i32, 14, 
/*27681*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27684*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*27695*/           0, /*End of Scope*/
/*27696*/         0, /*End of Scope*/
/*27697*/       /*Scope*/ 50, /*->27748*/
/*27698*/         OPC_CheckPredicate, 52, // Predicate_load
/*27700*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27702*/         OPC_Scope, 21, /*->27725*/ // 2 children in Scope
/*27704*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27707*/           OPC_EmitMergeInputChains1_0,
/*27708*/           OPC_EmitInteger, MVT::i32, 14, 
/*27711*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27714*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*27725*/         /*Scope*/ 21, /*->27747*/
/*27726*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27729*/           OPC_EmitMergeInputChains1_0,
/*27730*/           OPC_EmitInteger, MVT::i32, 14, 
/*27733*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27736*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*27747*/         0, /*End of Scope*/
/*27748*/       /*Scope*/ 106, /*->27855*/
/*27749*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27751*/         OPC_Scope, 50, /*->27803*/ // 2 children in Scope
/*27753*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*27755*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27757*/           OPC_Scope, 21, /*->27780*/ // 2 children in Scope
/*27759*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27762*/             OPC_EmitMergeInputChains1_0,
/*27763*/             OPC_EmitInteger, MVT::i32, 14, 
/*27766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27769*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27780*/           /*Scope*/ 21, /*->27802*/
/*27781*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27784*/             OPC_EmitMergeInputChains1_0,
/*27785*/             OPC_EmitInteger, MVT::i32, 14, 
/*27788*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27791*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27802*/           0, /*End of Scope*/
/*27803*/         /*Scope*/ 50, /*->27854*/
/*27804*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27806*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27808*/           OPC_Scope, 21, /*->27831*/ // 2 children in Scope
/*27810*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27813*/             OPC_EmitMergeInputChains1_0,
/*27814*/             OPC_EmitInteger, MVT::i32, 14, 
/*27817*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27820*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27831*/           /*Scope*/ 21, /*->27853*/
/*27832*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27835*/             OPC_EmitMergeInputChains1_0,
/*27836*/             OPC_EmitInteger, MVT::i32, 14, 
/*27839*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27842*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27853*/           0, /*End of Scope*/
/*27854*/         0, /*End of Scope*/
/*27855*/       /*Scope*/ 106, /*->27962*/
/*27856*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27858*/         OPC_Scope, 50, /*->27910*/ // 2 children in Scope
/*27860*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27862*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27864*/           OPC_Scope, 21, /*->27887*/ // 2 children in Scope
/*27866*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27869*/             OPC_EmitMergeInputChains1_0,
/*27870*/             OPC_EmitInteger, MVT::i32, 14, 
/*27873*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27876*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27887*/           /*Scope*/ 21, /*->27909*/
/*27888*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27891*/             OPC_EmitMergeInputChains1_0,
/*27892*/             OPC_EmitInteger, MVT::i32, 14, 
/*27895*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27898*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27909*/           0, /*End of Scope*/
/*27910*/         /*Scope*/ 50, /*->27961*/
/*27911*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27913*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27915*/           OPC_Scope, 21, /*->27938*/ // 2 children in Scope
/*27917*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27920*/             OPC_EmitMergeInputChains1_0,
/*27921*/             OPC_EmitInteger, MVT::i32, 14, 
/*27924*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27927*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27938*/           /*Scope*/ 21, /*->27960*/
/*27939*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27942*/             OPC_EmitMergeInputChains1_0,
/*27943*/             OPC_EmitInteger, MVT::i32, 14, 
/*27946*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27949*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27960*/           0, /*End of Scope*/
/*27961*/         0, /*End of Scope*/
/*27962*/       /*Scope*/ 52, /*->28015*/
/*27963*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27965*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27967*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27969*/         OPC_Scope, 21, /*->27992*/ // 2 children in Scope
/*27971*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27974*/           OPC_EmitMergeInputChains1_0,
/*27975*/           OPC_EmitInteger, MVT::i32, 14, 
/*27978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27992*/         /*Scope*/ 21, /*->28014*/
/*27993*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27996*/           OPC_EmitMergeInputChains1_0,
/*27997*/           OPC_EmitInteger, MVT::i32, 14, 
/*28000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28003*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28014*/         0, /*End of Scope*/
/*28015*/       /*Scope*/ 29|128,1/*157*/, /*->28174*/
/*28017*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28019*/         OPC_Scope, 50, /*->28071*/ // 3 children in Scope
/*28021*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*28023*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28025*/           OPC_Scope, 21, /*->28048*/ // 2 children in Scope
/*28027*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28030*/             OPC_EmitMergeInputChains1_0,
/*28031*/             OPC_EmitInteger, MVT::i32, 14, 
/*28034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28037*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28048*/           /*Scope*/ 21, /*->28070*/
/*28049*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28052*/             OPC_EmitMergeInputChains1_0,
/*28053*/             OPC_EmitInteger, MVT::i32, 14, 
/*28056*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28059*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28070*/           0, /*End of Scope*/
/*28071*/         /*Scope*/ 50, /*->28122*/
/*28072*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*28074*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28076*/           OPC_Scope, 21, /*->28099*/ // 2 children in Scope
/*28078*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28081*/             OPC_EmitMergeInputChains1_0,
/*28082*/             OPC_EmitInteger, MVT::i32, 14, 
/*28085*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28088*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28099*/           /*Scope*/ 21, /*->28121*/
/*28100*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28103*/             OPC_EmitMergeInputChains1_0,
/*28104*/             OPC_EmitInteger, MVT::i32, 14, 
/*28107*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28110*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28121*/           0, /*End of Scope*/
/*28122*/         /*Scope*/ 50, /*->28173*/
/*28123*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*28125*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28127*/           OPC_Scope, 21, /*->28150*/ // 2 children in Scope
/*28129*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28132*/             OPC_EmitMergeInputChains1_0,
/*28133*/             OPC_EmitInteger, MVT::i32, 14, 
/*28136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28139*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28150*/           /*Scope*/ 21, /*->28172*/
/*28151*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28154*/             OPC_EmitMergeInputChains1_0,
/*28155*/             OPC_EmitInteger, MVT::i32, 14, 
/*28158*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28161*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28172*/           0, /*End of Scope*/
/*28173*/         0, /*End of Scope*/
/*28174*/       /*Scope*/ 106|128,3/*490*/, /*->28666*/
/*28176*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28178*/         OPC_Scope, 88, /*->28268*/ // 4 children in Scope
/*28180*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*28182*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28184*/           OPC_Scope, 40, /*->28226*/ // 2 children in Scope
/*28186*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28189*/             OPC_EmitMergeInputChains1_0,
/*28190*/             OPC_EmitInteger, MVT::i32, 14, 
/*28193*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28196*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28207*/             OPC_EmitInteger, MVT::i32, 14, 
/*28210*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28213*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28223*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*28226*/           /*Scope*/ 40, /*->28267*/
/*28227*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28230*/             OPC_EmitMergeInputChains1_0,
/*28231*/             OPC_EmitInteger, MVT::i32, 14, 
/*28234*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28237*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28248*/             OPC_EmitInteger, MVT::i32, 14, 
/*28251*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28254*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28264*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr))
/*28267*/           0, /*End of Scope*/
/*28268*/         /*Scope*/ 88, /*->28357*/
/*28269*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*28271*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28273*/           OPC_Scope, 40, /*->28315*/ // 2 children in Scope
/*28275*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28278*/             OPC_EmitMergeInputChains1_0,
/*28279*/             OPC_EmitInteger, MVT::i32, 14, 
/*28282*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28285*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28296*/             OPC_EmitInteger, MVT::i32, 14, 
/*28299*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28302*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28312*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28315*/           /*Scope*/ 40, /*->28356*/
/*28316*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28319*/             OPC_EmitMergeInputChains1_0,
/*28320*/             OPC_EmitInteger, MVT::i32, 14, 
/*28323*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28326*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28337*/             OPC_EmitInteger, MVT::i32, 14, 
/*28340*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28343*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28353*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*28356*/           0, /*End of Scope*/
/*28357*/         /*Scope*/ 24|128,1/*152*/, /*->28511*/
/*28359*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*28361*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28363*/           OPC_Scope, 72, /*->28437*/ // 2 children in Scope
/*28365*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28368*/             OPC_EmitMergeInputChains1_0,
/*28369*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28372*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28375*/             OPC_EmitInteger, MVT::i32, 14, 
/*28378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28381*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28392*/             OPC_EmitInteger, MVT::i32, 24, 
/*28395*/             OPC_EmitInteger, MVT::i32, 14, 
/*28398*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28401*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28413*/             OPC_EmitInteger, MVT::i32, 24, 
/*28416*/             OPC_EmitInteger, MVT::i32, 14, 
/*28419*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28422*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28434*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28437*/           /*Scope*/ 72, /*->28510*/
/*28438*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28441*/             OPC_EmitMergeInputChains1_0,
/*28442*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28445*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28448*/             OPC_EmitInteger, MVT::i32, 14, 
/*28451*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28454*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28465*/             OPC_EmitInteger, MVT::i32, 24, 
/*28468*/             OPC_EmitInteger, MVT::i32, 14, 
/*28471*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28474*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28486*/             OPC_EmitInteger, MVT::i32, 24, 
/*28489*/             OPC_EmitInteger, MVT::i32, 14, 
/*28492*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28495*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28507*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr), 24:i32), 24:i32)
/*28510*/           0, /*End of Scope*/
/*28511*/         /*Scope*/ 24|128,1/*152*/, /*->28665*/
/*28513*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*28515*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28517*/           OPC_Scope, 72, /*->28591*/ // 2 children in Scope
/*28519*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28522*/             OPC_EmitMergeInputChains1_0,
/*28523*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28526*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28529*/             OPC_EmitInteger, MVT::i32, 14, 
/*28532*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28535*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28546*/             OPC_EmitInteger, MVT::i32, 16, 
/*28549*/             OPC_EmitInteger, MVT::i32, 14, 
/*28552*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28555*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28567*/             OPC_EmitInteger, MVT::i32, 16, 
/*28570*/             OPC_EmitInteger, MVT::i32, 14, 
/*28573*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28576*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28588*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*28591*/           /*Scope*/ 72, /*->28664*/
/*28592*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28595*/             OPC_EmitMergeInputChains1_0,
/*28596*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28599*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28602*/             OPC_EmitInteger, MVT::i32, 14, 
/*28605*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28608*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28619*/             OPC_EmitInteger, MVT::i32, 16, 
/*28622*/             OPC_EmitInteger, MVT::i32, 14, 
/*28625*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28628*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28640*/             OPC_EmitInteger, MVT::i32, 16, 
/*28643*/             OPC_EmitInteger, MVT::i32, 14, 
/*28646*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28649*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28661*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr), 16:i32), 16:i32)
/*28664*/           0, /*End of Scope*/
/*28665*/         0, /*End of Scope*/
/*28666*/       0, /*End of Scope*/
/*28667*/     /*Scope*/ 106|128,1/*234*/, /*->28903*/
/*28669*/       OPC_MoveChild, 1,
/*28671*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*28674*/       OPC_RecordChild0, // #1 = $addr
/*28675*/       OPC_MoveChild, 0,
/*28677*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*28680*/       OPC_MoveParent,
/*28681*/       OPC_MoveParent,
/*28682*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*28684*/       OPC_CheckType, MVT::i32,
/*28686*/       OPC_Scope, 21, /*->28709*/ // 5 children in Scope
/*28688*/         OPC_CheckPredicate, 52, // Predicate_load
/*28690*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28692*/         OPC_EmitMergeInputChains1_0,
/*28693*/         OPC_EmitInteger, MVT::i32, 14, 
/*28696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*28709*/       /*Scope*/ 48, /*->28758*/
/*28710*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28712*/         OPC_Scope, 21, /*->28735*/ // 2 children in Scope
/*28714*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*28716*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28718*/           OPC_EmitMergeInputChains1_0,
/*28719*/           OPC_EmitInteger, MVT::i32, 14, 
/*28722*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28725*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28735*/         /*Scope*/ 21, /*->28757*/
/*28736*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*28738*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28740*/           OPC_EmitMergeInputChains1_0,
/*28741*/           OPC_EmitInteger, MVT::i32, 14, 
/*28744*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28747*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28757*/         0, /*End of Scope*/
/*28758*/       /*Scope*/ 48, /*->28807*/
/*28759*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28761*/         OPC_Scope, 21, /*->28784*/ // 2 children in Scope
/*28763*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*28765*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28767*/           OPC_EmitMergeInputChains1_0,
/*28768*/           OPC_EmitInteger, MVT::i32, 14, 
/*28771*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28774*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*28784*/         /*Scope*/ 21, /*->28806*/
/*28785*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*28787*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28789*/           OPC_EmitMergeInputChains1_0,
/*28790*/           OPC_EmitInteger, MVT::i32, 14, 
/*28793*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28796*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*28806*/         0, /*End of Scope*/
/*28807*/       /*Scope*/ 23, /*->28831*/
/*28808*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28810*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*28812*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28814*/         OPC_EmitMergeInputChains1_0,
/*28815*/         OPC_EmitInteger, MVT::i32, 14, 
/*28818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28831*/       /*Scope*/ 70, /*->28902*/
/*28832*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28834*/         OPC_Scope, 21, /*->28857*/ // 3 children in Scope
/*28836*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*28838*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28840*/           OPC_EmitMergeInputChains1_0,
/*28841*/           OPC_EmitInteger, MVT::i32, 14, 
/*28844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28847*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28857*/         /*Scope*/ 21, /*->28879*/
/*28858*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*28860*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28862*/           OPC_EmitMergeInputChains1_0,
/*28863*/           OPC_EmitInteger, MVT::i32, 14, 
/*28866*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28869*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28879*/         /*Scope*/ 21, /*->28901*/
/*28880*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*28882*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28884*/           OPC_EmitMergeInputChains1_0,
/*28885*/           OPC_EmitInteger, MVT::i32, 14, 
/*28888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28891*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28901*/         0, /*End of Scope*/
/*28902*/       0, /*End of Scope*/
/*28903*/     /*Scope*/ 98|128,32/*4194*/, /*->33099*/
/*28905*/       OPC_RecordChild1, // #1 = $addr
/*28906*/       OPC_CheckChild1Type, MVT::i32,
/*28908*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*28910*/       OPC_Scope, 15|128,1/*143*/, /*->29056*/ // 47 children in Scope
/*28913*/         OPC_CheckPredicate, 52, // Predicate_load
/*28915*/         OPC_Scope, 54, /*->28971*/ // 4 children in Scope
/*28917*/           OPC_CheckPredicate, 57, // Predicate_alignedload32
/*28919*/           OPC_SwitchType /*2 cases */, 23, MVT::f64,// ->28945
/*28922*/             OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*28924*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28927*/             OPC_EmitMergeInputChains1_0,
/*28928*/             OPC_EmitInteger, MVT::i32, 14, 
/*28931*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28934*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28945*/           /*SwitchType*/ 23, MVT::f32,// ->28970
/*28947*/             OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*28949*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28952*/             OPC_EmitMergeInputChains1_0,
/*28953*/             OPC_EmitInteger, MVT::i32, 14, 
/*28956*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28959*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*28970*/           0, // EndSwitchType
/*28971*/         /*Scope*/ 27, /*->28999*/
/*28972*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*28974*/           OPC_CheckType, MVT::f64,
/*28976*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*28978*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28981*/           OPC_EmitMergeInputChains1_0,
/*28982*/           OPC_EmitInteger, MVT::i32, 14, 
/*28985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28988*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28999*/         /*Scope*/ 27, /*->29027*/
/*29000*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*29002*/           OPC_CheckType, MVT::f64,
/*29004*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29006*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29009*/           OPC_EmitMergeInputChains1_0,
/*29010*/           OPC_EmitInteger, MVT::i32, 14, 
/*29013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29016*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*29027*/         /*Scope*/ 27, /*->29055*/
/*29028*/           OPC_CheckPredicate, 60, // Predicate_non_word_alignedload
/*29030*/           OPC_CheckType, MVT::f64,
/*29032*/           OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*29034*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29037*/           OPC_EmitMergeInputChains1_0,
/*29038*/           OPC_EmitInteger, MVT::i32, 14, 
/*29041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29044*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*29055*/         0, /*End of Scope*/
/*29056*/       /*Scope*/ 46, /*->29103*/
/*29057*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29059*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29061*/         OPC_CheckType, MVT::v8i16,
/*29063*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29066*/         OPC_EmitMergeInputChains1_0,
/*29067*/         OPC_EmitInteger, MVT::i32, 14, 
/*29070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29073*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29084*/         OPC_EmitInteger, MVT::i32, 14, 
/*29087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29090*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29100*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29103*/       /*Scope*/ 46, /*->29150*/
/*29104*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29106*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29108*/         OPC_CheckType, MVT::v8i16,
/*29110*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29113*/         OPC_EmitMergeInputChains1_0,
/*29114*/         OPC_EmitInteger, MVT::i32, 14, 
/*29117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29120*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29131*/         OPC_EmitInteger, MVT::i32, 14, 
/*29134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29137*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29147*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29150*/       /*Scope*/ 46, /*->29197*/
/*29151*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29153*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29155*/         OPC_CheckType, MVT::v8i16,
/*29157*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29160*/         OPC_EmitMergeInputChains1_0,
/*29161*/         OPC_EmitInteger, MVT::i32, 14, 
/*29164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29167*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29178*/         OPC_EmitInteger, MVT::i32, 14, 
/*29181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29184*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29194*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29197*/       /*Scope*/ 46, /*->29244*/
/*29198*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29200*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29202*/         OPC_CheckType, MVT::v4i32,
/*29204*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29207*/         OPC_EmitMergeInputChains1_0,
/*29208*/         OPC_EmitInteger, MVT::i32, 14, 
/*29211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29214*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29225*/         OPC_EmitInteger, MVT::i32, 14, 
/*29228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29231*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29241*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29244*/       /*Scope*/ 46, /*->29291*/
/*29245*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29247*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29249*/         OPC_CheckType, MVT::v4i32,
/*29251*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29254*/         OPC_EmitMergeInputChains1_0,
/*29255*/         OPC_EmitInteger, MVT::i32, 14, 
/*29258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29261*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29272*/         OPC_EmitInteger, MVT::i32, 14, 
/*29275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29278*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29288*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29291*/       /*Scope*/ 46, /*->29338*/
/*29292*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29294*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29296*/         OPC_CheckType, MVT::v4i32,
/*29298*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29301*/         OPC_EmitMergeInputChains1_0,
/*29302*/         OPC_EmitInteger, MVT::i32, 14, 
/*29305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29308*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29319*/         OPC_EmitInteger, MVT::i32, 14, 
/*29322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29325*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29335*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29338*/       /*Scope*/ 46, /*->29385*/
/*29339*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29341*/         OPC_CheckPredicate, 63, // Predicate_extloadvi32
/*29343*/         OPC_CheckType, MVT::v2i64,
/*29345*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29348*/         OPC_EmitMergeInputChains1_0,
/*29349*/         OPC_EmitInteger, MVT::i32, 14, 
/*29352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29355*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29366*/         OPC_EmitInteger, MVT::i32, 14, 
/*29369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29372*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29382*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29385*/       /*Scope*/ 46, /*->29432*/
/*29386*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29388*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi32
/*29390*/         OPC_CheckType, MVT::v2i64,
/*29392*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29395*/         OPC_EmitMergeInputChains1_0,
/*29396*/         OPC_EmitInteger, MVT::i32, 14, 
/*29399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29402*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29413*/         OPC_EmitInteger, MVT::i32, 14, 
/*29416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29419*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29429*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29432*/       /*Scope*/ 46, /*->29479*/
/*29433*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29435*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi32
/*29437*/         OPC_CheckType, MVT::v2i64,
/*29439*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29442*/         OPC_EmitMergeInputChains1_0,
/*29443*/         OPC_EmitInteger, MVT::i32, 14, 
/*29446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29449*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29460*/         OPC_EmitInteger, MVT::i32, 14, 
/*29463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29466*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29476*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29479*/       /*Scope*/ 69, /*->29549*/
/*29480*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29482*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29484*/         OPC_CheckType, MVT::v4i16,
/*29486*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29488*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29491*/         OPC_EmitMergeInputChains1_0,
/*29492*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29499*/         OPC_EmitInteger, MVT::i32, 0, 
/*29502*/         OPC_EmitInteger, MVT::i32, 14, 
/*29505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29508*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29521*/         OPC_EmitInteger, MVT::i32, 14, 
/*29524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29527*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29537*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29540*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29549*/       /*Scope*/ 69, /*->29619*/
/*29550*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29552*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29554*/         OPC_CheckType, MVT::v4i16,
/*29556*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29558*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29561*/         OPC_EmitMergeInputChains1_0,
/*29562*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29569*/         OPC_EmitInteger, MVT::i32, 0, 
/*29572*/         OPC_EmitInteger, MVT::i32, 14, 
/*29575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29578*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29591*/         OPC_EmitInteger, MVT::i32, 14, 
/*29594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29597*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29607*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29610*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29619*/       /*Scope*/ 69, /*->29689*/
/*29620*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29622*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29624*/         OPC_CheckType, MVT::v4i16,
/*29626*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29628*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29631*/         OPC_EmitMergeInputChains1_0,
/*29632*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29639*/         OPC_EmitInteger, MVT::i32, 0, 
/*29642*/         OPC_EmitInteger, MVT::i32, 14, 
/*29645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29648*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29661*/         OPC_EmitInteger, MVT::i32, 14, 
/*29664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29667*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29677*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29680*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29689*/       /*Scope*/ 69, /*->29759*/
/*29690*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29692*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29694*/         OPC_CheckType, MVT::v2i32,
/*29696*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29698*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29701*/         OPC_EmitMergeInputChains1_0,
/*29702*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29709*/         OPC_EmitInteger, MVT::i32, 0, 
/*29712*/         OPC_EmitInteger, MVT::i32, 14, 
/*29715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29718*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29731*/         OPC_EmitInteger, MVT::i32, 14, 
/*29734*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29737*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29747*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29750*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29759*/       /*Scope*/ 69, /*->29829*/
/*29760*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29762*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29764*/         OPC_CheckType, MVT::v2i32,
/*29766*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29768*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29771*/         OPC_EmitMergeInputChains1_0,
/*29772*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29779*/         OPC_EmitInteger, MVT::i32, 0, 
/*29782*/         OPC_EmitInteger, MVT::i32, 14, 
/*29785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29788*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29801*/         OPC_EmitInteger, MVT::i32, 14, 
/*29804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29807*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29817*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29820*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29829*/       /*Scope*/ 69, /*->29899*/
/*29830*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29832*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29834*/         OPC_CheckType, MVT::v2i32,
/*29836*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29838*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29841*/         OPC_EmitMergeInputChains1_0,
/*29842*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29849*/         OPC_EmitInteger, MVT::i32, 0, 
/*29852*/         OPC_EmitInteger, MVT::i32, 14, 
/*29855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29858*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29871*/         OPC_EmitInteger, MVT::i32, 14, 
/*29874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29877*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29887*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29890*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29899*/       /*Scope*/ 88, /*->29988*/
/*29900*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29902*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29904*/         OPC_CheckType, MVT::v4i32,
/*29906*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29908*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29911*/         OPC_EmitMergeInputChains1_0,
/*29912*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29919*/         OPC_EmitInteger, MVT::i32, 0, 
/*29922*/         OPC_EmitInteger, MVT::i32, 14, 
/*29925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29928*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29941*/         OPC_EmitInteger, MVT::i32, 14, 
/*29944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29947*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29957*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29960*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29969*/         OPC_EmitInteger, MVT::i32, 14, 
/*29972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29975*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29985*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29988*/       /*Scope*/ 88, /*->30077*/
/*29989*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29991*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29993*/         OPC_CheckType, MVT::v4i32,
/*29995*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29997*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30000*/         OPC_EmitMergeInputChains1_0,
/*30001*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30008*/         OPC_EmitInteger, MVT::i32, 0, 
/*30011*/         OPC_EmitInteger, MVT::i32, 14, 
/*30014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30017*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30030*/         OPC_EmitInteger, MVT::i32, 14, 
/*30033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30036*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30046*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30049*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30058*/         OPC_EmitInteger, MVT::i32, 14, 
/*30061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30064*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30074*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30077*/       /*Scope*/ 88, /*->30166*/
/*30078*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30080*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30082*/         OPC_CheckType, MVT::v4i32,
/*30084*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30086*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30089*/         OPC_EmitMergeInputChains1_0,
/*30090*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30097*/         OPC_EmitInteger, MVT::i32, 0, 
/*30100*/         OPC_EmitInteger, MVT::i32, 14, 
/*30103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30106*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30119*/         OPC_EmitInteger, MVT::i32, 14, 
/*30122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30125*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30135*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30138*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30147*/         OPC_EmitInteger, MVT::i32, 14, 
/*30150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30153*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30163*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30166*/       /*Scope*/ 88, /*->30255*/
/*30167*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30169*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*30171*/         OPC_CheckType, MVT::v2i64,
/*30173*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30175*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30178*/         OPC_EmitMergeInputChains1_0,
/*30179*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30186*/         OPC_EmitInteger, MVT::i32, 0, 
/*30189*/         OPC_EmitInteger, MVT::i32, 14, 
/*30192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30195*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30208*/         OPC_EmitInteger, MVT::i32, 14, 
/*30211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30214*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30224*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30227*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30236*/         OPC_EmitInteger, MVT::i32, 14, 
/*30239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30242*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30252*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30255*/       /*Scope*/ 88, /*->30344*/
/*30256*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30258*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*30260*/         OPC_CheckType, MVT::v2i64,
/*30262*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30264*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30267*/         OPC_EmitMergeInputChains1_0,
/*30268*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30275*/         OPC_EmitInteger, MVT::i32, 0, 
/*30278*/         OPC_EmitInteger, MVT::i32, 14, 
/*30281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30284*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30297*/         OPC_EmitInteger, MVT::i32, 14, 
/*30300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30303*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30313*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30316*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30325*/         OPC_EmitInteger, MVT::i32, 14, 
/*30328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30331*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30341*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30344*/       /*Scope*/ 88, /*->30433*/
/*30345*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30347*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*30349*/         OPC_CheckType, MVT::v2i64,
/*30351*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30353*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30356*/         OPC_EmitMergeInputChains1_0,
/*30357*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30364*/         OPC_EmitInteger, MVT::i32, 0, 
/*30367*/         OPC_EmitInteger, MVT::i32, 14, 
/*30370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30373*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30386*/         OPC_EmitInteger, MVT::i32, 14, 
/*30389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30392*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30402*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30405*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30414*/         OPC_EmitInteger, MVT::i32, 14, 
/*30417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30420*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30430*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30433*/       /*Scope*/ 85, /*->30519*/
/*30434*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30436*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30438*/         OPC_CheckType, MVT::v4i16,
/*30440*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30442*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30445*/         OPC_EmitMergeInputChains1_0,
/*30446*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30453*/         OPC_EmitInteger, MVT::i32, 0, 
/*30456*/         OPC_EmitInteger, MVT::i32, 14, 
/*30459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30462*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30475*/         OPC_EmitInteger, MVT::i32, 14, 
/*30478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30481*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30491*/         OPC_EmitInteger, MVT::i32, 14, 
/*30494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30497*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30507*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30510*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30519*/       /*Scope*/ 85, /*->30605*/
/*30520*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30522*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30524*/         OPC_CheckType, MVT::v4i16,
/*30526*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30528*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30531*/         OPC_EmitMergeInputChains1_0,
/*30532*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30539*/         OPC_EmitInteger, MVT::i32, 0, 
/*30542*/         OPC_EmitInteger, MVT::i32, 14, 
/*30545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30548*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30561*/         OPC_EmitInteger, MVT::i32, 14, 
/*30564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30567*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30577*/         OPC_EmitInteger, MVT::i32, 14, 
/*30580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30583*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30593*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30596*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30605*/       /*Scope*/ 85, /*->30691*/
/*30606*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30608*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30610*/         OPC_CheckType, MVT::v4i16,
/*30612*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30614*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30617*/         OPC_EmitMergeInputChains1_0,
/*30618*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30625*/         OPC_EmitInteger, MVT::i32, 0, 
/*30628*/         OPC_EmitInteger, MVT::i32, 14, 
/*30631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30634*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30647*/         OPC_EmitInteger, MVT::i32, 14, 
/*30650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30653*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30663*/         OPC_EmitInteger, MVT::i32, 14, 
/*30666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30669*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30679*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30682*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30691*/       /*Scope*/ 85, /*->30777*/
/*30692*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30694*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*30696*/         OPC_CheckType, MVT::v2i32,
/*30698*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30700*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30703*/         OPC_EmitMergeInputChains1_0,
/*30704*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30711*/         OPC_EmitInteger, MVT::i32, 0, 
/*30714*/         OPC_EmitInteger, MVT::i32, 14, 
/*30717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30720*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30733*/         OPC_EmitInteger, MVT::i32, 14, 
/*30736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30739*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30749*/         OPC_EmitInteger, MVT::i32, 14, 
/*30752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30755*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30765*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30768*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30777*/       /*Scope*/ 85, /*->30863*/
/*30778*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30780*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*30782*/         OPC_CheckType, MVT::v2i32,
/*30784*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30786*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30789*/         OPC_EmitMergeInputChains1_0,
/*30790*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30797*/         OPC_EmitInteger, MVT::i32, 0, 
/*30800*/         OPC_EmitInteger, MVT::i32, 14, 
/*30803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30806*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30819*/         OPC_EmitInteger, MVT::i32, 14, 
/*30822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30825*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30835*/         OPC_EmitInteger, MVT::i32, 14, 
/*30838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30841*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30851*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30854*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30863*/       /*Scope*/ 85, /*->30949*/
/*30864*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30866*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*30868*/         OPC_CheckType, MVT::v2i32,
/*30870*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30872*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30875*/         OPC_EmitMergeInputChains1_0,
/*30876*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30883*/         OPC_EmitInteger, MVT::i32, 0, 
/*30886*/         OPC_EmitInteger, MVT::i32, 14, 
/*30889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30892*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30905*/         OPC_EmitInteger, MVT::i32, 14, 
/*30908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30911*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30921*/         OPC_EmitInteger, MVT::i32, 14, 
/*30924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30927*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30937*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30940*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30949*/       /*Scope*/ 97, /*->31047*/
/*30950*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30952*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30954*/         OPC_CheckType, MVT::v2i32,
/*30956*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30958*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30961*/         OPC_EmitMergeInputChains1_0,
/*30962*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30969*/         OPC_EmitInteger, MVT::i32, 0, 
/*30972*/         OPC_EmitInteger, MVT::i32, 14, 
/*30975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30978*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30991*/         OPC_EmitInteger, MVT::i32, 14, 
/*30994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30997*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31007*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31010*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31019*/         OPC_EmitInteger, MVT::i32, 14, 
/*31022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31025*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31035*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31038*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31047*/       /*Scope*/ 97, /*->31145*/
/*31048*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31050*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31052*/         OPC_CheckType, MVT::v2i32,
/*31054*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*31056*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31059*/         OPC_EmitMergeInputChains1_0,
/*31060*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31067*/         OPC_EmitInteger, MVT::i32, 0, 
/*31070*/         OPC_EmitInteger, MVT::i32, 14, 
/*31073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31076*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31089*/         OPC_EmitInteger, MVT::i32, 14, 
/*31092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31095*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31105*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31108*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31117*/         OPC_EmitInteger, MVT::i32, 14, 
/*31120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31123*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31133*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31136*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31145*/       /*Scope*/ 97, /*->31243*/
/*31146*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31148*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31150*/         OPC_CheckType, MVT::v2i32,
/*31152*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*31154*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31157*/         OPC_EmitMergeInputChains1_0,
/*31158*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31165*/         OPC_EmitInteger, MVT::i32, 0, 
/*31168*/         OPC_EmitInteger, MVT::i32, 14, 
/*31171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31174*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31187*/         OPC_EmitInteger, MVT::i32, 14, 
/*31190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31193*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31203*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31206*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31215*/         OPC_EmitInteger, MVT::i32, 14, 
/*31218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31221*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31231*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31234*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31243*/       /*Scope*/ 104, /*->31348*/
/*31244*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31246*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*31248*/         OPC_CheckType, MVT::v4i32,
/*31250*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31252*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31255*/         OPC_EmitMergeInputChains1_0,
/*31256*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31263*/         OPC_EmitInteger, MVT::i32, 0, 
/*31266*/         OPC_EmitInteger, MVT::i32, 14, 
/*31269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31272*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31285*/         OPC_EmitInteger, MVT::i32, 14, 
/*31288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31291*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31301*/         OPC_EmitInteger, MVT::i32, 14, 
/*31304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31307*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31317*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31320*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31329*/         OPC_EmitInteger, MVT::i32, 14, 
/*31332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31335*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31345*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31348*/       /*Scope*/ 104, /*->31453*/
/*31349*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31351*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31353*/         OPC_CheckType, MVT::v4i32,
/*31355*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31357*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31360*/         OPC_EmitMergeInputChains1_0,
/*31361*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31368*/         OPC_EmitInteger, MVT::i32, 0, 
/*31371*/         OPC_EmitInteger, MVT::i32, 14, 
/*31374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31377*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31390*/         OPC_EmitInteger, MVT::i32, 14, 
/*31393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31396*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31406*/         OPC_EmitInteger, MVT::i32, 14, 
/*31409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31412*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31422*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31425*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31434*/         OPC_EmitInteger, MVT::i32, 14, 
/*31437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31440*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31450*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31453*/       /*Scope*/ 104, /*->31558*/
/*31454*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31456*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31458*/         OPC_CheckType, MVT::v4i32,
/*31460*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31462*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31465*/         OPC_EmitMergeInputChains1_0,
/*31466*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31473*/         OPC_EmitInteger, MVT::i32, 0, 
/*31476*/         OPC_EmitInteger, MVT::i32, 14, 
/*31479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31482*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31495*/         OPC_EmitInteger, MVT::i32, 14, 
/*31498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31501*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31511*/         OPC_EmitInteger, MVT::i32, 14, 
/*31514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31517*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31527*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31530*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31539*/         OPC_EmitInteger, MVT::i32, 14, 
/*31542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31545*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31555*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31558*/       /*Scope*/ 104, /*->31663*/
/*31559*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31561*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*31563*/         OPC_CheckType, MVT::v2i64,
/*31565*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31567*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31570*/         OPC_EmitMergeInputChains1_0,
/*31571*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31578*/         OPC_EmitInteger, MVT::i32, 0, 
/*31581*/         OPC_EmitInteger, MVT::i32, 14, 
/*31584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31587*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31600*/         OPC_EmitInteger, MVT::i32, 14, 
/*31603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31606*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31616*/         OPC_EmitInteger, MVT::i32, 14, 
/*31619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31622*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31632*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31635*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31644*/         OPC_EmitInteger, MVT::i32, 14, 
/*31647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31650*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31660*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31663*/       /*Scope*/ 104, /*->31768*/
/*31664*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31666*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*31668*/         OPC_CheckType, MVT::v2i64,
/*31670*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31672*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31675*/         OPC_EmitMergeInputChains1_0,
/*31676*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31683*/         OPC_EmitInteger, MVT::i32, 0, 
/*31686*/         OPC_EmitInteger, MVT::i32, 14, 
/*31689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31692*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31705*/         OPC_EmitInteger, MVT::i32, 14, 
/*31708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31711*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31721*/         OPC_EmitInteger, MVT::i32, 14, 
/*31724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31727*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31737*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31740*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31749*/         OPC_EmitInteger, MVT::i32, 14, 
/*31752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31755*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31765*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31768*/       /*Scope*/ 104, /*->31873*/
/*31769*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31771*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*31773*/         OPC_CheckType, MVT::v2i64,
/*31775*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31777*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31780*/         OPC_EmitMergeInputChains1_0,
/*31781*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31788*/         OPC_EmitInteger, MVT::i32, 0, 
/*31791*/         OPC_EmitInteger, MVT::i32, 14, 
/*31794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31797*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31810*/         OPC_EmitInteger, MVT::i32, 14, 
/*31813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31816*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31826*/         OPC_EmitInteger, MVT::i32, 14, 
/*31829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31832*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31842*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31845*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31854*/         OPC_EmitInteger, MVT::i32, 14, 
/*31857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31860*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31870*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31873*/       /*Scope*/ 113, /*->31987*/
/*31874*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31876*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*31878*/         OPC_CheckType, MVT::v2i32,
/*31880*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31882*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31885*/         OPC_EmitMergeInputChains1_0,
/*31886*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31893*/         OPC_EmitInteger, MVT::i32, 0, 
/*31896*/         OPC_EmitInteger, MVT::i32, 14, 
/*31899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31902*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31915*/         OPC_EmitInteger, MVT::i32, 14, 
/*31918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31921*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31931*/         OPC_EmitInteger, MVT::i32, 14, 
/*31934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31937*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31947*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31950*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31959*/         OPC_EmitInteger, MVT::i32, 14, 
/*31962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31965*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31975*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31978*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31987*/       /*Scope*/ 113, /*->32101*/
/*31988*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31990*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31992*/         OPC_CheckType, MVT::v2i32,
/*31994*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31996*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31999*/         OPC_EmitMergeInputChains1_0,
/*32000*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32007*/         OPC_EmitInteger, MVT::i32, 0, 
/*32010*/         OPC_EmitInteger, MVT::i32, 14, 
/*32013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32016*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32029*/         OPC_EmitInteger, MVT::i32, 14, 
/*32032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32035*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32045*/         OPC_EmitInteger, MVT::i32, 14, 
/*32048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32051*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32061*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32064*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32073*/         OPC_EmitInteger, MVT::i32, 14, 
/*32076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32079*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32089*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32092*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*32101*/       /*Scope*/ 113, /*->32215*/
/*32102*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*32104*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*32106*/         OPC_CheckType, MVT::v2i32,
/*32108*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32110*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32113*/         OPC_EmitMergeInputChains1_0,
/*32114*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32121*/         OPC_EmitInteger, MVT::i32, 0, 
/*32124*/         OPC_EmitInteger, MVT::i32, 14, 
/*32127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32130*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32143*/         OPC_EmitInteger, MVT::i32, 14, 
/*32146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32149*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32159*/         OPC_EmitInteger, MVT::i32, 14, 
/*32162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32165*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32175*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32178*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32187*/         OPC_EmitInteger, MVT::i32, 14, 
/*32190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32193*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32203*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32206*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*32215*/       /*Scope*/ 116, /*->32332*/
/*32216*/         OPC_CheckPredicate, 30, // Predicate_extload
/*32218*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*32220*/         OPC_CheckType, MVT::v2i64,
/*32222*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32224*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32227*/         OPC_EmitMergeInputChains1_0,
/*32228*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32235*/         OPC_EmitInteger, MVT::i32, 0, 
/*32238*/         OPC_EmitInteger, MVT::i32, 14, 
/*32241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32244*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32257*/         OPC_EmitInteger, MVT::i32, 14, 
/*32260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32263*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32273*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32276*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32285*/         OPC_EmitInteger, MVT::i32, 14, 
/*32288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32291*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32301*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32304*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32313*/         OPC_EmitInteger, MVT::i32, 14, 
/*32316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32319*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32329*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32332*/       /*Scope*/ 116, /*->32449*/
/*32333*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*32335*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*32337*/         OPC_CheckType, MVT::v2i64,
/*32339*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32341*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32344*/         OPC_EmitMergeInputChains1_0,
/*32345*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32352*/         OPC_EmitInteger, MVT::i32, 0, 
/*32355*/         OPC_EmitInteger, MVT::i32, 14, 
/*32358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32361*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32374*/         OPC_EmitInteger, MVT::i32, 14, 
/*32377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32380*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32390*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32393*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32402*/         OPC_EmitInteger, MVT::i32, 14, 
/*32405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32408*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32418*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32421*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32430*/         OPC_EmitInteger, MVT::i32, 14, 
/*32433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32436*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32446*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32449*/       /*Scope*/ 116, /*->32566*/
/*32450*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*32452*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*32454*/         OPC_CheckType, MVT::v2i64,
/*32456*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32458*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32461*/         OPC_EmitMergeInputChains1_0,
/*32462*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32469*/         OPC_EmitInteger, MVT::i32, 0, 
/*32472*/         OPC_EmitInteger, MVT::i32, 14, 
/*32475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32478*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32491*/         OPC_EmitInteger, MVT::i32, 14, 
/*32494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32497*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32507*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32510*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32519*/         OPC_EmitInteger, MVT::i32, 14, 
/*32522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32525*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32535*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32538*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32547*/         OPC_EmitInteger, MVT::i32, 14, 
/*32550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32553*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32563*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32566*/       /*Scope*/ 4|128,1/*132*/, /*->32700*/
/*32568*/         OPC_CheckPredicate, 30, // Predicate_extload
/*32570*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*32572*/         OPC_CheckType, MVT::v2i64,
/*32574*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32576*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32579*/         OPC_EmitMergeInputChains1_0,
/*32580*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32587*/         OPC_EmitInteger, MVT::i32, 0, 
/*32590*/         OPC_EmitInteger, MVT::i32, 14, 
/*32593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32596*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32609*/         OPC_EmitInteger, MVT::i32, 14, 
/*32612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32615*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32625*/         OPC_EmitInteger, MVT::i32, 14, 
/*32628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32631*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32641*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32644*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32653*/         OPC_EmitInteger, MVT::i32, 14, 
/*32656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32659*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32669*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32672*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32681*/         OPC_EmitInteger, MVT::i32, 14, 
/*32684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32687*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32697*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32700*/       /*Scope*/ 4|128,1/*132*/, /*->32834*/
/*32702*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*32704*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*32706*/         OPC_CheckType, MVT::v2i64,
/*32708*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32710*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32713*/         OPC_EmitMergeInputChains1_0,
/*32714*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32721*/         OPC_EmitInteger, MVT::i32, 0, 
/*32724*/         OPC_EmitInteger, MVT::i32, 14, 
/*32727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32730*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32743*/         OPC_EmitInteger, MVT::i32, 14, 
/*32746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32749*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32759*/         OPC_EmitInteger, MVT::i32, 14, 
/*32762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32765*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32775*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32778*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32787*/         OPC_EmitInteger, MVT::i32, 14, 
/*32790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32793*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32803*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32806*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32815*/         OPC_EmitInteger, MVT::i32, 14, 
/*32818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32821*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32831*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32834*/       /*Scope*/ 4|128,1/*132*/, /*->32968*/
/*32836*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*32838*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*32840*/         OPC_CheckType, MVT::v2i64,
/*32842*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32844*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32847*/         OPC_EmitMergeInputChains1_0,
/*32848*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32855*/         OPC_EmitInteger, MVT::i32, 0, 
/*32858*/         OPC_EmitInteger, MVT::i32, 14, 
/*32861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32864*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32877*/         OPC_EmitInteger, MVT::i32, 14, 
/*32880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32883*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32893*/         OPC_EmitInteger, MVT::i32, 14, 
/*32896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32899*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32909*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32912*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32921*/         OPC_EmitInteger, MVT::i32, 14, 
/*32924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32927*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32937*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32940*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32949*/         OPC_EmitInteger, MVT::i32, 14, 
/*32952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32955*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32965*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32968*/       /*Scope*/ 0|128,1/*128*/, /*->33098*/
/*32970*/         OPC_CheckPredicate, 52, // Predicate_load
/*32972*/         OPC_CheckType, MVT::v2f64,
/*32974*/         OPC_Scope, 23, /*->32999*/ // 5 children in Scope
/*32976*/           OPC_CheckPredicate, 64, // Predicate_dword_alignedload
/*32978*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32981*/           OPC_EmitMergeInputChains1_0,
/*32982*/           OPC_EmitInteger, MVT::i32, 14, 
/*32985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32988*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*32999*/         /*Scope*/ 25, /*->33025*/
/*33000*/           OPC_CheckPredicate, 65, // Predicate_word_alignedload
/*33002*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*33004*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33007*/           OPC_EmitMergeInputChains1_0,
/*33008*/           OPC_EmitInteger, MVT::i32, 14, 
/*33011*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33014*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*33025*/         /*Scope*/ 25, /*->33051*/
/*33026*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*33028*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*33030*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33033*/           OPC_EmitMergeInputChains1_0,
/*33034*/           OPC_EmitInteger, MVT::i32, 14, 
/*33037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33040*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*33051*/         /*Scope*/ 25, /*->33077*/
/*33052*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*33054*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*33056*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33059*/           OPC_EmitMergeInputChains1_0,
/*33060*/           OPC_EmitInteger, MVT::i32, 14, 
/*33063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33066*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*33077*/         /*Scope*/ 19, /*->33097*/
/*33078*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*33080*/           OPC_EmitMergeInputChains1_0,
/*33081*/           OPC_EmitInteger, MVT::i32, 14, 
/*33084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33087*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*33097*/         0, /*End of Scope*/
/*33098*/       0, /*End of Scope*/
/*33099*/     0, /*End of Scope*/
/*33100*/   /*SwitchOpcode*/ 37|128,9/*1189*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->34293
/*33104*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*33105*/     OPC_Scope, 58|128,2/*314*/, /*->33422*/ // 7 children in Scope
/*33108*/       OPC_CheckChild1Integer, 116|128,2/*372*/, 
/*33111*/       OPC_Scope, 14|128,1/*142*/, /*->33256*/ // 2 children in Scope
/*33114*/         OPC_MoveChild, 2,
/*33116*/         OPC_Scope, 33, /*->33151*/ // 4 children in Scope
/*33118*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33121*/           OPC_RecordChild0, // #1 = $Rt
/*33122*/           OPC_MoveParent,
/*33123*/           OPC_RecordChild3, // #2 = $addr
/*33124*/           OPC_CheckChild3Type, MVT::i32,
/*33126*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*33128*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33130*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33133*/           OPC_EmitMergeInputChains1_0,
/*33134*/           OPC_EmitInteger, MVT::i32, 14, 
/*33137*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33140*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33151*/         /*Scope*/ 34, /*->33186*/
/*33152*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33156*/           OPC_RecordChild0, // #1 = $Rt
/*33157*/           OPC_MoveParent,
/*33158*/           OPC_RecordChild3, // #2 = $addr
/*33159*/           OPC_CheckChild3Type, MVT::i32,
/*33161*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*33163*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33165*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33168*/           OPC_EmitMergeInputChains1_0,
/*33169*/           OPC_EmitInteger, MVT::i32, 14, 
/*33172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33175*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33186*/         /*Scope*/ 33, /*->33220*/
/*33187*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33190*/           OPC_RecordChild0, // #1 = $Rt
/*33191*/           OPC_MoveParent,
/*33192*/           OPC_RecordChild3, // #2 = $addr
/*33193*/           OPC_CheckChild3Type, MVT::i32,
/*33195*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*33197*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33199*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33202*/           OPC_EmitMergeInputChains1_0,
/*33203*/           OPC_EmitInteger, MVT::i32, 14, 
/*33206*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33209*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33220*/         /*Scope*/ 34, /*->33255*/
/*33221*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33225*/           OPC_RecordChild0, // #1 = $Rt
/*33226*/           OPC_MoveParent,
/*33227*/           OPC_RecordChild3, // #2 = $addr
/*33228*/           OPC_CheckChild3Type, MVT::i32,
/*33230*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*33232*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33234*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33237*/           OPC_EmitMergeInputChains1_0,
/*33238*/           OPC_EmitInteger, MVT::i32, 14, 
/*33241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33255*/         0, /*End of Scope*/
/*33256*/       /*Scope*/ 35|128,1/*163*/, /*->33421*/
/*33258*/         OPC_RecordChild2, // #1 = $Rt
/*33259*/         OPC_RecordChild3, // #2 = $addr
/*33260*/         OPC_CheckChild3Type, MVT::i32,
/*33262*/         OPC_Scope, 26, /*->33290*/ // 6 children in Scope
/*33264*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*33266*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33268*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*33271*/           OPC_EmitMergeInputChains1_0,
/*33272*/           OPC_EmitInteger, MVT::i32, 14, 
/*33275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33278*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*33290*/         /*Scope*/ 25, /*->33316*/
/*33291*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*33293*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33295*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33298*/           OPC_EmitMergeInputChains1_0,
/*33299*/           OPC_EmitInteger, MVT::i32, 14, 
/*33302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33305*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33316*/         /*Scope*/ 25, /*->33342*/
/*33317*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*33319*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33321*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33324*/           OPC_EmitMergeInputChains1_0,
/*33325*/           OPC_EmitInteger, MVT::i32, 14, 
/*33328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33331*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33342*/         /*Scope*/ 25, /*->33368*/
/*33343*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*33345*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33347*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33350*/           OPC_EmitMergeInputChains1_0,
/*33351*/           OPC_EmitInteger, MVT::i32, 14, 
/*33354*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33357*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33368*/         /*Scope*/ 25, /*->33394*/
/*33369*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*33371*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33373*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33376*/           OPC_EmitMergeInputChains1_0,
/*33377*/           OPC_EmitInteger, MVT::i32, 14, 
/*33380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33383*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33394*/         /*Scope*/ 25, /*->33420*/
/*33395*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*33397*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33399*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33402*/           OPC_EmitMergeInputChains1_0,
/*33403*/           OPC_EmitInteger, MVT::i32, 14, 
/*33406*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33409*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 372:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33420*/         0, /*End of Scope*/
/*33421*/       0, /*End of Scope*/
/*33422*/     /*Scope*/ 57|128,2/*313*/, /*->33737*/
/*33424*/       OPC_CheckChild1Integer, 114|128,2/*370*/, 
/*33427*/       OPC_Scope, 14|128,1/*142*/, /*->33572*/ // 2 children in Scope
/*33430*/         OPC_MoveChild, 2,
/*33432*/         OPC_Scope, 33, /*->33467*/ // 4 children in Scope
/*33434*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33437*/           OPC_RecordChild0, // #1 = $Rt
/*33438*/           OPC_MoveParent,
/*33439*/           OPC_RecordChild3, // #2 = $addr
/*33440*/           OPC_CheckChild3Type, MVT::i32,
/*33442*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*33444*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33446*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33449*/           OPC_EmitMergeInputChains1_0,
/*33450*/           OPC_EmitInteger, MVT::i32, 14, 
/*33453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33456*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33467*/         /*Scope*/ 34, /*->33502*/
/*33468*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33472*/           OPC_RecordChild0, // #1 = $Rt
/*33473*/           OPC_MoveParent,
/*33474*/           OPC_RecordChild3, // #2 = $addr
/*33475*/           OPC_CheckChild3Type, MVT::i32,
/*33477*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*33479*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33481*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33484*/           OPC_EmitMergeInputChains1_0,
/*33485*/           OPC_EmitInteger, MVT::i32, 14, 
/*33488*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33491*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33502*/         /*Scope*/ 33, /*->33536*/
/*33503*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33506*/           OPC_RecordChild0, // #1 = $Rt
/*33507*/           OPC_MoveParent,
/*33508*/           OPC_RecordChild3, // #2 = $addr
/*33509*/           OPC_CheckChild3Type, MVT::i32,
/*33511*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*33513*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33515*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33518*/           OPC_EmitMergeInputChains1_0,
/*33519*/           OPC_EmitInteger, MVT::i32, 14, 
/*33522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33525*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33536*/         /*Scope*/ 34, /*->33571*/
/*33537*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33541*/           OPC_RecordChild0, // #1 = $Rt
/*33542*/           OPC_MoveParent,
/*33543*/           OPC_RecordChild3, // #2 = $addr
/*33544*/           OPC_CheckChild3Type, MVT::i32,
/*33546*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*33548*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33550*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33553*/           OPC_EmitMergeInputChains1_0,
/*33554*/           OPC_EmitInteger, MVT::i32, 14, 
/*33557*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33560*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33571*/         0, /*End of Scope*/
/*33572*/       /*Scope*/ 34|128,1/*162*/, /*->33736*/
/*33574*/         OPC_RecordChild2, // #1 = $Rt
/*33575*/         OPC_RecordChild3, // #2 = $addr
/*33576*/         OPC_CheckChild3Type, MVT::i32,
/*33578*/         OPC_Scope, 25, /*->33605*/ // 6 children in Scope
/*33580*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*33582*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*33584*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33587*/           OPC_EmitMergeInputChains1_0,
/*33588*/           OPC_EmitInteger, MVT::i32, 14, 
/*33591*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33594*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33605*/         /*Scope*/ 25, /*->33631*/
/*33606*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*33608*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*33610*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33613*/           OPC_EmitMergeInputChains1_0,
/*33614*/           OPC_EmitInteger, MVT::i32, 14, 
/*33617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33620*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33631*/         /*Scope*/ 25, /*->33657*/
/*33632*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*33634*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*33636*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33639*/           OPC_EmitMergeInputChains1_0,
/*33640*/           OPC_EmitInteger, MVT::i32, 14, 
/*33643*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33646*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33657*/         /*Scope*/ 25, /*->33683*/
/*33658*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*33660*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*33662*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33665*/           OPC_EmitMergeInputChains1_0,
/*33666*/           OPC_EmitInteger, MVT::i32, 14, 
/*33669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33672*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33683*/         /*Scope*/ 25, /*->33709*/
/*33684*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*33686*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*33688*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33691*/           OPC_EmitMergeInputChains1_0,
/*33692*/           OPC_EmitInteger, MVT::i32, 14, 
/*33695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33698*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33709*/         /*Scope*/ 25, /*->33735*/
/*33710*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*33712*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*33714*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33717*/           OPC_EmitMergeInputChains1_0,
/*33718*/           OPC_EmitInteger, MVT::i32, 14, 
/*33721*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33724*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 370:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33735*/         0, /*End of Scope*/
/*33736*/       0, /*End of Scope*/
/*33737*/     /*Scope*/ 108, /*->33846*/
/*33738*/       OPC_CheckChild1Integer, 111|128,1/*239*/, 
/*33741*/       OPC_RecordChild2, // #1 = $cop
/*33742*/       OPC_MoveChild, 2,
/*33744*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33747*/       OPC_MoveParent,
/*33748*/       OPC_RecordChild3, // #2 = $opc1
/*33749*/       OPC_MoveChild, 3,
/*33751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33754*/       OPC_MoveParent,
/*33755*/       OPC_RecordChild4, // #3 = $CRn
/*33756*/       OPC_MoveChild, 4,
/*33758*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33761*/       OPC_MoveParent,
/*33762*/       OPC_RecordChild5, // #4 = $CRm
/*33763*/       OPC_MoveChild, 5,
/*33765*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33768*/       OPC_MoveParent,
/*33769*/       OPC_RecordChild6, // #5 = $opc2
/*33770*/       OPC_MoveChild, 6,
/*33772*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33775*/       OPC_MoveParent,
/*33776*/       OPC_Scope, 33, /*->33811*/ // 2 children in Scope
/*33778*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33780*/         OPC_EmitMergeInputChains1_0,
/*33781*/         OPC_EmitConvertToTarget, 1,
/*33783*/         OPC_EmitConvertToTarget, 2,
/*33785*/         OPC_EmitConvertToTarget, 3,
/*33787*/         OPC_EmitConvertToTarget, 4,
/*33789*/         OPC_EmitConvertToTarget, 5,
/*33791*/         OPC_EmitInteger, MVT::i32, 14, 
/*33794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 239:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33811*/       /*Scope*/ 33, /*->33845*/
/*33812*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*33814*/         OPC_EmitMergeInputChains1_0,
/*33815*/         OPC_EmitConvertToTarget, 1,
/*33817*/         OPC_EmitConvertToTarget, 2,
/*33819*/         OPC_EmitConvertToTarget, 3,
/*33821*/         OPC_EmitConvertToTarget, 4,
/*33823*/         OPC_EmitConvertToTarget, 5,
/*33825*/         OPC_EmitInteger, MVT::i32, 14, 
/*33828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 239:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33845*/       0, /*End of Scope*/
/*33846*/     /*Scope*/ 100, /*->33947*/
/*33847*/       OPC_CheckChild1Integer, 112|128,1/*240*/, 
/*33850*/       OPC_RecordChild2, // #1 = $cop
/*33851*/       OPC_MoveChild, 2,
/*33853*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33856*/       OPC_MoveParent,
/*33857*/       OPC_RecordChild3, // #2 = $opc1
/*33858*/       OPC_MoveChild, 3,
/*33860*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33863*/       OPC_MoveParent,
/*33864*/       OPC_RecordChild4, // #3 = $CRn
/*33865*/       OPC_MoveChild, 4,
/*33867*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33870*/       OPC_MoveParent,
/*33871*/       OPC_RecordChild5, // #4 = $CRm
/*33872*/       OPC_MoveChild, 5,
/*33874*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33877*/       OPC_MoveParent,
/*33878*/       OPC_RecordChild6, // #5 = $opc2
/*33879*/       OPC_MoveChild, 6,
/*33881*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33884*/       OPC_MoveParent,
/*33885*/       OPC_Scope, 25, /*->33912*/ // 2 children in Scope
/*33887*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*33889*/         OPC_EmitMergeInputChains1_0,
/*33890*/         OPC_EmitConvertToTarget, 1,
/*33892*/         OPC_EmitConvertToTarget, 2,
/*33894*/         OPC_EmitConvertToTarget, 3,
/*33896*/         OPC_EmitConvertToTarget, 4,
/*33898*/         OPC_EmitConvertToTarget, 5,
/*33900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 240:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33912*/       /*Scope*/ 33, /*->33946*/
/*33913*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*33915*/         OPC_EmitMergeInputChains1_0,
/*33916*/         OPC_EmitConvertToTarget, 1,
/*33918*/         OPC_EmitConvertToTarget, 2,
/*33920*/         OPC_EmitConvertToTarget, 3,
/*33922*/         OPC_EmitConvertToTarget, 4,
/*33924*/         OPC_EmitConvertToTarget, 5,
/*33926*/         OPC_EmitInteger, MVT::i32, 14, 
/*33929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33932*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 240:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33946*/       0, /*End of Scope*/
/*33947*/     /*Scope*/ 31|128,1/*159*/, /*->34108*/
/*33949*/       OPC_CheckChild1Integer, 105|128,1/*233*/, 
/*33952*/       OPC_RecordChild2, // #1 = $addr
/*33953*/       OPC_CheckChild2Type, MVT::i32,
/*33955*/       OPC_Scope, 25, /*->33982*/ // 6 children in Scope
/*33957*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*33959*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33961*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*33964*/         OPC_EmitMergeInputChains1_0,
/*33965*/         OPC_EmitInteger, MVT::i32, 14, 
/*33968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33971*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 233:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*33982*/       /*Scope*/ 24, /*->34007*/
/*33983*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*33985*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33987*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33990*/         OPC_EmitMergeInputChains1_0,
/*33991*/         OPC_EmitInteger, MVT::i32, 14, 
/*33994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33997*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 233:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*34007*/       /*Scope*/ 24, /*->34032*/
/*34008*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*34010*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34012*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34015*/         OPC_EmitMergeInputChains1_0,
/*34016*/         OPC_EmitInteger, MVT::i32, 14, 
/*34019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34022*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 233:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*34032*/       /*Scope*/ 24, /*->34057*/
/*34033*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*34035*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34037*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34040*/         OPC_EmitMergeInputChains1_0,
/*34041*/         OPC_EmitInteger, MVT::i32, 14, 
/*34044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 233:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*34057*/       /*Scope*/ 24, /*->34082*/
/*34058*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*34060*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34062*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34065*/         OPC_EmitMergeInputChains1_0,
/*34066*/         OPC_EmitInteger, MVT::i32, 14, 
/*34069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 233:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*34082*/       /*Scope*/ 24, /*->34107*/
/*34083*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*34085*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34087*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34090*/         OPC_EmitMergeInputChains1_0,
/*34091*/         OPC_EmitInteger, MVT::i32, 14, 
/*34094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 233:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*34107*/       0, /*End of Scope*/
/*34108*/     /*Scope*/ 30|128,1/*158*/, /*->34268*/
/*34110*/       OPC_CheckChild1Integer, 103|128,1/*231*/, 
/*34113*/       OPC_RecordChild2, // #1 = $addr
/*34114*/       OPC_CheckChild2Type, MVT::i32,
/*34116*/       OPC_Scope, 24, /*->34142*/ // 6 children in Scope
/*34118*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*34120*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*34122*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34125*/         OPC_EmitMergeInputChains1_0,
/*34126*/         OPC_EmitInteger, MVT::i32, 14, 
/*34129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 231:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*34142*/       /*Scope*/ 24, /*->34167*/
/*34143*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*34145*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*34147*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34150*/         OPC_EmitMergeInputChains1_0,
/*34151*/         OPC_EmitInteger, MVT::i32, 14, 
/*34154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 231:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*34167*/       /*Scope*/ 24, /*->34192*/
/*34168*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*34170*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*34172*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34175*/         OPC_EmitMergeInputChains1_0,
/*34176*/         OPC_EmitInteger, MVT::i32, 14, 
/*34179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 231:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*34192*/       /*Scope*/ 24, /*->34217*/
/*34193*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*34195*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*34197*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34200*/         OPC_EmitMergeInputChains1_0,
/*34201*/         OPC_EmitInteger, MVT::i32, 14, 
/*34204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 231:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*34217*/       /*Scope*/ 24, /*->34242*/
/*34218*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*34220*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*34222*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34225*/         OPC_EmitMergeInputChains1_0,
/*34226*/         OPC_EmitInteger, MVT::i32, 14, 
/*34229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34232*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 231:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*34242*/       /*Scope*/ 24, /*->34267*/
/*34243*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*34245*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasV8Ops()) && (Subtarget->isThumb())
/*34247*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*34250*/         OPC_EmitMergeInputChains1_0,
/*34251*/         OPC_EmitInteger, MVT::i32, 14, 
/*34254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34257*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 231:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*34267*/       0, /*End of Scope*/
/*34268*/     /*Scope*/ 23, /*->34292*/
/*34269*/       OPC_CheckChild1Integer, 112|128,2/*368*/, 
/*34272*/       OPC_RecordChild2, // #1 = $size
/*34273*/       OPC_MoveChild, 2,
/*34275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34278*/       OPC_MoveParent,
/*34279*/       OPC_RecordChild3, // #2 = $Rn
/*34280*/       OPC_EmitMergeInputChains1_0,
/*34281*/       OPC_EmitConvertToTarget, 1,
/*34283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 368:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*34292*/     0, /*End of Scope*/
/*34293*/   /*SwitchOpcode*/ 114, TARGET_VAL(ARMISD::BR_JT),// ->34410
/*34296*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*34297*/     OPC_Scope, 73, /*->34372*/ // 2 children in Scope
/*34299*/       OPC_MoveChild, 1,
/*34301*/       OPC_SwitchOpcode /*2 cases */, 39, TARGET_VAL(ISD::LOAD),// ->34344
/*34305*/         OPC_RecordMemRef,
/*34306*/         OPC_RecordNode, // #1 = 'ld' chained node
/*34307*/         OPC_CheckFoldableChainNode,
/*34308*/         OPC_RecordChild1, // #2 = $target
/*34309*/         OPC_CheckChild1Type, MVT::i32,
/*34311*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*34313*/         OPC_CheckPredicate, 52, // Predicate_load
/*34315*/         OPC_CheckType, MVT::i32,
/*34317*/         OPC_MoveParent,
/*34318*/         OPC_RecordChild2, // #3 = $jt
/*34319*/         OPC_MoveChild, 2,
/*34321*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34324*/         OPC_MoveParent,
/*34325*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34327*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #4 #5 #6
/*34330*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*34334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 4, 5, 6, 3, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt) - Complexity = 22
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt)
/*34344*/       /*SwitchOpcode*/ 24, TARGET_VAL(ISD::ADD),// ->34371
/*34347*/         OPC_RecordChild0, // #1 = $target
/*34348*/         OPC_RecordChild1, // #2 = $idx
/*34349*/         OPC_CheckType, MVT::i32,
/*34351*/         OPC_MoveParent,
/*34352*/         OPC_RecordChild2, // #3 = $jt
/*34353*/         OPC_MoveChild, 2,
/*34355*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34358*/         OPC_MoveParent,
/*34359*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34361*/         OPC_EmitMergeInputChains1_0,
/*34362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt) - Complexity = 9
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt)
/*34371*/       0, // EndSwitchOpcode
/*34372*/     /*Scope*/ 36, /*->34409*/
/*34373*/       OPC_RecordChild1, // #1 = $target
/*34374*/       OPC_CheckChild1Type, MVT::i32,
/*34376*/       OPC_RecordChild2, // #2 = $jt
/*34377*/       OPC_MoveChild, 2,
/*34379*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34382*/       OPC_MoveParent,
/*34383*/       OPC_Scope, 11, /*->34396*/ // 2 children in Scope
/*34385*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34387*/         OPC_EmitMergeInputChains1_0,
/*34388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt)
/*34396*/       /*Scope*/ 11, /*->34408*/
/*34397*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34399*/         OPC_EmitMergeInputChains1_0,
/*34400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt)
/*34408*/       0, /*End of Scope*/
/*34409*/     0, /*End of Scope*/
/*34410*/   /*SwitchOpcode*/ 121|128,24/*3193*/, TARGET_VAL(ISD::XOR),// ->37607
/*34414*/     OPC_Scope, 81|128,1/*209*/, /*->34626*/ // 7 children in Scope
/*34417*/       OPC_RecordChild0, // #0 = $shift
/*34418*/       OPC_Scope, 97, /*->34517*/ // 3 children in Scope
/*34420*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34431*/         OPC_CheckType, MVT::i32,
/*34433*/         OPC_Scope, 27, /*->34462*/ // 3 children in Scope
/*34435*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34437*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*34440*/           OPC_EmitInteger, MVT::i32, 14, 
/*34443*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34449*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*34462*/         /*Scope*/ 26, /*->34489*/
/*34463*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34465*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #1 #2
/*34468*/           OPC_EmitInteger, MVT::i32, 14, 
/*34471*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34474*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34477*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*34489*/         /*Scope*/ 26, /*->34516*/
/*34490*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34492*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*34495*/           OPC_EmitInteger, MVT::i32, 14, 
/*34498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*34516*/         0, /*End of Scope*/
/*34517*/       /*Scope*/ 61, /*->34579*/
/*34518*/         OPC_RecordChild1, // #1 = $shift
/*34519*/         OPC_CheckType, MVT::i32,
/*34521*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34523*/         OPC_Scope, 26, /*->34551*/ // 2 children in Scope
/*34525*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*34528*/           OPC_EmitInteger, MVT::i32, 14, 
/*34531*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34534*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34537*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34551*/         /*Scope*/ 26, /*->34578*/
/*34552*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*34555*/           OPC_EmitInteger, MVT::i32, 14, 
/*34558*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34561*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34564*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34578*/         0, /*End of Scope*/
/*34579*/       /*Scope*/ 45, /*->34625*/
/*34580*/         OPC_MoveChild, 0,
/*34582*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34585*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34587*/         OPC_MoveParent,
/*34588*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34599*/         OPC_CheckType, MVT::i32,
/*34601*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34603*/         OPC_EmitConvertToTarget, 0,
/*34605*/         OPC_EmitInteger, MVT::i32, 14, 
/*34608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34625*/       0, /*End of Scope*/
/*34626*/     /*Scope*/ 46, /*->34673*/
/*34627*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34638*/       OPC_RecordChild1, // #0 = $imm
/*34639*/       OPC_MoveChild, 1,
/*34641*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34644*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34646*/       OPC_MoveParent,
/*34647*/       OPC_CheckType, MVT::i32,
/*34649*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34651*/       OPC_EmitConvertToTarget, 0,
/*34653*/       OPC_EmitInteger, MVT::i32, 14, 
/*34656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34662*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34673*/     /*Scope*/ 102|128,2/*358*/, /*->35033*/
/*34675*/       OPC_RecordChild0, // #0 = $Rn
/*34676*/       OPC_Scope, 117, /*->34795*/ // 3 children in Scope
/*34678*/         OPC_RecordChild1, // #1 = $shift
/*34679*/         OPC_CheckType, MVT::i32,
/*34681*/         OPC_Scope, 27, /*->34710*/ // 4 children in Scope
/*34683*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34685*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*34688*/           OPC_EmitInteger, MVT::i32, 14, 
/*34691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34694*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34697*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34710*/         /*Scope*/ 27, /*->34738*/
/*34711*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34713*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*34716*/           OPC_EmitInteger, MVT::i32, 14, 
/*34719*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34722*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34725*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34738*/         /*Scope*/ 27, /*->34766*/
/*34739*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34741*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*34744*/           OPC_EmitInteger, MVT::i32, 14, 
/*34747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34750*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34753*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34766*/         /*Scope*/ 27, /*->34794*/
/*34767*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34769*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*34772*/           OPC_EmitInteger, MVT::i32, 14, 
/*34775*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34778*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34781*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34794*/         0, /*End of Scope*/
/*34795*/       /*Scope*/ 84, /*->34880*/
/*34796*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34807*/         OPC_CheckType, MVT::i32,
/*34809*/         OPC_Scope, 22, /*->34833*/ // 3 children in Scope
/*34811*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34813*/           OPC_EmitInteger, MVT::i32, 14, 
/*34816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34822*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*34833*/         /*Scope*/ 22, /*->34856*/
/*34834*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34836*/           OPC_EmitInteger, MVT::i32, 14, 
/*34839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34842*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34845*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*34856*/         /*Scope*/ 22, /*->34879*/
/*34857*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34859*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34862*/           OPC_EmitInteger, MVT::i32, 14, 
/*34865*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34868*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*34879*/         0, /*End of Scope*/
/*34880*/       /*Scope*/ 22|128,1/*150*/, /*->35032*/
/*34882*/         OPC_RecordChild1, // #1 = $imm
/*34883*/         OPC_Scope, 69, /*->34954*/ // 2 children in Scope
/*34885*/           OPC_MoveChild, 1,
/*34887*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34890*/           OPC_Scope, 30, /*->34922*/ // 2 children in Scope
/*34892*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*34894*/             OPC_MoveParent,
/*34895*/             OPC_CheckType, MVT::i32,
/*34897*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34899*/             OPC_EmitConvertToTarget, 1,
/*34901*/             OPC_EmitInteger, MVT::i32, 14, 
/*34904*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34907*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34910*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34922*/           /*Scope*/ 30, /*->34953*/
/*34923*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34925*/             OPC_MoveParent,
/*34926*/             OPC_CheckType, MVT::i32,
/*34928*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34930*/             OPC_EmitConvertToTarget, 1,
/*34932*/             OPC_EmitInteger, MVT::i32, 14, 
/*34935*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34938*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34941*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*34953*/           0, /*End of Scope*/
/*34954*/         /*Scope*/ 76, /*->35031*/
/*34955*/           OPC_CheckType, MVT::i32,
/*34957*/           OPC_Scope, 23, /*->34982*/ // 3 children in Scope
/*34959*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34961*/             OPC_EmitInteger, MVT::i32, 14, 
/*34964*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34967*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34970*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*34982*/           /*Scope*/ 23, /*->35006*/
/*34983*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34985*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34988*/             OPC_EmitInteger, MVT::i32, 14, 
/*34991*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34994*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*35006*/           /*Scope*/ 23, /*->35030*/
/*35007*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35009*/             OPC_EmitInteger, MVT::i32, 14, 
/*35012*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35015*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35018*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35030*/           0, /*End of Scope*/
/*35031*/         0, /*End of Scope*/
/*35032*/       0, /*End of Scope*/
/*35033*/     /*Scope*/ 127|128,17/*2303*/, /*->37338*/
/*35035*/       OPC_MoveChild, 0,
/*35037*/       OPC_SwitchOpcode /*3 cases */, 79|128,12/*1615*/, TARGET_VAL(ISD::BITCAST),// ->36657
/*35042*/         OPC_MoveChild, 0,
/*35044*/         OPC_SwitchOpcode /*2 cases */, 100|128,5/*740*/, TARGET_VAL(ARMISD::VSHRs),// ->35789
/*35049*/           OPC_Scope, 119|128,2/*375*/, /*->35427*/ // 2 children in Scope
/*35052*/             OPC_MoveChild, 0,
/*35054*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35057*/             OPC_MoveChild, 0,
/*35059*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35062*/             OPC_RecordChild0, // #0 = $opA
/*35063*/             OPC_Scope, 51|128,1/*179*/, /*->35245*/ // 2 children in Scope
/*35066*/               OPC_CheckChild0Type, MVT::v8i8,
/*35068*/               OPC_MoveParent,
/*35069*/               OPC_MoveChild, 1,
/*35071*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35074*/               OPC_RecordChild0, // #1 = $opB
/*35075*/               OPC_CheckChild0Type, MVT::v8i8,
/*35077*/               OPC_MoveParent,
/*35078*/               OPC_MoveParent,
/*35079*/               OPC_CheckChild1Integer, 15, 
/*35081*/               OPC_CheckType, MVT::v8i16,
/*35083*/               OPC_MoveParent,
/*35084*/               OPC_MoveParent,
/*35085*/               OPC_MoveChild, 1,
/*35087*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35090*/               OPC_MoveChild, 0,
/*35092*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35095*/               OPC_MoveChild, 0,
/*35097*/               OPC_SwitchOpcode /*2 cases */, 70, TARGET_VAL(ISD::SUB),// ->35171
/*35101*/                 OPC_MoveChild, 0,
/*35103*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35106*/                 OPC_CheckChild0Same, 0,
/*35108*/                 OPC_MoveParent,
/*35109*/                 OPC_MoveChild, 1,
/*35111*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35114*/                 OPC_CheckChild0Same, 1,
/*35116*/                 OPC_MoveParent,
/*35117*/                 OPC_MoveParent,
/*35118*/                 OPC_MoveChild, 1,
/*35120*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35123*/                 OPC_MoveChild, 0,
/*35125*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35128*/                 OPC_MoveChild, 0,
/*35130*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35133*/                 OPC_CheckChild0Same, 0,
/*35135*/                 OPC_MoveParent,
/*35136*/                 OPC_MoveChild, 1,
/*35138*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35141*/                 OPC_CheckChild0Same, 1,
/*35143*/                 OPC_MoveParent,
/*35144*/                 OPC_MoveParent,
/*35145*/                 OPC_CheckChild1Integer, 15, 
/*35147*/                 OPC_MoveParent,
/*35148*/                 OPC_CheckType, MVT::v8i16,
/*35150*/                 OPC_MoveParent,
/*35151*/                 OPC_MoveParent,
/*35152*/                 OPC_CheckType, MVT::v4i32,
/*35154*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35157*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35160*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*35171*/               /*SwitchOpcode*/ 70, TARGET_VAL(ARMISD::VSHRs),// ->35244
/*35174*/                 OPC_MoveChild, 0,
/*35176*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35179*/                 OPC_MoveChild, 0,
/*35181*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35184*/                 OPC_CheckChild0Same, 0,
/*35186*/                 OPC_MoveParent,
/*35187*/                 OPC_MoveChild, 1,
/*35189*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35192*/                 OPC_CheckChild0Same, 1,
/*35194*/                 OPC_MoveParent,
/*35195*/                 OPC_MoveParent,
/*35196*/                 OPC_CheckChild1Integer, 15, 
/*35198*/                 OPC_MoveParent,
/*35199*/                 OPC_MoveChild, 1,
/*35201*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35204*/                 OPC_MoveChild, 0,
/*35206*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35209*/                 OPC_CheckChild0Same, 0,
/*35211*/                 OPC_MoveParent,
/*35212*/                 OPC_MoveChild, 1,
/*35214*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35217*/                 OPC_CheckChild0Same, 1,
/*35219*/                 OPC_MoveParent,
/*35220*/                 OPC_MoveParent,
/*35221*/                 OPC_CheckType, MVT::v8i16,
/*35223*/                 OPC_MoveParent,
/*35224*/                 OPC_MoveParent,
/*35225*/                 OPC_CheckType, MVT::v4i32,
/*35227*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35230*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35233*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*35244*/               0, // EndSwitchOpcode
/*35245*/             /*Scope*/ 51|128,1/*179*/, /*->35426*/
/*35247*/               OPC_CheckChild0Type, MVT::v2i32,
/*35249*/               OPC_MoveParent,
/*35250*/               OPC_MoveChild, 1,
/*35252*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35255*/               OPC_RecordChild0, // #1 = $opB
/*35256*/               OPC_CheckChild0Type, MVT::v2i32,
/*35258*/               OPC_MoveParent,
/*35259*/               OPC_MoveParent,
/*35260*/               OPC_CheckChild1Integer, 63, 
/*35262*/               OPC_CheckType, MVT::v2i64,
/*35264*/               OPC_MoveParent,
/*35265*/               OPC_MoveParent,
/*35266*/               OPC_MoveChild, 1,
/*35268*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35271*/               OPC_MoveChild, 0,
/*35273*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35276*/               OPC_MoveChild, 0,
/*35278*/               OPC_SwitchOpcode /*2 cases */, 70, TARGET_VAL(ISD::SUB),// ->35352
/*35282*/                 OPC_MoveChild, 0,
/*35284*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35287*/                 OPC_CheckChild0Same, 0,
/*35289*/                 OPC_MoveParent,
/*35290*/                 OPC_MoveChild, 1,
/*35292*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35295*/                 OPC_CheckChild0Same, 1,
/*35297*/                 OPC_MoveParent,
/*35298*/                 OPC_MoveParent,
/*35299*/                 OPC_MoveChild, 1,
/*35301*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35304*/                 OPC_MoveChild, 0,
/*35306*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35309*/                 OPC_MoveChild, 0,
/*35311*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35314*/                 OPC_CheckChild0Same, 0,
/*35316*/                 OPC_MoveParent,
/*35317*/                 OPC_MoveChild, 1,
/*35319*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35322*/                 OPC_CheckChild0Same, 1,
/*35324*/                 OPC_MoveParent,
/*35325*/                 OPC_MoveParent,
/*35326*/                 OPC_CheckChild1Integer, 63, 
/*35328*/                 OPC_MoveParent,
/*35329*/                 OPC_CheckType, MVT::v2i64,
/*35331*/                 OPC_MoveParent,
/*35332*/                 OPC_MoveParent,
/*35333*/                 OPC_CheckType, MVT::v4i32,
/*35335*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35338*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35341*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*35352*/               /*SwitchOpcode*/ 70, TARGET_VAL(ARMISD::VSHRs),// ->35425
/*35355*/                 OPC_MoveChild, 0,
/*35357*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35360*/                 OPC_MoveChild, 0,
/*35362*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35365*/                 OPC_CheckChild0Same, 0,
/*35367*/                 OPC_MoveParent,
/*35368*/                 OPC_MoveChild, 1,
/*35370*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35373*/                 OPC_CheckChild0Same, 1,
/*35375*/                 OPC_MoveParent,
/*35376*/                 OPC_MoveParent,
/*35377*/                 OPC_CheckChild1Integer, 63, 
/*35379*/                 OPC_MoveParent,
/*35380*/                 OPC_MoveChild, 1,
/*35382*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35385*/                 OPC_MoveChild, 0,
/*35387*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35390*/                 OPC_CheckChild0Same, 0,
/*35392*/                 OPC_MoveParent,
/*35393*/                 OPC_MoveChild, 1,
/*35395*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35398*/                 OPC_CheckChild0Same, 1,
/*35400*/                 OPC_MoveParent,
/*35401*/                 OPC_MoveParent,
/*35402*/                 OPC_CheckType, MVT::v2i64,
/*35404*/                 OPC_MoveParent,
/*35405*/                 OPC_MoveParent,
/*35406*/                 OPC_CheckType, MVT::v4i32,
/*35408*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35411*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35414*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*35425*/               0, // EndSwitchOpcode
/*35426*/             0, /*End of Scope*/
/*35427*/           /*Scope*/ 103|128,2/*359*/, /*->35788*/
/*35429*/             OPC_RecordChild0, // #0 = $src
/*35430*/             OPC_Scope, 48|128,1/*176*/, /*->35609*/ // 2 children in Scope
/*35433*/               OPC_CheckChild1Integer, 7, 
/*35435*/               OPC_SwitchType /*2 cases */, 84, MVT::v8i8,// ->35522
/*35438*/                 OPC_MoveParent,
/*35439*/                 OPC_MoveParent,
/*35440*/                 OPC_MoveChild, 1,
/*35442*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35445*/                 OPC_MoveChild, 0,
/*35447*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35450*/                 OPC_Scope, 34, /*->35486*/ // 2 children in Scope
/*35452*/                   OPC_CheckChild0Same, 0,
/*35454*/                   OPC_MoveChild, 1,
/*35456*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35459*/                   OPC_CheckChild0Same, 0,
/*35461*/                   OPC_CheckChild1Integer, 7, 
/*35463*/                   OPC_MoveParent,
/*35464*/                   OPC_CheckType, MVT::v8i8,
/*35466*/                   OPC_MoveParent,
/*35467*/                   OPC_MoveParent,
/*35468*/                   OPC_CheckType, MVT::v2i32,
/*35470*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35473*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35476*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                                1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35486*/                 /*Scope*/ 34, /*->35521*/
/*35487*/                   OPC_MoveChild, 0,
/*35489*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35492*/                   OPC_CheckChild0Same, 0,
/*35494*/                   OPC_CheckChild1Integer, 7, 
/*35496*/                   OPC_MoveParent,
/*35497*/                   OPC_CheckChild1Same, 0,
/*35499*/                   OPC_CheckType, MVT::v8i8,
/*35501*/                   OPC_MoveParent,
/*35502*/                   OPC_MoveParent,
/*35503*/                   OPC_CheckType, MVT::v2i32,
/*35505*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35508*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35511*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                                1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35521*/                 0, /*End of Scope*/
/*35522*/               /*SwitchType*/ 84, MVT::v16i8,// ->35608
/*35524*/                 OPC_MoveParent,
/*35525*/                 OPC_MoveParent,
/*35526*/                 OPC_MoveChild, 1,
/*35528*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35531*/                 OPC_MoveChild, 0,
/*35533*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35536*/                 OPC_Scope, 34, /*->35572*/ // 2 children in Scope
/*35538*/                   OPC_CheckChild0Same, 0,
/*35540*/                   OPC_MoveChild, 1,
/*35542*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35545*/                   OPC_CheckChild0Same, 0,
/*35547*/                   OPC_CheckChild1Integer, 7, 
/*35549*/                   OPC_MoveParent,
/*35550*/                   OPC_CheckType, MVT::v16i8,
/*35552*/                   OPC_MoveParent,
/*35553*/                   OPC_MoveParent,
/*35554*/                   OPC_CheckType, MVT::v4i32,
/*35556*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35559*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35562*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                                1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35572*/                 /*Scope*/ 34, /*->35607*/
/*35573*/                   OPC_MoveChild, 0,
/*35575*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35578*/                   OPC_CheckChild0Same, 0,
/*35580*/                   OPC_CheckChild1Integer, 7, 
/*35582*/                   OPC_MoveParent,
/*35583*/                   OPC_CheckChild1Same, 0,
/*35585*/                   OPC_CheckType, MVT::v16i8,
/*35587*/                   OPC_MoveParent,
/*35588*/                   OPC_MoveParent,
/*35589*/                   OPC_CheckType, MVT::v4i32,
/*35591*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35594*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35597*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                                1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35607*/                 0, /*End of Scope*/
/*35608*/               0, // EndSwitchType
/*35609*/             /*Scope*/ 48|128,1/*176*/, /*->35787*/
/*35611*/               OPC_CheckChild1Integer, 15, 
/*35613*/               OPC_SwitchType /*2 cases */, 84, MVT::v4i16,// ->35700
/*35616*/                 OPC_MoveParent,
/*35617*/                 OPC_MoveParent,
/*35618*/                 OPC_MoveChild, 1,
/*35620*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35623*/                 OPC_MoveChild, 0,
/*35625*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35628*/                 OPC_Scope, 34, /*->35664*/ // 2 children in Scope
/*35630*/                   OPC_CheckChild0Same, 0,
/*35632*/                   OPC_MoveChild, 1,
/*35634*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35637*/                   OPC_CheckChild0Same, 0,
/*35639*/                   OPC_CheckChild1Integer, 15, 
/*35641*/                   OPC_MoveParent,
/*35642*/                   OPC_CheckType, MVT::v4i16,
/*35644*/                   OPC_MoveParent,
/*35645*/                   OPC_MoveParent,
/*35646*/                   OPC_CheckType, MVT::v2i32,
/*35648*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35651*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35654*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                                1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35664*/                 /*Scope*/ 34, /*->35699*/
/*35665*/                   OPC_MoveChild, 0,
/*35667*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35670*/                   OPC_CheckChild0Same, 0,
/*35672*/                   OPC_CheckChild1Integer, 15, 
/*35674*/                   OPC_MoveParent,
/*35675*/                   OPC_CheckChild1Same, 0,
/*35677*/                   OPC_CheckType, MVT::v4i16,
/*35679*/                   OPC_MoveParent,
/*35680*/                   OPC_MoveParent,
/*35681*/                   OPC_CheckType, MVT::v2i32,
/*35683*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35686*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35689*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                                1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35699*/                 0, /*End of Scope*/
/*35700*/               /*SwitchType*/ 84, MVT::v8i16,// ->35786
/*35702*/                 OPC_MoveParent,
/*35703*/                 OPC_MoveParent,
/*35704*/                 OPC_MoveChild, 1,
/*35706*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35709*/                 OPC_MoveChild, 0,
/*35711*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35714*/                 OPC_Scope, 34, /*->35750*/ // 2 children in Scope
/*35716*/                   OPC_CheckChild0Same, 0,
/*35718*/                   OPC_MoveChild, 1,
/*35720*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35723*/                   OPC_CheckChild0Same, 0,
/*35725*/                   OPC_CheckChild1Integer, 15, 
/*35727*/                   OPC_MoveParent,
/*35728*/                   OPC_CheckType, MVT::v8i16,
/*35730*/                   OPC_MoveParent,
/*35731*/                   OPC_MoveParent,
/*35732*/                   OPC_CheckType, MVT::v4i32,
/*35734*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35737*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35740*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                                1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35750*/                 /*Scope*/ 34, /*->35785*/
/*35751*/                   OPC_MoveChild, 0,
/*35753*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35756*/                   OPC_CheckChild0Same, 0,
/*35758*/                   OPC_CheckChild1Integer, 15, 
/*35760*/                   OPC_MoveParent,
/*35761*/                   OPC_CheckChild1Same, 0,
/*35763*/                   OPC_CheckType, MVT::v8i16,
/*35765*/                   OPC_MoveParent,
/*35766*/                   OPC_MoveParent,
/*35767*/                   OPC_CheckType, MVT::v4i32,
/*35769*/                   OPC_EmitInteger, MVT::i32, 14, 
/*35772*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35775*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                                1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35785*/                 0, /*End of Scope*/
/*35786*/               0, // EndSwitchType
/*35787*/             0, /*End of Scope*/
/*35788*/           0, /*End of Scope*/
/*35789*/         /*SwitchOpcode*/ 95|128,6/*863*/, TARGET_VAL(ISD::ADD),// ->36656
/*35793*/           OPC_Scope, 59|128,3/*443*/, /*->36239*/ // 9 children in Scope
/*35796*/             OPC_MoveChild, 0,
/*35798*/             OPC_SwitchOpcode /*2 cases */, 90|128,1/*218*/, TARGET_VAL(ISD::SUB),// ->36021
/*35803*/               OPC_MoveChild, 0,
/*35805*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35808*/               OPC_RecordChild0, // #0 = $opA
/*35809*/               OPC_Scope, 104, /*->35915*/ // 2 children in Scope
/*35811*/                 OPC_CheckChild0Type, MVT::v8i8,
/*35813*/                 OPC_MoveParent,
/*35814*/                 OPC_MoveChild, 1,
/*35816*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35819*/                 OPC_RecordChild0, // #1 = $opB
/*35820*/                 OPC_CheckChild0Type, MVT::v8i8,
/*35822*/                 OPC_MoveParent,
/*35823*/                 OPC_MoveParent,
/*35824*/                 OPC_MoveChild, 1,
/*35826*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35829*/                 OPC_MoveChild, 0,
/*35831*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35834*/                 OPC_MoveChild, 0,
/*35836*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35839*/                 OPC_CheckChild0Same, 0,
/*35841*/                 OPC_MoveParent,
/*35842*/                 OPC_MoveChild, 1,
/*35844*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35847*/                 OPC_CheckChild0Same, 1,
/*35849*/                 OPC_MoveParent,
/*35850*/                 OPC_MoveParent,
/*35851*/                 OPC_CheckChild1Integer, 15, 
/*35853*/                 OPC_MoveParent,
/*35854*/                 OPC_CheckType, MVT::v8i16,
/*35856*/                 OPC_MoveParent,
/*35857*/                 OPC_MoveParent,
/*35858*/                 OPC_MoveChild, 1,
/*35860*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35863*/                 OPC_MoveChild, 0,
/*35865*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35868*/                 OPC_MoveChild, 0,
/*35870*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35873*/                 OPC_MoveChild, 0,
/*35875*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35878*/                 OPC_CheckChild0Same, 0,
/*35880*/                 OPC_MoveParent,
/*35881*/                 OPC_MoveChild, 1,
/*35883*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35886*/                 OPC_CheckChild0Same, 1,
/*35888*/                 OPC_MoveParent,
/*35889*/                 OPC_MoveParent,
/*35890*/                 OPC_CheckChild1Integer, 15, 
/*35892*/                 OPC_CheckType, MVT::v8i16,
/*35894*/                 OPC_MoveParent,
/*35895*/                 OPC_MoveParent,
/*35896*/                 OPC_CheckType, MVT::v4i32,
/*35898*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35901*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35904*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*35915*/               /*Scope*/ 104, /*->36020*/
/*35916*/                 OPC_CheckChild0Type, MVT::v2i32,
/*35918*/                 OPC_MoveParent,
/*35919*/                 OPC_MoveChild, 1,
/*35921*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35924*/                 OPC_RecordChild0, // #1 = $opB
/*35925*/                 OPC_CheckChild0Type, MVT::v2i32,
/*35927*/                 OPC_MoveParent,
/*35928*/                 OPC_MoveParent,
/*35929*/                 OPC_MoveChild, 1,
/*35931*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35934*/                 OPC_MoveChild, 0,
/*35936*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35939*/                 OPC_MoveChild, 0,
/*35941*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35944*/                 OPC_CheckChild0Same, 0,
/*35946*/                 OPC_MoveParent,
/*35947*/                 OPC_MoveChild, 1,
/*35949*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35952*/                 OPC_CheckChild0Same, 1,
/*35954*/                 OPC_MoveParent,
/*35955*/                 OPC_MoveParent,
/*35956*/                 OPC_CheckChild1Integer, 63, 
/*35958*/                 OPC_MoveParent,
/*35959*/                 OPC_CheckType, MVT::v2i64,
/*35961*/                 OPC_MoveParent,
/*35962*/                 OPC_MoveParent,
/*35963*/                 OPC_MoveChild, 1,
/*35965*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35968*/                 OPC_MoveChild, 0,
/*35970*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35973*/                 OPC_MoveChild, 0,
/*35975*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35978*/                 OPC_MoveChild, 0,
/*35980*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35983*/                 OPC_CheckChild0Same, 0,
/*35985*/                 OPC_MoveParent,
/*35986*/                 OPC_MoveChild, 1,
/*35988*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35991*/                 OPC_CheckChild0Same, 1,
/*35993*/                 OPC_MoveParent,
/*35994*/                 OPC_MoveParent,
/*35995*/                 OPC_CheckChild1Integer, 63, 
/*35997*/                 OPC_CheckType, MVT::v2i64,
/*35999*/                 OPC_MoveParent,
/*36000*/                 OPC_MoveParent,
/*36001*/                 OPC_CheckType, MVT::v4i32,
/*36003*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36006*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36009*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*36020*/               0, /*End of Scope*/
/*36021*/             /*SwitchOpcode*/ 85|128,1/*213*/, TARGET_VAL(ARMISD::VSHRs),// ->36238
/*36025*/               OPC_MoveChild, 0,
/*36027*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36030*/               OPC_MoveChild, 0,
/*36032*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36035*/               OPC_RecordChild0, // #0 = $opA
/*36036*/               OPC_Scope, 99, /*->36137*/ // 2 children in Scope
/*36038*/                 OPC_CheckChild0Type, MVT::v8i8,
/*36040*/                 OPC_MoveParent,
/*36041*/                 OPC_MoveChild, 1,
/*36043*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36046*/                 OPC_RecordChild0, // #1 = $opB
/*36047*/                 OPC_CheckChild0Type, MVT::v8i8,
/*36049*/                 OPC_MoveParent,
/*36050*/                 OPC_MoveParent,
/*36051*/                 OPC_CheckChild1Integer, 15, 
/*36053*/                 OPC_MoveParent,
/*36054*/                 OPC_MoveChild, 1,
/*36056*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36059*/                 OPC_MoveChild, 0,
/*36061*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36064*/                 OPC_CheckChild0Same, 0,
/*36066*/                 OPC_MoveParent,
/*36067*/                 OPC_MoveChild, 1,
/*36069*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36072*/                 OPC_CheckChild0Same, 1,
/*36074*/                 OPC_MoveParent,
/*36075*/                 OPC_MoveParent,
/*36076*/                 OPC_CheckType, MVT::v8i16,
/*36078*/                 OPC_MoveParent,
/*36079*/                 OPC_MoveParent,
/*36080*/                 OPC_MoveChild, 1,
/*36082*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36085*/                 OPC_MoveChild, 0,
/*36087*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36090*/                 OPC_MoveChild, 0,
/*36092*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36095*/                 OPC_MoveChild, 0,
/*36097*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36100*/                 OPC_CheckChild0Same, 0,
/*36102*/                 OPC_MoveParent,
/*36103*/                 OPC_MoveChild, 1,
/*36105*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36108*/                 OPC_CheckChild0Same, 1,
/*36110*/                 OPC_MoveParent,
/*36111*/                 OPC_MoveParent,
/*36112*/                 OPC_CheckChild1Integer, 15, 
/*36114*/                 OPC_CheckType, MVT::v8i16,
/*36116*/                 OPC_MoveParent,
/*36117*/                 OPC_MoveParent,
/*36118*/                 OPC_CheckType, MVT::v4i32,
/*36120*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36123*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36126*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*36137*/               /*Scope*/ 99, /*->36237*/
/*36138*/                 OPC_CheckChild0Type, MVT::v2i32,
/*36140*/                 OPC_MoveParent,
/*36141*/                 OPC_MoveChild, 1,
/*36143*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36146*/                 OPC_RecordChild0, // #1 = $opB
/*36147*/                 OPC_CheckChild0Type, MVT::v2i32,
/*36149*/                 OPC_MoveParent,
/*36150*/                 OPC_MoveParent,
/*36151*/                 OPC_CheckChild1Integer, 63, 
/*36153*/                 OPC_MoveParent,
/*36154*/                 OPC_MoveChild, 1,
/*36156*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36159*/                 OPC_MoveChild, 0,
/*36161*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36164*/                 OPC_CheckChild0Same, 0,
/*36166*/                 OPC_MoveParent,
/*36167*/                 OPC_MoveChild, 1,
/*36169*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36172*/                 OPC_CheckChild0Same, 1,
/*36174*/                 OPC_MoveParent,
/*36175*/                 OPC_MoveParent,
/*36176*/                 OPC_CheckType, MVT::v2i64,
/*36178*/                 OPC_MoveParent,
/*36179*/                 OPC_MoveParent,
/*36180*/                 OPC_MoveChild, 1,
/*36182*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36185*/                 OPC_MoveChild, 0,
/*36187*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36190*/                 OPC_MoveChild, 0,
/*36192*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36195*/                 OPC_MoveChild, 0,
/*36197*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36200*/                 OPC_CheckChild0Same, 0,
/*36202*/                 OPC_MoveParent,
/*36203*/                 OPC_MoveChild, 1,
/*36205*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36208*/                 OPC_CheckChild0Same, 1,
/*36210*/                 OPC_MoveParent,
/*36211*/                 OPC_MoveParent,
/*36212*/                 OPC_CheckChild1Integer, 63, 
/*36214*/                 OPC_CheckType, MVT::v2i64,
/*36216*/                 OPC_MoveParent,
/*36217*/                 OPC_MoveParent,
/*36218*/                 OPC_CheckType, MVT::v4i32,
/*36220*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36223*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36226*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*36237*/               0, /*End of Scope*/
/*36238*/             0, // EndSwitchOpcode
/*36239*/           /*Scope*/ 51, /*->36291*/
/*36240*/             OPC_RecordChild0, // #0 = $src
/*36241*/             OPC_MoveChild, 1,
/*36243*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36246*/             OPC_CheckChild0Same, 0,
/*36248*/             OPC_CheckChild1Integer, 7, 
/*36250*/             OPC_MoveParent,
/*36251*/             OPC_CheckType, MVT::v8i8,
/*36253*/             OPC_MoveParent,
/*36254*/             OPC_MoveParent,
/*36255*/             OPC_MoveChild, 1,
/*36257*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36260*/             OPC_MoveChild, 0,
/*36262*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36265*/             OPC_CheckChild0Same, 0,
/*36267*/             OPC_CheckChild1Integer, 7, 
/*36269*/             OPC_CheckType, MVT::v8i8,
/*36271*/             OPC_MoveParent,
/*36272*/             OPC_MoveParent,
/*36273*/             OPC_CheckType, MVT::v2i32,
/*36275*/             OPC_EmitInteger, MVT::i32, 14, 
/*36278*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36281*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*36291*/           /*Scope*/ 51, /*->36343*/
/*36292*/             OPC_MoveChild, 0,
/*36294*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36297*/             OPC_RecordChild0, // #0 = $src
/*36298*/             OPC_CheckChild1Integer, 7, 
/*36300*/             OPC_MoveParent,
/*36301*/             OPC_CheckChild1Same, 0,
/*36303*/             OPC_CheckType, MVT::v8i8,
/*36305*/             OPC_MoveParent,
/*36306*/             OPC_MoveParent,
/*36307*/             OPC_MoveChild, 1,
/*36309*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36312*/             OPC_MoveChild, 0,
/*36314*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36317*/             OPC_CheckChild0Same, 0,
/*36319*/             OPC_CheckChild1Integer, 7, 
/*36321*/             OPC_CheckType, MVT::v8i8,
/*36323*/             OPC_MoveParent,
/*36324*/             OPC_MoveParent,
/*36325*/             OPC_CheckType, MVT::v2i32,
/*36327*/             OPC_EmitInteger, MVT::i32, 14, 
/*36330*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36333*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*36343*/           /*Scope*/ 51, /*->36395*/
/*36344*/             OPC_RecordChild0, // #0 = $src
/*36345*/             OPC_MoveChild, 1,
/*36347*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36350*/             OPC_CheckChild0Same, 0,
/*36352*/             OPC_CheckChild1Integer, 15, 
/*36354*/             OPC_MoveParent,
/*36355*/             OPC_CheckType, MVT::v4i16,
/*36357*/             OPC_MoveParent,
/*36358*/             OPC_MoveParent,
/*36359*/             OPC_MoveChild, 1,
/*36361*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36364*/             OPC_MoveChild, 0,
/*36366*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36369*/             OPC_CheckChild0Same, 0,
/*36371*/             OPC_CheckChild1Integer, 15, 
/*36373*/             OPC_CheckType, MVT::v4i16,
/*36375*/             OPC_MoveParent,
/*36376*/             OPC_MoveParent,
/*36377*/             OPC_CheckType, MVT::v2i32,
/*36379*/             OPC_EmitInteger, MVT::i32, 14, 
/*36382*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36385*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*36395*/           /*Scope*/ 51, /*->36447*/
/*36396*/             OPC_MoveChild, 0,
/*36398*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36401*/             OPC_RecordChild0, // #0 = $src
/*36402*/             OPC_CheckChild1Integer, 15, 
/*36404*/             OPC_MoveParent,
/*36405*/             OPC_CheckChild1Same, 0,
/*36407*/             OPC_CheckType, MVT::v4i16,
/*36409*/             OPC_MoveParent,
/*36410*/             OPC_MoveParent,
/*36411*/             OPC_MoveChild, 1,
/*36413*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36416*/             OPC_MoveChild, 0,
/*36418*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36421*/             OPC_CheckChild0Same, 0,
/*36423*/             OPC_CheckChild1Integer, 15, 
/*36425*/             OPC_CheckType, MVT::v4i16,
/*36427*/             OPC_MoveParent,
/*36428*/             OPC_MoveParent,
/*36429*/             OPC_CheckType, MVT::v2i32,
/*36431*/             OPC_EmitInteger, MVT::i32, 14, 
/*36434*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36437*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*36447*/           /*Scope*/ 51, /*->36499*/
/*36448*/             OPC_RecordChild0, // #0 = $src
/*36449*/             OPC_MoveChild, 1,
/*36451*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36454*/             OPC_CheckChild0Same, 0,
/*36456*/             OPC_CheckChild1Integer, 7, 
/*36458*/             OPC_MoveParent,
/*36459*/             OPC_CheckType, MVT::v16i8,
/*36461*/             OPC_MoveParent,
/*36462*/             OPC_MoveParent,
/*36463*/             OPC_MoveChild, 1,
/*36465*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36468*/             OPC_MoveChild, 0,
/*36470*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36473*/             OPC_CheckChild0Same, 0,
/*36475*/             OPC_CheckChild1Integer, 7, 
/*36477*/             OPC_CheckType, MVT::v16i8,
/*36479*/             OPC_MoveParent,
/*36480*/             OPC_MoveParent,
/*36481*/             OPC_CheckType, MVT::v4i32,
/*36483*/             OPC_EmitInteger, MVT::i32, 14, 
/*36486*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36489*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*36499*/           /*Scope*/ 51, /*->36551*/
/*36500*/             OPC_MoveChild, 0,
/*36502*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36505*/             OPC_RecordChild0, // #0 = $src
/*36506*/             OPC_CheckChild1Integer, 7, 
/*36508*/             OPC_MoveParent,
/*36509*/             OPC_CheckChild1Same, 0,
/*36511*/             OPC_CheckType, MVT::v16i8,
/*36513*/             OPC_MoveParent,
/*36514*/             OPC_MoveParent,
/*36515*/             OPC_MoveChild, 1,
/*36517*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36520*/             OPC_MoveChild, 0,
/*36522*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36525*/             OPC_CheckChild0Same, 0,
/*36527*/             OPC_CheckChild1Integer, 7, 
/*36529*/             OPC_CheckType, MVT::v16i8,
/*36531*/             OPC_MoveParent,
/*36532*/             OPC_MoveParent,
/*36533*/             OPC_CheckType, MVT::v4i32,
/*36535*/             OPC_EmitInteger, MVT::i32, 14, 
/*36538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*36551*/           /*Scope*/ 51, /*->36603*/
/*36552*/             OPC_RecordChild0, // #0 = $src
/*36553*/             OPC_MoveChild, 1,
/*36555*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36558*/             OPC_CheckChild0Same, 0,
/*36560*/             OPC_CheckChild1Integer, 15, 
/*36562*/             OPC_MoveParent,
/*36563*/             OPC_CheckType, MVT::v8i16,
/*36565*/             OPC_MoveParent,
/*36566*/             OPC_MoveParent,
/*36567*/             OPC_MoveChild, 1,
/*36569*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36572*/             OPC_MoveChild, 0,
/*36574*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36577*/             OPC_CheckChild0Same, 0,
/*36579*/             OPC_CheckChild1Integer, 15, 
/*36581*/             OPC_CheckType, MVT::v8i16,
/*36583*/             OPC_MoveParent,
/*36584*/             OPC_MoveParent,
/*36585*/             OPC_CheckType, MVT::v4i32,
/*36587*/             OPC_EmitInteger, MVT::i32, 14, 
/*36590*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36593*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*36603*/           /*Scope*/ 51, /*->36655*/
/*36604*/             OPC_MoveChild, 0,
/*36606*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36609*/             OPC_RecordChild0, // #0 = $src
/*36610*/             OPC_CheckChild1Integer, 15, 
/*36612*/             OPC_MoveParent,
/*36613*/             OPC_CheckChild1Same, 0,
/*36615*/             OPC_CheckType, MVT::v8i16,
/*36617*/             OPC_MoveParent,
/*36618*/             OPC_MoveParent,
/*36619*/             OPC_MoveChild, 1,
/*36621*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36624*/             OPC_MoveChild, 0,
/*36626*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36629*/             OPC_CheckChild0Same, 0,
/*36631*/             OPC_CheckChild1Integer, 15, 
/*36633*/             OPC_CheckType, MVT::v8i16,
/*36635*/             OPC_MoveParent,
/*36636*/             OPC_MoveParent,
/*36637*/             OPC_CheckType, MVT::v4i32,
/*36639*/             OPC_EmitInteger, MVT::i32, 14, 
/*36642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36645*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*36655*/           0, /*End of Scope*/
/*36656*/         0, // EndSwitchOpcode
/*36657*/       /*SwitchOpcode*/ 40|128,2/*296*/, TARGET_VAL(ARMISD::VSHRs),// ->36957
/*36661*/         OPC_Scope, 48|128,1/*176*/, /*->36840*/ // 2 children in Scope
/*36664*/           OPC_MoveChild, 0,
/*36666*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36669*/           OPC_MoveChild, 0,
/*36671*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36674*/           OPC_RecordChild0, // #0 = $opA
/*36675*/           OPC_CheckChild0Type, MVT::v4i16,
/*36677*/           OPC_MoveParent,
/*36678*/           OPC_MoveChild, 1,
/*36680*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36683*/           OPC_RecordChild0, // #1 = $opB
/*36684*/           OPC_CheckChild0Type, MVT::v4i16,
/*36686*/           OPC_MoveParent,
/*36687*/           OPC_MoveParent,
/*36688*/           OPC_CheckChild1Integer, 31, 
/*36690*/           OPC_MoveParent,
/*36691*/           OPC_MoveChild, 1,
/*36693*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36696*/           OPC_MoveChild, 0,
/*36698*/           OPC_SwitchOpcode /*2 cases */, 67, TARGET_VAL(ISD::SUB),// ->36769
/*36702*/             OPC_MoveChild, 0,
/*36704*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36707*/             OPC_CheckChild0Same, 0,
/*36709*/             OPC_MoveParent,
/*36710*/             OPC_MoveChild, 1,
/*36712*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36715*/             OPC_CheckChild0Same, 1,
/*36717*/             OPC_MoveParent,
/*36718*/             OPC_MoveParent,
/*36719*/             OPC_MoveChild, 1,
/*36721*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36724*/             OPC_MoveChild, 0,
/*36726*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36729*/             OPC_MoveChild, 0,
/*36731*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36734*/             OPC_CheckChild0Same, 0,
/*36736*/             OPC_MoveParent,
/*36737*/             OPC_MoveChild, 1,
/*36739*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36742*/             OPC_CheckChild0Same, 1,
/*36744*/             OPC_MoveParent,
/*36745*/             OPC_MoveParent,
/*36746*/             OPC_CheckChild1Integer, 31, 
/*36748*/             OPC_MoveParent,
/*36749*/             OPC_MoveParent,
/*36750*/             OPC_CheckType, MVT::v4i32,
/*36752*/             OPC_EmitInteger, MVT::i32, 14, 
/*36755*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36758*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*36769*/           /*SwitchOpcode*/ 67, TARGET_VAL(ARMISD::VSHRs),// ->36839
/*36772*/             OPC_MoveChild, 0,
/*36774*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36777*/             OPC_MoveChild, 0,
/*36779*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36782*/             OPC_CheckChild0Same, 0,
/*36784*/             OPC_MoveParent,
/*36785*/             OPC_MoveChild, 1,
/*36787*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36790*/             OPC_CheckChild0Same, 1,
/*36792*/             OPC_MoveParent,
/*36793*/             OPC_MoveParent,
/*36794*/             OPC_CheckChild1Integer, 31, 
/*36796*/             OPC_MoveParent,
/*36797*/             OPC_MoveChild, 1,
/*36799*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36802*/             OPC_MoveChild, 0,
/*36804*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36807*/             OPC_CheckChild0Same, 0,
/*36809*/             OPC_MoveParent,
/*36810*/             OPC_MoveChild, 1,
/*36812*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36815*/             OPC_CheckChild0Same, 1,
/*36817*/             OPC_MoveParent,
/*36818*/             OPC_MoveParent,
/*36819*/             OPC_MoveParent,
/*36820*/             OPC_CheckType, MVT::v4i32,
/*36822*/             OPC_EmitInteger, MVT::i32, 14, 
/*36825*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36828*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*36839*/           0, // EndSwitchOpcode
/*36840*/         /*Scope*/ 115, /*->36956*/
/*36841*/           OPC_RecordChild0, // #0 = $src
/*36842*/           OPC_CheckChild1Integer, 31, 
/*36844*/           OPC_MoveParent,
/*36845*/           OPC_MoveChild, 1,
/*36847*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36850*/           OPC_Scope, 51, /*->36903*/ // 2 children in Scope
/*36852*/             OPC_CheckChild0Same, 0,
/*36854*/             OPC_MoveChild, 1,
/*36856*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36859*/             OPC_CheckChild0Same, 0,
/*36861*/             OPC_CheckChild1Integer, 31, 
/*36863*/             OPC_MoveParent,
/*36864*/             OPC_MoveParent,
/*36865*/             OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->36884
/*36868*/               OPC_EmitInteger, MVT::i32, 14, 
/*36871*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36874*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*36884*/             /*SwitchType*/ 16, MVT::v4i32,// ->36902
/*36886*/               OPC_EmitInteger, MVT::i32, 14, 
/*36889*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36892*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*36902*/             0, // EndSwitchType
/*36903*/           /*Scope*/ 51, /*->36955*/
/*36904*/             OPC_MoveChild, 0,
/*36906*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36909*/             OPC_CheckChild0Same, 0,
/*36911*/             OPC_CheckChild1Integer, 31, 
/*36913*/             OPC_MoveParent,
/*36914*/             OPC_CheckChild1Same, 0,
/*36916*/             OPC_MoveParent,
/*36917*/             OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->36936
/*36920*/               OPC_EmitInteger, MVT::i32, 14, 
/*36923*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36926*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*36936*/             /*SwitchType*/ 16, MVT::v4i32,// ->36954
/*36938*/               OPC_EmitInteger, MVT::i32, 14, 
/*36941*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36944*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*36954*/             0, // EndSwitchType
/*36955*/           0, /*End of Scope*/
/*36956*/         0, /*End of Scope*/
/*36957*/       /*SwitchOpcode*/ 120|128,2/*376*/, TARGET_VAL(ISD::ADD),// ->37337
/*36961*/         OPC_Scope, 80|128,1/*208*/, /*->37172*/ // 5 children in Scope
/*36964*/           OPC_MoveChild, 0,
/*36966*/           OPC_SwitchOpcode /*2 cases */, 99, TARGET_VAL(ISD::SUB),// ->37069
/*36970*/             OPC_MoveChild, 0,
/*36972*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36975*/             OPC_RecordChild0, // #0 = $opA
/*36976*/             OPC_CheckChild0Type, MVT::v4i16,
/*36978*/             OPC_MoveParent,
/*36979*/             OPC_MoveChild, 1,
/*36981*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*36984*/             OPC_RecordChild0, // #1 = $opB
/*36985*/             OPC_CheckChild0Type, MVT::v4i16,
/*36987*/             OPC_MoveParent,
/*36988*/             OPC_MoveParent,
/*36989*/             OPC_MoveChild, 1,
/*36991*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36994*/             OPC_MoveChild, 0,
/*36996*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*36999*/             OPC_MoveChild, 0,
/*37001*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37004*/             OPC_CheckChild0Same, 0,
/*37006*/             OPC_MoveParent,
/*37007*/             OPC_MoveChild, 1,
/*37009*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37012*/             OPC_CheckChild0Same, 1,
/*37014*/             OPC_MoveParent,
/*37015*/             OPC_MoveParent,
/*37016*/             OPC_CheckChild1Integer, 31, 
/*37018*/             OPC_MoveParent,
/*37019*/             OPC_MoveParent,
/*37020*/             OPC_MoveChild, 1,
/*37022*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37025*/             OPC_MoveChild, 0,
/*37027*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*37030*/             OPC_MoveChild, 0,
/*37032*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37035*/             OPC_CheckChild0Same, 0,
/*37037*/             OPC_MoveParent,
/*37038*/             OPC_MoveChild, 1,
/*37040*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37043*/             OPC_CheckChild0Same, 1,
/*37045*/             OPC_MoveParent,
/*37046*/             OPC_MoveParent,
/*37047*/             OPC_CheckChild1Integer, 31, 
/*37049*/             OPC_MoveParent,
/*37050*/             OPC_CheckType, MVT::v4i32,
/*37052*/             OPC_EmitInteger, MVT::i32, 14, 
/*37055*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37058*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*37069*/           /*SwitchOpcode*/ 99, TARGET_VAL(ARMISD::VSHRs),// ->37171
/*37072*/             OPC_MoveChild, 0,
/*37074*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*37077*/             OPC_MoveChild, 0,
/*37079*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37082*/             OPC_RecordChild0, // #0 = $opA
/*37083*/             OPC_CheckChild0Type, MVT::v4i16,
/*37085*/             OPC_MoveParent,
/*37086*/             OPC_MoveChild, 1,
/*37088*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37091*/             OPC_RecordChild0, // #1 = $opB
/*37092*/             OPC_CheckChild0Type, MVT::v4i16,
/*37094*/             OPC_MoveParent,
/*37095*/             OPC_MoveParent,
/*37096*/             OPC_CheckChild1Integer, 31, 
/*37098*/             OPC_MoveParent,
/*37099*/             OPC_MoveChild, 1,
/*37101*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*37104*/             OPC_MoveChild, 0,
/*37106*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37109*/             OPC_CheckChild0Same, 0,
/*37111*/             OPC_MoveParent,
/*37112*/             OPC_MoveChild, 1,
/*37114*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37117*/             OPC_CheckChild0Same, 1,
/*37119*/             OPC_MoveParent,
/*37120*/             OPC_MoveParent,
/*37121*/             OPC_MoveParent,
/*37122*/             OPC_MoveChild, 1,
/*37124*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37127*/             OPC_MoveChild, 0,
/*37129*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*37132*/             OPC_MoveChild, 0,
/*37134*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37137*/             OPC_CheckChild0Same, 0,
/*37139*/             OPC_MoveParent,
/*37140*/             OPC_MoveChild, 1,
/*37142*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37145*/             OPC_CheckChild0Same, 1,
/*37147*/             OPC_MoveParent,
/*37148*/             OPC_MoveParent,
/*37149*/             OPC_CheckChild1Integer, 31, 
/*37151*/             OPC_MoveParent,
/*37152*/             OPC_CheckType, MVT::v4i32,
/*37154*/             OPC_EmitInteger, MVT::i32, 14, 
/*37157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB))), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*37171*/           0, // EndSwitchOpcode
/*37172*/         /*Scope*/ 40, /*->37213*/
/*37173*/           OPC_RecordChild0, // #0 = $src
/*37174*/           OPC_MoveChild, 1,
/*37176*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37179*/           OPC_CheckChild0Same, 0,
/*37181*/           OPC_CheckChild1Integer, 31, 
/*37183*/           OPC_MoveParent,
/*37184*/           OPC_MoveParent,
/*37185*/           OPC_MoveChild, 1,
/*37187*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37190*/           OPC_CheckChild0Same, 0,
/*37192*/           OPC_CheckChild1Integer, 31, 
/*37194*/           OPC_MoveParent,
/*37195*/           OPC_CheckType, MVT::v2i32,
/*37197*/           OPC_EmitInteger, MVT::i32, 14, 
/*37200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*37213*/         /*Scope*/ 40, /*->37254*/
/*37214*/           OPC_MoveChild, 0,
/*37216*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37219*/           OPC_RecordChild0, // #0 = $src
/*37220*/           OPC_CheckChild1Integer, 31, 
/*37222*/           OPC_MoveParent,
/*37223*/           OPC_CheckChild1Same, 0,
/*37225*/           OPC_MoveParent,
/*37226*/           OPC_MoveChild, 1,
/*37228*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37231*/           OPC_CheckChild0Same, 0,
/*37233*/           OPC_CheckChild1Integer, 31, 
/*37235*/           OPC_MoveParent,
/*37236*/           OPC_CheckType, MVT::v2i32,
/*37238*/           OPC_EmitInteger, MVT::i32, 14, 
/*37241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*37254*/         /*Scope*/ 40, /*->37295*/
/*37255*/           OPC_RecordChild0, // #0 = $src
/*37256*/           OPC_MoveChild, 1,
/*37258*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37261*/           OPC_CheckChild0Same, 0,
/*37263*/           OPC_CheckChild1Integer, 31, 
/*37265*/           OPC_MoveParent,
/*37266*/           OPC_MoveParent,
/*37267*/           OPC_MoveChild, 1,
/*37269*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37272*/           OPC_CheckChild0Same, 0,
/*37274*/           OPC_CheckChild1Integer, 31, 
/*37276*/           OPC_MoveParent,
/*37277*/           OPC_CheckType, MVT::v4i32,
/*37279*/           OPC_EmitInteger, MVT::i32, 14, 
/*37282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37285*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37295*/         /*Scope*/ 40, /*->37336*/
/*37296*/           OPC_MoveChild, 0,
/*37298*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37301*/           OPC_RecordChild0, // #0 = $src
/*37302*/           OPC_CheckChild1Integer, 31, 
/*37304*/           OPC_MoveParent,
/*37305*/           OPC_CheckChild1Same, 0,
/*37307*/           OPC_MoveParent,
/*37308*/           OPC_MoveChild, 1,
/*37310*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37313*/           OPC_CheckChild0Same, 0,
/*37315*/           OPC_CheckChild1Integer, 31, 
/*37317*/           OPC_MoveParent,
/*37318*/           OPC_CheckType, MVT::v4i32,
/*37320*/           OPC_EmitInteger, MVT::i32, 14, 
/*37323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37336*/         0, /*End of Scope*/
/*37337*/       0, // EndSwitchOpcode
/*37338*/     /*Scope*/ 109, /*->37448*/
/*37339*/       OPC_RecordChild0, // #0 = $Vm
/*37340*/       OPC_MoveChild, 1,
/*37342*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37345*/       OPC_MoveChild, 0,
/*37347*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37350*/       OPC_MoveChild, 0,
/*37352*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37355*/       OPC_MoveParent,
/*37356*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*37358*/       OPC_SwitchType /*2 cases */, 42, MVT::v8i8,// ->37403
/*37361*/         OPC_MoveParent,
/*37362*/         OPC_MoveParent,
/*37363*/         OPC_CheckType, MVT::v2i32,
/*37365*/         OPC_Scope, 18, /*->37385*/ // 2 children in Scope
/*37367*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37369*/           OPC_EmitInteger, MVT::i32, 14, 
/*37372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*37385*/         /*Scope*/ 16, /*->37402*/
/*37386*/           OPC_EmitInteger, MVT::i32, 14, 
/*37389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37392*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*37402*/         0, /*End of Scope*/
/*37403*/       /*SwitchType*/ 42, MVT::v16i8,// ->37447
/*37405*/         OPC_MoveParent,
/*37406*/         OPC_MoveParent,
/*37407*/         OPC_CheckType, MVT::v4i32,
/*37409*/         OPC_Scope, 18, /*->37429*/ // 2 children in Scope
/*37411*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37413*/           OPC_EmitInteger, MVT::i32, 14, 
/*37416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37419*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*37429*/         /*Scope*/ 16, /*->37446*/
/*37430*/           OPC_EmitInteger, MVT::i32, 14, 
/*37433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37436*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*37446*/         0, /*End of Scope*/
/*37447*/       0, // EndSwitchType
/*37448*/     /*Scope*/ 110, /*->37559*/
/*37449*/       OPC_MoveChild, 0,
/*37451*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37454*/       OPC_MoveChild, 0,
/*37456*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37459*/       OPC_MoveChild, 0,
/*37461*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37464*/       OPC_MoveParent,
/*37465*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*37467*/       OPC_SwitchType /*2 cases */, 43, MVT::v8i8,// ->37513
/*37470*/         OPC_MoveParent,
/*37471*/         OPC_MoveParent,
/*37472*/         OPC_RecordChild1, // #0 = $Vm
/*37473*/         OPC_CheckType, MVT::v2i32,
/*37475*/         OPC_Scope, 18, /*->37495*/ // 2 children in Scope
/*37477*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37479*/           OPC_EmitInteger, MVT::i32, 14, 
/*37482*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37485*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*37495*/         /*Scope*/ 16, /*->37512*/
/*37496*/           OPC_EmitInteger, MVT::i32, 14, 
/*37499*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37502*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*37512*/         0, /*End of Scope*/
/*37513*/       /*SwitchType*/ 43, MVT::v16i8,// ->37558
/*37515*/         OPC_MoveParent,
/*37516*/         OPC_MoveParent,
/*37517*/         OPC_RecordChild1, // #0 = $Vm
/*37518*/         OPC_CheckType, MVT::v4i32,
/*37520*/         OPC_Scope, 18, /*->37540*/ // 2 children in Scope
/*37522*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37524*/           OPC_EmitInteger, MVT::i32, 14, 
/*37527*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37530*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*37540*/         /*Scope*/ 16, /*->37557*/
/*37541*/           OPC_EmitInteger, MVT::i32, 14, 
/*37544*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37547*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*37557*/         0, /*End of Scope*/
/*37558*/       0, // EndSwitchType
/*37559*/     /*Scope*/ 46, /*->37606*/
/*37560*/       OPC_RecordChild0, // #0 = $Vn
/*37561*/       OPC_RecordChild1, // #1 = $Vm
/*37562*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->37584
/*37565*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37567*/         OPC_EmitInteger, MVT::i32, 14, 
/*37570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37573*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37584*/       /*SwitchType*/ 19, MVT::v4i32,// ->37605
/*37586*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37588*/         OPC_EmitInteger, MVT::i32, 14, 
/*37591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*37605*/       0, // EndSwitchType
/*37606*/     0, /*End of Scope*/
/*37607*/   /*SwitchOpcode*/ 51|128,5/*691*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->38302
/*37611*/     OPC_RecordMemRef,
/*37612*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*37613*/     OPC_RecordChild1, // #1 = $addr
/*37614*/     OPC_CheckChild1Type, MVT::i32,
/*37616*/     OPC_CheckType, MVT::i32,
/*37618*/     OPC_Scope, 26, /*->37646*/ // 20 children in Scope
/*37620*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37622*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*37624*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37626*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37629*/       OPC_EmitMergeInputChains1_0,
/*37630*/       OPC_EmitInteger, MVT::i32, 14, 
/*37633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*37646*/     /*Scope*/ 26, /*->37673*/
/*37647*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37649*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*37651*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37653*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37656*/       OPC_EmitMergeInputChains1_0,
/*37657*/       OPC_EmitInteger, MVT::i32, 14, 
/*37660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37663*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*37673*/     /*Scope*/ 26, /*->37700*/
/*37674*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37676*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*37678*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37680*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37683*/       OPC_EmitMergeInputChains1_0,
/*37684*/       OPC_EmitInteger, MVT::i32, 14, 
/*37687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37690*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*37700*/     /*Scope*/ 26, /*->37727*/
/*37701*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37703*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*37705*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37707*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37710*/       OPC_EmitMergeInputChains1_0,
/*37711*/       OPC_EmitInteger, MVT::i32, 14, 
/*37714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37717*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*37727*/     /*Scope*/ 26, /*->37754*/
/*37728*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37730*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*37732*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37734*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37737*/       OPC_EmitMergeInputChains1_0,
/*37738*/       OPC_EmitInteger, MVT::i32, 14, 
/*37741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*37754*/     /*Scope*/ 26, /*->37781*/
/*37755*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37757*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*37759*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37761*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37764*/       OPC_EmitMergeInputChains1_0,
/*37765*/       OPC_EmitInteger, MVT::i32, 14, 
/*37768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*37781*/     /*Scope*/ 26, /*->37808*/
/*37782*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37784*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37786*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*37789*/       OPC_EmitMergeInputChains1_0,
/*37790*/       OPC_EmitInteger, MVT::i32, 14, 
/*37793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*37808*/     /*Scope*/ 26, /*->37835*/
/*37809*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37811*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37813*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*37816*/       OPC_EmitMergeInputChains1_0,
/*37817*/       OPC_EmitInteger, MVT::i32, 14, 
/*37820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*37835*/     /*Scope*/ 26, /*->37862*/
/*37836*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37838*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37840*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*37843*/       OPC_EmitMergeInputChains1_0,
/*37844*/       OPC_EmitInteger, MVT::i32, 14, 
/*37847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*37862*/     /*Scope*/ 26, /*->37889*/
/*37863*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37865*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37867*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37870*/       OPC_EmitMergeInputChains1_0,
/*37871*/       OPC_EmitInteger, MVT::i32, 14, 
/*37874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*37889*/     /*Scope*/ 26, /*->37916*/
/*37890*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37892*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37894*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37897*/       OPC_EmitMergeInputChains1_0,
/*37898*/       OPC_EmitInteger, MVT::i32, 14, 
/*37901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*37916*/     /*Scope*/ 26, /*->37943*/
/*37917*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37919*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37921*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37924*/       OPC_EmitMergeInputChains1_0,
/*37925*/       OPC_EmitInteger, MVT::i32, 14, 
/*37928*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*37943*/     /*Scope*/ 25, /*->37969*/
/*37944*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37946*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37948*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37951*/       OPC_EmitMergeInputChains1_0,
/*37952*/       OPC_EmitInteger, MVT::i32, 14, 
/*37955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*37969*/     /*Scope*/ 25, /*->37995*/
/*37970*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37972*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37974*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37977*/       OPC_EmitMergeInputChains1_0,
/*37978*/       OPC_EmitInteger, MVT::i32, 14, 
/*37981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*37995*/     /*Scope*/ 50, /*->38046*/
/*37996*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37998*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38000*/       OPC_Scope, 21, /*->38023*/ // 2 children in Scope
/*38002*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*38005*/         OPC_EmitMergeInputChains1_0,
/*38006*/         OPC_EmitInteger, MVT::i32, 14, 
/*38009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*38023*/       /*Scope*/ 21, /*->38045*/
/*38024*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*38027*/         OPC_EmitMergeInputChains1_0,
/*38028*/         OPC_EmitInteger, MVT::i32, 14, 
/*38031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$src)
/*38045*/       0, /*End of Scope*/
/*38046*/     /*Scope*/ 50, /*->38097*/
/*38047*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*38049*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38051*/       OPC_Scope, 21, /*->38074*/ // 2 children in Scope
/*38053*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*38056*/         OPC_EmitMergeInputChains1_0,
/*38057*/         OPC_EmitInteger, MVT::i32, 14, 
/*38060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38063*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*38074*/       /*Scope*/ 21, /*->38096*/
/*38075*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*38078*/         OPC_EmitMergeInputChains1_0,
/*38079*/         OPC_EmitInteger, MVT::i32, 14, 
/*38082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$src)
/*38096*/       0, /*End of Scope*/
/*38097*/     /*Scope*/ 50, /*->38148*/
/*38098*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*38100*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38102*/       OPC_Scope, 21, /*->38125*/ // 2 children in Scope
/*38104*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*38107*/         OPC_EmitMergeInputChains1_0,
/*38108*/         OPC_EmitInteger, MVT::i32, 14, 
/*38111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*38125*/       /*Scope*/ 21, /*->38147*/
/*38126*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*38129*/         OPC_EmitMergeInputChains1_0,
/*38130*/         OPC_EmitInteger, MVT::i32, 14, 
/*38133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rr:i32:$src)
/*38147*/       0, /*End of Scope*/
/*38148*/     /*Scope*/ 50, /*->38199*/
/*38149*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*38151*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38153*/       OPC_Scope, 21, /*->38176*/ // 2 children in Scope
/*38155*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*38158*/         OPC_EmitMergeInputChains1_0,
/*38159*/         OPC_EmitInteger, MVT::i32, 14, 
/*38162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*38176*/       /*Scope*/ 21, /*->38198*/
/*38177*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*38180*/         OPC_EmitMergeInputChains1_0,
/*38181*/         OPC_EmitInteger, MVT::i32, 14, 
/*38184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38187*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*38198*/       0, /*End of Scope*/
/*38199*/     /*Scope*/ 50, /*->38250*/
/*38200*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*38202*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38204*/       OPC_Scope, 21, /*->38227*/ // 2 children in Scope
/*38206*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*38209*/         OPC_EmitMergeInputChains1_0,
/*38210*/         OPC_EmitInteger, MVT::i32, 14, 
/*38213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38216*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*38227*/       /*Scope*/ 21, /*->38249*/
/*38228*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*38231*/         OPC_EmitMergeInputChains1_0,
/*38232*/         OPC_EmitInteger, MVT::i32, 14, 
/*38235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*38249*/       0, /*End of Scope*/
/*38250*/     /*Scope*/ 50, /*->38301*/
/*38251*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*38253*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38255*/       OPC_Scope, 21, /*->38278*/ // 2 children in Scope
/*38257*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*38260*/         OPC_EmitMergeInputChains1_0,
/*38261*/         OPC_EmitInteger, MVT::i32, 14, 
/*38264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*38278*/       /*Scope*/ 21, /*->38300*/
/*38279*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*38282*/         OPC_EmitMergeInputChains1_0,
/*38283*/         OPC_EmitInteger, MVT::i32, 14, 
/*38286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*38300*/       0, /*End of Scope*/
/*38301*/     0, /*End of Scope*/
/*38302*/   /*SwitchOpcode*/ 52|128,5/*692*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->38998
/*38306*/     OPC_RecordMemRef,
/*38307*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*38308*/     OPC_RecordChild1, // #1 = $addr
/*38309*/     OPC_CheckChild1Type, MVT::i32,
/*38311*/     OPC_RecordChild2, // #2 = $val
/*38312*/     OPC_CheckChild2Type, MVT::i32,
/*38314*/     OPC_Scope, 26, /*->38342*/ // 20 children in Scope
/*38316*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38318*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*38320*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38322*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38325*/       OPC_EmitMergeInputChains1_0,
/*38326*/       OPC_EmitInteger, MVT::i32, 14, 
/*38329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*38342*/     /*Scope*/ 26, /*->38369*/
/*38343*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38345*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*38347*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38349*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38352*/       OPC_EmitMergeInputChains1_0,
/*38353*/       OPC_EmitInteger, MVT::i32, 14, 
/*38356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*38369*/     /*Scope*/ 26, /*->38396*/
/*38370*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38372*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*38374*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38376*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38379*/       OPC_EmitMergeInputChains1_0,
/*38380*/       OPC_EmitInteger, MVT::i32, 14, 
/*38383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*38396*/     /*Scope*/ 26, /*->38423*/
/*38397*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38399*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*38401*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38403*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38406*/       OPC_EmitMergeInputChains1_0,
/*38407*/       OPC_EmitInteger, MVT::i32, 14, 
/*38410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38413*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*38423*/     /*Scope*/ 26, /*->38450*/
/*38424*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38426*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*38428*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38430*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38433*/       OPC_EmitMergeInputChains1_0,
/*38434*/       OPC_EmitInteger, MVT::i32, 14, 
/*38437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*38450*/     /*Scope*/ 26, /*->38477*/
/*38451*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38453*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*38455*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38457*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38460*/       OPC_EmitMergeInputChains1_0,
/*38461*/       OPC_EmitInteger, MVT::i32, 14, 
/*38464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38467*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*38477*/     /*Scope*/ 26, /*->38504*/
/*38478*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38480*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38482*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*38485*/       OPC_EmitMergeInputChains1_0,
/*38486*/       OPC_EmitInteger, MVT::i32, 14, 
/*38489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*38504*/     /*Scope*/ 26, /*->38531*/
/*38505*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38507*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38509*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*38512*/       OPC_EmitMergeInputChains1_0,
/*38513*/       OPC_EmitInteger, MVT::i32, 14, 
/*38516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38519*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*38531*/     /*Scope*/ 26, /*->38558*/
/*38532*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38534*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38536*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*38539*/       OPC_EmitMergeInputChains1_0,
/*38540*/       OPC_EmitInteger, MVT::i32, 14, 
/*38543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*38558*/     /*Scope*/ 26, /*->38585*/
/*38559*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38561*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38563*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38566*/       OPC_EmitMergeInputChains1_0,
/*38567*/       OPC_EmitInteger, MVT::i32, 14, 
/*38570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38573*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38585*/     /*Scope*/ 26, /*->38612*/
/*38586*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38588*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38590*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38593*/       OPC_EmitMergeInputChains1_0,
/*38594*/       OPC_EmitInteger, MVT::i32, 14, 
/*38597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38612*/     /*Scope*/ 26, /*->38639*/
/*38613*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38615*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38617*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38620*/       OPC_EmitMergeInputChains1_0,
/*38621*/       OPC_EmitInteger, MVT::i32, 14, 
/*38624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38639*/     /*Scope*/ 25, /*->38665*/
/*38640*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38642*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38644*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*38647*/       OPC_EmitMergeInputChains1_0,
/*38648*/       OPC_EmitInteger, MVT::i32, 14, 
/*38651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*38665*/     /*Scope*/ 25, /*->38691*/
/*38666*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38668*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38670*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*38673*/       OPC_EmitMergeInputChains1_0,
/*38674*/       OPC_EmitInteger, MVT::i32, 14, 
/*38677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*38691*/     /*Scope*/ 50, /*->38742*/
/*38692*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38694*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38696*/       OPC_Scope, 21, /*->38719*/ // 2 children in Scope
/*38698*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*38701*/         OPC_EmitMergeInputChains1_0,
/*38702*/         OPC_EmitInteger, MVT::i32, 14, 
/*38705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38708*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*38719*/       /*Scope*/ 21, /*->38741*/
/*38720*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*38723*/         OPC_EmitMergeInputChains1_0,
/*38724*/         OPC_EmitInteger, MVT::i32, 14, 
/*38727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*38741*/       0, /*End of Scope*/
/*38742*/     /*Scope*/ 50, /*->38793*/
/*38743*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38745*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38747*/       OPC_Scope, 21, /*->38770*/ // 2 children in Scope
/*38749*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*38752*/         OPC_EmitMergeInputChains1_0,
/*38753*/         OPC_EmitInteger, MVT::i32, 14, 
/*38756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*38770*/       /*Scope*/ 21, /*->38792*/
/*38771*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*38774*/         OPC_EmitMergeInputChains1_0,
/*38775*/         OPC_EmitInteger, MVT::i32, 14, 
/*38778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38781*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*38792*/       0, /*End of Scope*/
/*38793*/     /*Scope*/ 50, /*->38844*/
/*38794*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38796*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38798*/       OPC_Scope, 21, /*->38821*/ // 2 children in Scope
/*38800*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*38803*/         OPC_EmitMergeInputChains1_0,
/*38804*/         OPC_EmitInteger, MVT::i32, 14, 
/*38807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*38821*/       /*Scope*/ 21, /*->38843*/
/*38822*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*38825*/         OPC_EmitMergeInputChains1_0,
/*38826*/         OPC_EmitInteger, MVT::i32, 14, 
/*38829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*38843*/       0, /*End of Scope*/
/*38844*/     /*Scope*/ 50, /*->38895*/
/*38845*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38847*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38849*/       OPC_Scope, 21, /*->38872*/ // 2 children in Scope
/*38851*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38854*/         OPC_EmitMergeInputChains1_0,
/*38855*/         OPC_EmitInteger, MVT::i32, 14, 
/*38858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38872*/       /*Scope*/ 21, /*->38894*/
/*38873*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38876*/         OPC_EmitMergeInputChains1_0,
/*38877*/         OPC_EmitInteger, MVT::i32, 14, 
/*38880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38894*/       0, /*End of Scope*/
/*38895*/     /*Scope*/ 50, /*->38946*/
/*38896*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38898*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38900*/       OPC_Scope, 21, /*->38923*/ // 2 children in Scope
/*38902*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38905*/         OPC_EmitMergeInputChains1_0,
/*38906*/         OPC_EmitInteger, MVT::i32, 14, 
/*38909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38923*/       /*Scope*/ 21, /*->38945*/
/*38924*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38927*/         OPC_EmitMergeInputChains1_0,
/*38928*/         OPC_EmitInteger, MVT::i32, 14, 
/*38931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38934*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38945*/       0, /*End of Scope*/
/*38946*/     /*Scope*/ 50, /*->38997*/
/*38947*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38949*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38951*/       OPC_Scope, 21, /*->38974*/ // 2 children in Scope
/*38953*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38956*/         OPC_EmitMergeInputChains1_0,
/*38957*/         OPC_EmitInteger, MVT::i32, 14, 
/*38960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38974*/       /*Scope*/ 21, /*->38996*/
/*38975*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38978*/         OPC_EmitMergeInputChains1_0,
/*38979*/         OPC_EmitInteger, MVT::i32, 14, 
/*38982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38996*/       0, /*End of Scope*/
/*38997*/     0, /*End of Scope*/
/*38998*/   /*SwitchOpcode*/ 35|128,2/*291*/, TARGET_VAL(ISD::ROTR),// ->39293
/*39002*/     OPC_Scope, 31, /*->39035*/ // 6 children in Scope
/*39004*/       OPC_MoveChild, 0,
/*39006*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*39009*/       OPC_RecordChild0, // #0 = $Rm
/*39010*/       OPC_MoveParent,
/*39011*/       OPC_CheckChild1Integer, 16, 
/*39013*/       OPC_CheckChild1Type, MVT::i32,
/*39015*/       OPC_CheckType, MVT::i32,
/*39017*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*39019*/       OPC_EmitInteger, MVT::i32, 14, 
/*39022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*39035*/     /*Scope*/ 30, /*->39066*/
/*39036*/       OPC_RecordNode, // #0 = $src
/*39037*/       OPC_CheckType, MVT::i32,
/*39039*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39041*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*39044*/       OPC_EmitInteger, MVT::i32, 14, 
/*39047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39053*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*39066*/     /*Scope*/ 53, /*->39120*/
/*39067*/       OPC_MoveChild, 0,
/*39069*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*39072*/       OPC_RecordChild0, // #0 = $Rm
/*39073*/       OPC_MoveParent,
/*39074*/       OPC_CheckChild1Integer, 16, 
/*39076*/       OPC_CheckChild1Type, MVT::i32,
/*39078*/       OPC_CheckType, MVT::i32,
/*39080*/       OPC_Scope, 18, /*->39100*/ // 2 children in Scope
/*39082*/         OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39084*/         OPC_EmitInteger, MVT::i32, 14, 
/*39087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*39100*/       /*Scope*/ 18, /*->39119*/
/*39101*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39103*/         OPC_EmitInteger, MVT::i32, 14, 
/*39106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39109*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*39119*/       0, /*End of Scope*/
/*39120*/     /*Scope*/ 43, /*->39164*/
/*39121*/       OPC_RecordChild0, // #0 = $lhs
/*39122*/       OPC_MoveChild, 1,
/*39124*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*39127*/       OPC_RecordChild0, // #1 = $rhs
/*39128*/       OPC_MoveChild, 1,
/*39130*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39133*/       OPC_CheckPredicate, 75, // Predicate_lo5AllOne
/*39135*/       OPC_MoveParent,
/*39136*/       OPC_CheckType, MVT::i32,
/*39138*/       OPC_MoveParent,
/*39139*/       OPC_CheckType, MVT::i32,
/*39141*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39143*/       OPC_EmitInteger, MVT::i32, 14, 
/*39146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*39164*/     /*Scope*/ 29, /*->39194*/
/*39165*/       OPC_RecordNode, // #0 = $src
/*39166*/       OPC_CheckType, MVT::i32,
/*39168*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39170*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*39173*/       OPC_EmitInteger, MVT::i32, 14, 
/*39176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*39194*/     /*Scope*/ 97, /*->39292*/
/*39195*/       OPC_RecordChild0, // #0 = $Rm
/*39196*/       OPC_RecordChild1, // #1 = $imm
/*39197*/       OPC_Scope, 37, /*->39236*/ // 2 children in Scope
/*39199*/         OPC_MoveChild, 1,
/*39201*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39204*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*39206*/         OPC_CheckType, MVT::i32,
/*39208*/         OPC_MoveParent,
/*39209*/         OPC_CheckType, MVT::i32,
/*39211*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39213*/         OPC_EmitConvertToTarget, 1,
/*39215*/         OPC_EmitInteger, MVT::i32, 14, 
/*39218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*39236*/       /*Scope*/ 54, /*->39291*/
/*39237*/         OPC_CheckChild1Type, MVT::i32,
/*39239*/         OPC_CheckType, MVT::i32,
/*39241*/         OPC_Scope, 23, /*->39266*/ // 2 children in Scope
/*39243*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39245*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39248*/           OPC_EmitInteger, MVT::i32, 14, 
/*39251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39254*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39266*/         /*Scope*/ 23, /*->39290*/
/*39267*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39269*/           OPC_EmitInteger, MVT::i32, 14, 
/*39272*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39278*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39290*/         0, /*End of Scope*/
/*39291*/       0, /*End of Scope*/
/*39292*/     0, /*End of Scope*/
/*39293*/   /*SwitchOpcode*/ 27|128,2/*283*/, TARGET_VAL(ISD::SRA),// ->39580
/*39297*/     OPC_Scope, 31, /*->39330*/ // 5 children in Scope
/*39299*/       OPC_MoveChild, 0,
/*39301*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*39304*/       OPC_RecordChild0, // #0 = $Rm
/*39305*/       OPC_MoveParent,
/*39306*/       OPC_CheckChild1Integer, 16, 
/*39308*/       OPC_CheckChild1Type, MVT::i32,
/*39310*/       OPC_CheckType, MVT::i32,
/*39312*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*39314*/       OPC_EmitInteger, MVT::i32, 14, 
/*39317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*39330*/     /*Scope*/ 30, /*->39361*/
/*39331*/       OPC_RecordNode, // #0 = $src
/*39332*/       OPC_CheckType, MVT::i32,
/*39334*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39336*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*39339*/       OPC_EmitInteger, MVT::i32, 14, 
/*39342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*39361*/     /*Scope*/ 53, /*->39415*/
/*39362*/       OPC_MoveChild, 0,
/*39364*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*39367*/       OPC_RecordChild0, // #0 = $Rm
/*39368*/       OPC_MoveParent,
/*39369*/       OPC_CheckChild1Integer, 16, 
/*39371*/       OPC_CheckChild1Type, MVT::i32,
/*39373*/       OPC_CheckType, MVT::i32,
/*39375*/       OPC_Scope, 18, /*->39395*/ // 2 children in Scope
/*39377*/         OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39379*/         OPC_EmitInteger, MVT::i32, 14, 
/*39382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*39395*/       /*Scope*/ 18, /*->39414*/
/*39396*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39398*/         OPC_EmitInteger, MVT::i32, 14, 
/*39401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*39414*/       0, /*End of Scope*/
/*39415*/     /*Scope*/ 29, /*->39445*/
/*39416*/       OPC_RecordNode, // #0 = $src
/*39417*/       OPC_CheckType, MVT::i32,
/*39419*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39421*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*39424*/       OPC_EmitInteger, MVT::i32, 14, 
/*39427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*39445*/     /*Scope*/ 4|128,1/*132*/, /*->39579*/
/*39447*/       OPC_RecordChild0, // #0 = $Rm
/*39448*/       OPC_RecordChild1, // #1 = $imm5
/*39449*/       OPC_Scope, 72, /*->39523*/ // 2 children in Scope
/*39451*/         OPC_MoveChild, 1,
/*39453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39456*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*39458*/         OPC_CheckType, MVT::i32,
/*39460*/         OPC_MoveParent,
/*39461*/         OPC_CheckType, MVT::i32,
/*39463*/         OPC_Scope, 28, /*->39493*/ // 2 children in Scope
/*39465*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39467*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39470*/           OPC_EmitConvertToTarget, 1,
/*39472*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*39475*/           OPC_EmitInteger, MVT::i32, 14, 
/*39478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39481*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*39493*/         /*Scope*/ 28, /*->39522*/
/*39494*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39496*/           OPC_EmitConvertToTarget, 1,
/*39498*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*39501*/           OPC_EmitInteger, MVT::i32, 14, 
/*39504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39510*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*39522*/         0, /*End of Scope*/
/*39523*/       /*Scope*/ 54, /*->39578*/
/*39524*/         OPC_CheckChild1Type, MVT::i32,
/*39526*/         OPC_CheckType, MVT::i32,
/*39528*/         OPC_Scope, 23, /*->39553*/ // 2 children in Scope
/*39530*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39532*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39535*/           OPC_EmitInteger, MVT::i32, 14, 
/*39538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39541*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39553*/         /*Scope*/ 23, /*->39577*/
/*39554*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39556*/           OPC_EmitInteger, MVT::i32, 14, 
/*39559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39565*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39577*/         0, /*End of Scope*/
/*39578*/       0, /*End of Scope*/
/*39579*/     0, /*End of Scope*/
/*39580*/   /*SwitchOpcode*/ 119, TARGET_VAL(ARMISD::PIC_ADD),// ->39702
/*39583*/     OPC_Scope, 67, /*->39652*/ // 2 children in Scope
/*39585*/       OPC_MoveChild, 0,
/*39587*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*39590*/       OPC_RecordMemRef,
/*39591*/       OPC_RecordNode, // #0 = 'ld' chained node
/*39592*/       OPC_CheckFoldableChainNode,
/*39593*/       OPC_MoveChild, 1,
/*39595*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*39598*/       OPC_RecordChild0, // #1 = $addr
/*39599*/       OPC_MoveChild, 0,
/*39601*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*39604*/       OPC_MoveParent,
/*39605*/       OPC_MoveParent,
/*39606*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*39608*/       OPC_CheckPredicate, 52, // Predicate_load
/*39610*/       OPC_MoveParent,
/*39611*/       OPC_RecordChild1, // #2 = $cp
/*39612*/       OPC_MoveChild, 1,
/*39614*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39617*/       OPC_MoveParent,
/*39618*/       OPC_CheckType, MVT::i32,
/*39620*/       OPC_Scope, 14, /*->39636*/ // 2 children in Scope
/*39622*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39624*/         OPC_EmitMergeInputChains1_0,
/*39625*/         OPC_EmitConvertToTarget, 2,
/*39627*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*39636*/       /*Scope*/ 14, /*->39651*/
/*39637*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39639*/         OPC_EmitMergeInputChains1_0,
/*39640*/         OPC_EmitConvertToTarget, 2,
/*39642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*39651*/       0, /*End of Scope*/
/*39652*/     /*Scope*/ 48, /*->39701*/
/*39653*/       OPC_RecordChild0, // #0 = $a
/*39654*/       OPC_RecordChild1, // #1 = $cp
/*39655*/       OPC_MoveChild, 1,
/*39657*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39660*/       OPC_MoveParent,
/*39661*/       OPC_CheckType, MVT::i32,
/*39663*/       OPC_Scope, 21, /*->39686*/ // 2 children in Scope
/*39665*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39667*/         OPC_EmitConvertToTarget, 1,
/*39669*/         OPC_EmitInteger, MVT::i32, 14, 
/*39672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*39686*/       /*Scope*/ 13, /*->39700*/
/*39687*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*39689*/         OPC_EmitConvertToTarget, 1,
/*39691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*39700*/       0, /*End of Scope*/
/*39701*/     0, /*End of Scope*/
/*39702*/   /*SwitchOpcode*/ 67, TARGET_VAL(ARMISD::BCC_i64),// ->39772
/*39705*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*39706*/     OPC_RecordChild1, // #1 = $cc
/*39707*/     OPC_MoveChild, 1,
/*39709*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39712*/     OPC_MoveParent,
/*39713*/     OPC_RecordChild2, // #2 = $lhs1
/*39714*/     OPC_RecordChild3, // #3 = $lhs2
/*39715*/     OPC_Scope, 28, /*->39745*/ // 2 children in Scope
/*39717*/       OPC_CheckChild4Integer, 0, 
/*39719*/       OPC_MoveChild, 5,
/*39721*/       OPC_CheckInteger, 0, 
/*39723*/       OPC_MoveParent,
/*39724*/       OPC_RecordChild6, // #4 = $dst
/*39725*/       OPC_MoveChild, 6,
/*39727*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*39730*/       OPC_MoveParent,
/*39731*/       OPC_EmitMergeInputChains1_0,
/*39732*/       OPC_EmitConvertToTarget, 1,
/*39734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*39745*/     /*Scope*/ 25, /*->39771*/
/*39746*/       OPC_RecordChild4, // #4 = $rhs1
/*39747*/       OPC_RecordChild5, // #5 = $rhs2
/*39748*/       OPC_RecordChild6, // #6 = $dst
/*39749*/       OPC_MoveChild, 6,
/*39751*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*39754*/       OPC_MoveParent,
/*39755*/       OPC_EmitMergeInputChains1_0,
/*39756*/       OPC_EmitConvertToTarget, 1,
/*39758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*39771*/     0, /*End of Scope*/
/*39772*/   /*SwitchOpcode*/ 7|128,19/*2439*/, TARGET_VAL(ISD::SUB),// ->42215
/*39776*/     OPC_Scope, 46|128,1/*174*/, /*->39953*/ // 7 children in Scope
/*39779*/       OPC_RecordChild0, // #0 = $Rn
/*39780*/       OPC_RecordChild1, // #1 = $shift
/*39781*/       OPC_CheckType, MVT::i32,
/*39783*/       OPC_Scope, 110, /*->39895*/ // 2 children in Scope
/*39785*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39787*/         OPC_Scope, 26, /*->39815*/ // 4 children in Scope
/*39789*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39792*/           OPC_EmitInteger, MVT::i32, 14, 
/*39795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39798*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39801*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39815*/         /*Scope*/ 26, /*->39842*/
/*39816*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39819*/           OPC_EmitInteger, MVT::i32, 14, 
/*39822*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39825*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39828*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39842*/         /*Scope*/ 25, /*->39868*/
/*39843*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39846*/           OPC_EmitInteger, MVT::i32, 14, 
/*39849*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39852*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39855*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39868*/         /*Scope*/ 25, /*->39894*/
/*39869*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39872*/           OPC_EmitInteger, MVT::i32, 14, 
/*39875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39881*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39894*/         0, /*End of Scope*/
/*39895*/       /*Scope*/ 56, /*->39952*/
/*39896*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39898*/         OPC_Scope, 25, /*->39925*/ // 2 children in Scope
/*39900*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39903*/           OPC_EmitInteger, MVT::i32, 14, 
/*39906*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39912*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39925*/         /*Scope*/ 25, /*->39951*/
/*39926*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39929*/           OPC_EmitInteger, MVT::i32, 14, 
/*39932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39938*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39951*/         0, /*End of Scope*/
/*39952*/       0, /*End of Scope*/
/*39953*/     /*Scope*/ 27, /*->39981*/
/*39954*/       OPC_CheckChild0Integer, 0, 
/*39956*/       OPC_RecordChild1, // #0 = $Rn
/*39957*/       OPC_CheckType, MVT::i32,
/*39959*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39961*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39964*/       OPC_EmitInteger, MVT::i32, 14, 
/*39967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*39981*/     /*Scope*/ 88|128,2/*344*/, /*->40327*/
/*39983*/       OPC_RecordChild0, // #0 = $Rn
/*39984*/       OPC_Scope, 36, /*->40022*/ // 6 children in Scope
/*39986*/         OPC_RecordChild1, // #1 = $imm
/*39987*/         OPC_MoveChild, 1,
/*39989*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39992*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*39994*/         OPC_MoveParent,
/*39995*/         OPC_CheckType, MVT::i32,
/*39997*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39999*/         OPC_EmitConvertToTarget, 1,
/*40001*/         OPC_EmitInteger, MVT::i32, 14, 
/*40004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40022*/       /*Scope*/ 36, /*->40059*/
/*40023*/         OPC_MoveChild, 0,
/*40025*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40028*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*40030*/         OPC_MoveParent,
/*40031*/         OPC_RecordChild1, // #1 = $Rn
/*40032*/         OPC_CheckType, MVT::i32,
/*40034*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40036*/         OPC_EmitConvertToTarget, 0,
/*40038*/         OPC_EmitInteger, MVT::i32, 14, 
/*40041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40059*/       /*Scope*/ 66, /*->40126*/
/*40060*/         OPC_RecordChild1, // #1 = $imm
/*40061*/         OPC_MoveChild, 1,
/*40063*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40066*/         OPC_Scope, 30, /*->40098*/ // 2 children in Scope
/*40068*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*40070*/           OPC_MoveParent,
/*40071*/           OPC_CheckType, MVT::i32,
/*40073*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40075*/           OPC_EmitConvertToTarget, 1,
/*40077*/           OPC_EmitInteger, MVT::i32, 14, 
/*40080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40086*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*40098*/         /*Scope*/ 26, /*->40125*/
/*40099*/           OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*40101*/           OPC_MoveParent,
/*40102*/           OPC_CheckType, MVT::i32,
/*40104*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40106*/           OPC_EmitConvertToTarget, 1,
/*40108*/           OPC_EmitInteger, MVT::i32, 14, 
/*40111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40114*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40125*/         0, /*End of Scope*/
/*40126*/       /*Scope*/ 36, /*->40163*/
/*40127*/         OPC_MoveChild, 0,
/*40129*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40132*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*40134*/         OPC_MoveParent,
/*40135*/         OPC_RecordChild1, // #1 = $Rn
/*40136*/         OPC_CheckType, MVT::i32,
/*40138*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40140*/         OPC_EmitConvertToTarget, 0,
/*40142*/         OPC_EmitInteger, MVT::i32, 14, 
/*40145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*40163*/       /*Scope*/ 84, /*->40248*/
/*40164*/         OPC_MoveChild, 1,
/*40166*/         OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::MUL),// ->40219
/*40170*/           OPC_RecordChild0, // #1 = $Rn
/*40171*/           OPC_RecordChild1, // #2 = $Rm
/*40172*/           OPC_MoveParent,
/*40173*/           OPC_CheckType, MVT::i32,
/*40175*/           OPC_Scope, 20, /*->40197*/ // 2 children in Scope
/*40177*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*40179*/             OPC_EmitInteger, MVT::i32, 14, 
/*40182*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40185*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*40197*/           /*Scope*/ 20, /*->40218*/
/*40198*/             OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*40200*/             OPC_EmitInteger, MVT::i32, 14, 
/*40203*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40206*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*40218*/           0, /*End of Scope*/
/*40219*/         /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->40247
/*40222*/           OPC_RecordChild0, // #1 = $Rn
/*40223*/           OPC_RecordChild1, // #2 = $Rm
/*40224*/           OPC_MoveParent,
/*40225*/           OPC_CheckType, MVT::i32,
/*40227*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*40229*/           OPC_EmitInteger, MVT::i32, 14, 
/*40232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40235*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*40247*/         0, // EndSwitchOpcode
/*40248*/       /*Scope*/ 77, /*->40326*/
/*40249*/         OPC_RecordChild1, // #1 = $Rm
/*40250*/         OPC_CheckType, MVT::i32,
/*40252*/         OPC_Scope, 23, /*->40277*/ // 3 children in Scope
/*40254*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40256*/           OPC_EmitInteger, MVT::i32, 14, 
/*40259*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40262*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40265*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40277*/         /*Scope*/ 23, /*->40301*/
/*40278*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40280*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40283*/           OPC_EmitInteger, MVT::i32, 14, 
/*40286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40289*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40301*/         /*Scope*/ 23, /*->40325*/
/*40302*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40304*/           OPC_EmitInteger, MVT::i32, 14, 
/*40307*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40313*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40325*/         0, /*End of Scope*/
/*40326*/       0, /*End of Scope*/
/*40327*/     /*Scope*/ 66|128,1/*194*/, /*->40523*/
/*40329*/       OPC_MoveChild, 0,
/*40331*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*40334*/       OPC_MoveChild, 0,
/*40336*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*40339*/       OPC_MoveChild, 0,
/*40341*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*40344*/       OPC_MoveParent,
/*40345*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*40347*/       OPC_SwitchType /*2 cases */, 85, MVT::v2i32,// ->40435
/*40350*/         OPC_MoveParent,
/*40351*/         OPC_MoveParent,
/*40352*/         OPC_RecordChild1, // #0 = $Vm
/*40353*/         OPC_SwitchType /*2 cases */, 38, MVT::v8i8,// ->40394
/*40356*/           OPC_Scope, 18, /*->40376*/ // 2 children in Scope
/*40358*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40360*/             OPC_EmitInteger, MVT::i32, 14, 
/*40363*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40366*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*40376*/           /*Scope*/ 16, /*->40393*/
/*40377*/             OPC_EmitInteger, MVT::i32, 14, 
/*40380*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40383*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*40393*/           0, /*End of Scope*/
/*40394*/         /*SwitchType*/ 38, MVT::v4i16,// ->40434
/*40396*/           OPC_Scope, 18, /*->40416*/ // 2 children in Scope
/*40398*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40400*/             OPC_EmitInteger, MVT::i32, 14, 
/*40403*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40406*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*40416*/           /*Scope*/ 16, /*->40433*/
/*40417*/             OPC_EmitInteger, MVT::i32, 14, 
/*40420*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40423*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*40433*/           0, /*End of Scope*/
/*40434*/         0, // EndSwitchType
/*40435*/       /*SwitchType*/ 85, MVT::v4i32,// ->40522
/*40437*/         OPC_MoveParent,
/*40438*/         OPC_MoveParent,
/*40439*/         OPC_RecordChild1, // #0 = $Vm
/*40440*/         OPC_SwitchType /*2 cases */, 38, MVT::v16i8,// ->40481
/*40443*/           OPC_Scope, 18, /*->40463*/ // 2 children in Scope
/*40445*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40447*/             OPC_EmitInteger, MVT::i32, 14, 
/*40450*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40453*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*40463*/           /*Scope*/ 16, /*->40480*/
/*40464*/             OPC_EmitInteger, MVT::i32, 14, 
/*40467*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40470*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*40480*/           0, /*End of Scope*/
/*40481*/         /*SwitchType*/ 38, MVT::v8i16,// ->40521
/*40483*/           OPC_Scope, 18, /*->40503*/ // 2 children in Scope
/*40485*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40487*/             OPC_EmitInteger, MVT::i32, 14, 
/*40490*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40493*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*40503*/           /*Scope*/ 16, /*->40520*/
/*40504*/             OPC_EmitInteger, MVT::i32, 14, 
/*40507*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40510*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*40520*/           0, /*End of Scope*/
/*40521*/         0, // EndSwitchType
/*40522*/       0, // EndSwitchType
/*40523*/     /*Scope*/ 71|128,5/*711*/, /*->41236*/
/*40525*/       OPC_RecordChild0, // #0 = $src1
/*40526*/       OPC_MoveChild, 1,
/*40528*/       OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/, TARGET_VAL(ISD::MUL),// ->41043
/*40533*/         OPC_Scope, 9|128,1/*137*/, /*->40673*/ // 4 children in Scope
/*40536*/           OPC_RecordChild0, // #1 = $Vn
/*40537*/           OPC_MoveChild, 1,
/*40539*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40542*/           OPC_RecordChild0, // #2 = $Vm
/*40543*/           OPC_Scope, 63, /*->40608*/ // 2 children in Scope
/*40545*/             OPC_CheckChild0Type, MVT::v4i16,
/*40547*/             OPC_RecordChild1, // #3 = $lane
/*40548*/             OPC_MoveChild, 1,
/*40550*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40553*/             OPC_MoveParent,
/*40554*/             OPC_MoveParent,
/*40555*/             OPC_MoveParent,
/*40556*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->40582
/*40559*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40561*/               OPC_EmitConvertToTarget, 3,
/*40563*/               OPC_EmitInteger, MVT::i32, 14, 
/*40566*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40569*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40582*/             /*SwitchType*/ 23, MVT::v8i16,// ->40607
/*40584*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40586*/               OPC_EmitConvertToTarget, 3,
/*40588*/               OPC_EmitInteger, MVT::i32, 14, 
/*40591*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40594*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40607*/             0, // EndSwitchType
/*40608*/           /*Scope*/ 63, /*->40672*/
/*40609*/             OPC_CheckChild0Type, MVT::v2i32,
/*40611*/             OPC_RecordChild1, // #3 = $lane
/*40612*/             OPC_MoveChild, 1,
/*40614*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40617*/             OPC_MoveParent,
/*40618*/             OPC_MoveParent,
/*40619*/             OPC_MoveParent,
/*40620*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->40646
/*40623*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40625*/               OPC_EmitConvertToTarget, 3,
/*40627*/               OPC_EmitInteger, MVT::i32, 14, 
/*40630*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40633*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40646*/             /*SwitchType*/ 23, MVT::v4i32,// ->40671
/*40648*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40650*/               OPC_EmitConvertToTarget, 3,
/*40652*/               OPC_EmitInteger, MVT::i32, 14, 
/*40655*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40658*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40671*/             0, // EndSwitchType
/*40672*/           0, /*End of Scope*/
/*40673*/         /*Scope*/ 10|128,1/*138*/, /*->40813*/
/*40675*/           OPC_MoveChild, 0,
/*40677*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40680*/           OPC_RecordChild0, // #1 = $Vm
/*40681*/           OPC_Scope, 64, /*->40747*/ // 2 children in Scope
/*40683*/             OPC_CheckChild0Type, MVT::v4i16,
/*40685*/             OPC_RecordChild1, // #2 = $lane
/*40686*/             OPC_MoveChild, 1,
/*40688*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40691*/             OPC_MoveParent,
/*40692*/             OPC_MoveParent,
/*40693*/             OPC_RecordChild1, // #3 = $Vn
/*40694*/             OPC_MoveParent,
/*40695*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->40721
/*40698*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40700*/               OPC_EmitConvertToTarget, 2,
/*40702*/               OPC_EmitInteger, MVT::i32, 14, 
/*40705*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40708*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40721*/             /*SwitchType*/ 23, MVT::v8i16,// ->40746
/*40723*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40725*/               OPC_EmitConvertToTarget, 2,
/*40727*/               OPC_EmitInteger, MVT::i32, 14, 
/*40730*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40733*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40746*/             0, // EndSwitchType
/*40747*/           /*Scope*/ 64, /*->40812*/
/*40748*/             OPC_CheckChild0Type, MVT::v2i32,
/*40750*/             OPC_RecordChild1, // #2 = $lane
/*40751*/             OPC_MoveChild, 1,
/*40753*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40756*/             OPC_MoveParent,
/*40757*/             OPC_MoveParent,
/*40758*/             OPC_RecordChild1, // #3 = $Vn
/*40759*/             OPC_MoveParent,
/*40760*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->40786
/*40763*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40765*/               OPC_EmitConvertToTarget, 2,
/*40767*/               OPC_EmitInteger, MVT::i32, 14, 
/*40770*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40773*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40786*/             /*SwitchType*/ 23, MVT::v4i32,// ->40811
/*40788*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40790*/               OPC_EmitConvertToTarget, 2,
/*40792*/               OPC_EmitInteger, MVT::i32, 14, 
/*40795*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40798*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40811*/             0, // EndSwitchType
/*40812*/           0, /*End of Scope*/
/*40813*/         /*Scope*/ 113, /*->40927*/
/*40814*/           OPC_RecordChild0, // #1 = $src2
/*40815*/           OPC_MoveChild, 1,
/*40817*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40820*/           OPC_RecordChild0, // #2 = $src3
/*40821*/           OPC_Scope, 51, /*->40874*/ // 2 children in Scope
/*40823*/             OPC_CheckChild0Type, MVT::v8i16,
/*40825*/             OPC_RecordChild1, // #3 = $lane
/*40826*/             OPC_MoveChild, 1,
/*40828*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40831*/             OPC_MoveParent,
/*40832*/             OPC_MoveParent,
/*40833*/             OPC_MoveParent,
/*40834*/             OPC_CheckType, MVT::v8i16,
/*40836*/             OPC_EmitConvertToTarget, 3,
/*40838*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*40841*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*40850*/             OPC_EmitConvertToTarget, 3,
/*40852*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*40855*/             OPC_EmitInteger, MVT::i32, 14, 
/*40858*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40861*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40874*/           /*Scope*/ 51, /*->40926*/
/*40875*/             OPC_CheckChild0Type, MVT::v4i32,
/*40877*/             OPC_RecordChild1, // #3 = $lane
/*40878*/             OPC_MoveChild, 1,
/*40880*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40883*/             OPC_MoveParent,
/*40884*/             OPC_MoveParent,
/*40885*/             OPC_MoveParent,
/*40886*/             OPC_CheckType, MVT::v4i32,
/*40888*/             OPC_EmitConvertToTarget, 3,
/*40890*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*40893*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*40902*/             OPC_EmitConvertToTarget, 3,
/*40904*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*40907*/             OPC_EmitInteger, MVT::i32, 14, 
/*40910*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40913*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40926*/           0, /*End of Scope*/
/*40927*/         /*Scope*/ 114, /*->41042*/
/*40928*/           OPC_MoveChild, 0,
/*40930*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40933*/           OPC_RecordChild0, // #1 = $src3
/*40934*/           OPC_Scope, 52, /*->40988*/ // 2 children in Scope
/*40936*/             OPC_CheckChild0Type, MVT::v8i16,
/*40938*/             OPC_RecordChild1, // #2 = $lane
/*40939*/             OPC_MoveChild, 1,
/*40941*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40944*/             OPC_MoveParent,
/*40945*/             OPC_MoveParent,
/*40946*/             OPC_RecordChild1, // #3 = $src2
/*40947*/             OPC_MoveParent,
/*40948*/             OPC_CheckType, MVT::v8i16,
/*40950*/             OPC_EmitConvertToTarget, 2,
/*40952*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*40955*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*40964*/             OPC_EmitConvertToTarget, 2,
/*40966*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*40969*/             OPC_EmitInteger, MVT::i32, 14, 
/*40972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40975*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40988*/           /*Scope*/ 52, /*->41041*/
/*40989*/             OPC_CheckChild0Type, MVT::v4i32,
/*40991*/             OPC_RecordChild1, // #2 = $lane
/*40992*/             OPC_MoveChild, 1,
/*40994*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40997*/             OPC_MoveParent,
/*40998*/             OPC_MoveParent,
/*40999*/             OPC_RecordChild1, // #3 = $src2
/*41000*/             OPC_MoveParent,
/*41001*/             OPC_CheckType, MVT::v4i32,
/*41003*/             OPC_EmitConvertToTarget, 2,
/*41005*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*41008*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*41017*/             OPC_EmitConvertToTarget, 2,
/*41019*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*41022*/             OPC_EmitInteger, MVT::i32, 14, 
/*41025*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41028*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41041*/           0, /*End of Scope*/
/*41042*/         0, /*End of Scope*/
/*41043*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->41139
/*41046*/         OPC_RecordChild0, // #1 = $Vn
/*41047*/         OPC_Scope, 44, /*->41093*/ // 2 children in Scope
/*41049*/           OPC_CheckChild0Type, MVT::v4i16,
/*41051*/           OPC_MoveChild, 1,
/*41053*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41056*/           OPC_RecordChild0, // #2 = $Vm
/*41057*/           OPC_CheckChild0Type, MVT::v4i16,
/*41059*/           OPC_RecordChild1, // #3 = $lane
/*41060*/           OPC_MoveChild, 1,
/*41062*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41065*/           OPC_MoveParent,
/*41066*/           OPC_MoveParent,
/*41067*/           OPC_MoveParent,
/*41068*/           OPC_CheckType, MVT::v4i32,
/*41070*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41072*/           OPC_EmitConvertToTarget, 3,
/*41074*/           OPC_EmitInteger, MVT::i32, 14, 
/*41077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41080*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41093*/         /*Scope*/ 44, /*->41138*/
/*41094*/           OPC_CheckChild0Type, MVT::v2i32,
/*41096*/           OPC_MoveChild, 1,
/*41098*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41101*/           OPC_RecordChild0, // #2 = $Vm
/*41102*/           OPC_CheckChild0Type, MVT::v2i32,
/*41104*/           OPC_RecordChild1, // #3 = $lane
/*41105*/           OPC_MoveChild, 1,
/*41107*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41110*/           OPC_MoveParent,
/*41111*/           OPC_MoveParent,
/*41112*/           OPC_MoveParent,
/*41113*/           OPC_CheckType, MVT::v2i64,
/*41115*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41117*/           OPC_EmitConvertToTarget, 3,
/*41119*/           OPC_EmitInteger, MVT::i32, 14, 
/*41122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41125*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41138*/         0, /*End of Scope*/
/*41139*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->41235
/*41142*/         OPC_RecordChild0, // #1 = $Vn
/*41143*/         OPC_Scope, 44, /*->41189*/ // 2 children in Scope
/*41145*/           OPC_CheckChild0Type, MVT::v4i16,
/*41147*/           OPC_MoveChild, 1,
/*41149*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41152*/           OPC_RecordChild0, // #2 = $Vm
/*41153*/           OPC_CheckChild0Type, MVT::v4i16,
/*41155*/           OPC_RecordChild1, // #3 = $lane
/*41156*/           OPC_MoveChild, 1,
/*41158*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41161*/           OPC_MoveParent,
/*41162*/           OPC_MoveParent,
/*41163*/           OPC_MoveParent,
/*41164*/           OPC_CheckType, MVT::v4i32,
/*41166*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41168*/           OPC_EmitConvertToTarget, 3,
/*41170*/           OPC_EmitInteger, MVT::i32, 14, 
/*41173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41176*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41189*/         /*Scope*/ 44, /*->41234*/
/*41190*/           OPC_CheckChild0Type, MVT::v2i32,
/*41192*/           OPC_MoveChild, 1,
/*41194*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41197*/           OPC_RecordChild0, // #2 = $Vm
/*41198*/           OPC_CheckChild0Type, MVT::v2i32,
/*41200*/           OPC_RecordChild1, // #3 = $lane
/*41201*/           OPC_MoveChild, 1,
/*41203*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41206*/           OPC_MoveParent,
/*41207*/           OPC_MoveParent,
/*41208*/           OPC_MoveParent,
/*41209*/           OPC_CheckType, MVT::v2i64,
/*41211*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41213*/           OPC_EmitConvertToTarget, 3,
/*41215*/           OPC_EmitInteger, MVT::i32, 14, 
/*41218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41221*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41234*/         0, /*End of Scope*/
/*41235*/       0, // EndSwitchOpcode
/*41236*/     /*Scope*/ 59|128,2/*315*/, /*->41553*/
/*41238*/       OPC_MoveChild, 0,
/*41240*/       OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ARMISD::VMOVIMM),// ->41336
/*41244*/         OPC_MoveChild, 0,
/*41246*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*41249*/         OPC_MoveParent,
/*41250*/         OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*41252*/         OPC_MoveParent,
/*41253*/         OPC_RecordChild1, // #0 = $Vm
/*41254*/         OPC_SwitchType /*2 cases */, 38, MVT::v2i32,// ->41295
/*41257*/           OPC_Scope, 18, /*->41277*/ // 2 children in Scope
/*41259*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41261*/             OPC_EmitInteger, MVT::i32, 14, 
/*41264*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41267*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*41277*/           /*Scope*/ 16, /*->41294*/
/*41278*/             OPC_EmitInteger, MVT::i32, 14, 
/*41281*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41284*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*41294*/           0, /*End of Scope*/
/*41295*/         /*SwitchType*/ 38, MVT::v4i32,// ->41335
/*41297*/           OPC_Scope, 18, /*->41317*/ // 2 children in Scope
/*41299*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41301*/             OPC_EmitInteger, MVT::i32, 14, 
/*41304*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41307*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*41317*/           /*Scope*/ 16, /*->41334*/
/*41318*/             OPC_EmitInteger, MVT::i32, 14, 
/*41321*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41324*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*41334*/           0, /*End of Scope*/
/*41335*/         0, // EndSwitchType
/*41336*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->41444
/*41339*/         OPC_RecordChild0, // #0 = $Vn
/*41340*/         OPC_Scope, 33, /*->41375*/ // 3 children in Scope
/*41342*/           OPC_CheckChild0Type, MVT::v8i8,
/*41344*/           OPC_MoveParent,
/*41345*/           OPC_MoveChild, 1,
/*41347*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41350*/           OPC_RecordChild0, // #1 = $Vm
/*41351*/           OPC_CheckChild0Type, MVT::v8i8,
/*41353*/           OPC_MoveParent,
/*41354*/           OPC_CheckType, MVT::v8i16,
/*41356*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41358*/           OPC_EmitInteger, MVT::i32, 14, 
/*41361*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41364*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41375*/         /*Scope*/ 33, /*->41409*/
/*41376*/           OPC_CheckChild0Type, MVT::v4i16,
/*41378*/           OPC_MoveParent,
/*41379*/           OPC_MoveChild, 1,
/*41381*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41384*/           OPC_RecordChild0, // #1 = $Vm
/*41385*/           OPC_CheckChild0Type, MVT::v4i16,
/*41387*/           OPC_MoveParent,
/*41388*/           OPC_CheckType, MVT::v4i32,
/*41390*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41392*/           OPC_EmitInteger, MVT::i32, 14, 
/*41395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41398*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41409*/         /*Scope*/ 33, /*->41443*/
/*41410*/           OPC_CheckChild0Type, MVT::v2i32,
/*41412*/           OPC_MoveParent,
/*41413*/           OPC_MoveChild, 1,
/*41415*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41418*/           OPC_RecordChild0, // #1 = $Vm
/*41419*/           OPC_CheckChild0Type, MVT::v2i32,
/*41421*/           OPC_MoveParent,
/*41422*/           OPC_CheckType, MVT::v2i64,
/*41424*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41426*/           OPC_EmitInteger, MVT::i32, 14, 
/*41429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41432*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41443*/         0, /*End of Scope*/
/*41444*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->41552
/*41447*/         OPC_RecordChild0, // #0 = $Vn
/*41448*/         OPC_Scope, 33, /*->41483*/ // 3 children in Scope
/*41450*/           OPC_CheckChild0Type, MVT::v8i8,
/*41452*/           OPC_MoveParent,
/*41453*/           OPC_MoveChild, 1,
/*41455*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41458*/           OPC_RecordChild0, // #1 = $Vm
/*41459*/           OPC_CheckChild0Type, MVT::v8i8,
/*41461*/           OPC_MoveParent,
/*41462*/           OPC_CheckType, MVT::v8i16,
/*41464*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41466*/           OPC_EmitInteger, MVT::i32, 14, 
/*41469*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41472*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41483*/         /*Scope*/ 33, /*->41517*/
/*41484*/           OPC_CheckChild0Type, MVT::v4i16,
/*41486*/           OPC_MoveParent,
/*41487*/           OPC_MoveChild, 1,
/*41489*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41492*/           OPC_RecordChild0, // #1 = $Vm
/*41493*/           OPC_CheckChild0Type, MVT::v4i16,
/*41495*/           OPC_MoveParent,
/*41496*/           OPC_CheckType, MVT::v4i32,
/*41498*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41500*/           OPC_EmitInteger, MVT::i32, 14, 
/*41503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41506*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41517*/         /*Scope*/ 33, /*->41551*/
/*41518*/           OPC_CheckChild0Type, MVT::v2i32,
/*41520*/           OPC_MoveParent,
/*41521*/           OPC_MoveChild, 1,
/*41523*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41526*/           OPC_RecordChild0, // #1 = $Vm
/*41527*/           OPC_CheckChild0Type, MVT::v2i32,
/*41529*/           OPC_MoveParent,
/*41530*/           OPC_CheckType, MVT::v2i64,
/*41532*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41534*/           OPC_EmitInteger, MVT::i32, 14, 
/*41537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41540*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41551*/         0, /*End of Scope*/
/*41552*/       0, // EndSwitchOpcode
/*41553*/     /*Scope*/ 19|128,5/*659*/, /*->42214*/
/*41555*/       OPC_RecordChild0, // #0 = $src1
/*41556*/       OPC_Scope, 97|128,3/*481*/, /*->42040*/ // 2 children in Scope
/*41559*/         OPC_MoveChild, 1,
/*41561*/         OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->41703
/*41566*/           OPC_RecordChild0, // #1 = $Vn
/*41567*/           OPC_RecordChild1, // #2 = $Vm
/*41568*/           OPC_MoveParent,
/*41569*/           OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->41592
/*41572*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41574*/             OPC_EmitInteger, MVT::i32, 14, 
/*41577*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41580*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41592*/           /*SwitchType*/ 20, MVT::v4i16,// ->41614
/*41594*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41596*/             OPC_EmitInteger, MVT::i32, 14, 
/*41599*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41602*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41614*/           /*SwitchType*/ 20, MVT::v2i32,// ->41636
/*41616*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41618*/             OPC_EmitInteger, MVT::i32, 14, 
/*41621*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41624*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41636*/           /*SwitchType*/ 20, MVT::v16i8,// ->41658
/*41638*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41640*/             OPC_EmitInteger, MVT::i32, 14, 
/*41643*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41646*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*41658*/           /*SwitchType*/ 20, MVT::v8i16,// ->41680
/*41660*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41662*/             OPC_EmitInteger, MVT::i32, 14, 
/*41665*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41668*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*41680*/           /*SwitchType*/ 20, MVT::v4i32,// ->41702
/*41682*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41684*/             OPC_EmitInteger, MVT::i32, 14, 
/*41687*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41690*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*41702*/           0, // EndSwitchType
/*41703*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->41790
/*41706*/           OPC_RecordChild0, // #1 = $Vn
/*41707*/           OPC_Scope, 26, /*->41735*/ // 3 children in Scope
/*41709*/             OPC_CheckChild0Type, MVT::v8i8,
/*41711*/             OPC_RecordChild1, // #2 = $Vm
/*41712*/             OPC_MoveParent,
/*41713*/             OPC_CheckType, MVT::v8i16,
/*41715*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41717*/             OPC_EmitInteger, MVT::i32, 14, 
/*41720*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41723*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41735*/           /*Scope*/ 26, /*->41762*/
/*41736*/             OPC_CheckChild0Type, MVT::v4i16,
/*41738*/             OPC_RecordChild1, // #2 = $Vm
/*41739*/             OPC_MoveParent,
/*41740*/             OPC_CheckType, MVT::v4i32,
/*41742*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41744*/             OPC_EmitInteger, MVT::i32, 14, 
/*41747*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41750*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41762*/           /*Scope*/ 26, /*->41789*/
/*41763*/             OPC_CheckChild0Type, MVT::v2i32,
/*41765*/             OPC_RecordChild1, // #2 = $Vm
/*41766*/             OPC_MoveParent,
/*41767*/             OPC_CheckType, MVT::v2i64,
/*41769*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41771*/             OPC_EmitInteger, MVT::i32, 14, 
/*41774*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41777*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41789*/           0, /*End of Scope*/
/*41790*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->41877
/*41793*/           OPC_RecordChild0, // #1 = $Vn
/*41794*/           OPC_Scope, 26, /*->41822*/ // 3 children in Scope
/*41796*/             OPC_CheckChild0Type, MVT::v8i8,
/*41798*/             OPC_RecordChild1, // #2 = $Vm
/*41799*/             OPC_MoveParent,
/*41800*/             OPC_CheckType, MVT::v8i16,
/*41802*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41804*/             OPC_EmitInteger, MVT::i32, 14, 
/*41807*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41810*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41822*/           /*Scope*/ 26, /*->41849*/
/*41823*/             OPC_CheckChild0Type, MVT::v4i16,
/*41825*/             OPC_RecordChild1, // #2 = $Vm
/*41826*/             OPC_MoveParent,
/*41827*/             OPC_CheckType, MVT::v4i32,
/*41829*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41831*/             OPC_EmitInteger, MVT::i32, 14, 
/*41834*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41837*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41849*/           /*Scope*/ 26, /*->41876*/
/*41850*/             OPC_CheckChild0Type, MVT::v2i32,
/*41852*/             OPC_RecordChild1, // #2 = $Vm
/*41853*/             OPC_MoveParent,
/*41854*/             OPC_CheckType, MVT::v2i64,
/*41856*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41858*/             OPC_EmitInteger, MVT::i32, 14, 
/*41861*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41864*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41876*/           0, /*End of Scope*/
/*41877*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->41958
/*41880*/           OPC_RecordChild0, // #1 = $Vm
/*41881*/           OPC_Scope, 24, /*->41907*/ // 3 children in Scope
/*41883*/             OPC_CheckChild0Type, MVT::v8i8,
/*41885*/             OPC_MoveParent,
/*41886*/             OPC_CheckType, MVT::v8i16,
/*41888*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41890*/             OPC_EmitInteger, MVT::i32, 14, 
/*41893*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41896*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*41907*/           /*Scope*/ 24, /*->41932*/
/*41908*/             OPC_CheckChild0Type, MVT::v4i16,
/*41910*/             OPC_MoveParent,
/*41911*/             OPC_CheckType, MVT::v4i32,
/*41913*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41915*/             OPC_EmitInteger, MVT::i32, 14, 
/*41918*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41921*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*41932*/           /*Scope*/ 24, /*->41957*/
/*41933*/             OPC_CheckChild0Type, MVT::v2i32,
/*41935*/             OPC_MoveParent,
/*41936*/             OPC_CheckType, MVT::v2i64,
/*41938*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41940*/             OPC_EmitInteger, MVT::i32, 14, 
/*41943*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41946*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*41957*/           0, /*End of Scope*/
/*41958*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->42039
/*41961*/           OPC_RecordChild0, // #1 = $Vm
/*41962*/           OPC_Scope, 24, /*->41988*/ // 3 children in Scope
/*41964*/             OPC_CheckChild0Type, MVT::v8i8,
/*41966*/             OPC_MoveParent,
/*41967*/             OPC_CheckType, MVT::v8i16,
/*41969*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41971*/             OPC_EmitInteger, MVT::i32, 14, 
/*41974*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41977*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*41988*/           /*Scope*/ 24, /*->42013*/
/*41989*/             OPC_CheckChild0Type, MVT::v4i16,
/*41991*/             OPC_MoveParent,
/*41992*/             OPC_CheckType, MVT::v4i32,
/*41994*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41996*/             OPC_EmitInteger, MVT::i32, 14, 
/*41999*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42002*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*42013*/           /*Scope*/ 24, /*->42038*/
/*42014*/             OPC_CheckChild0Type, MVT::v2i32,
/*42016*/             OPC_MoveParent,
/*42017*/             OPC_CheckType, MVT::v2i64,
/*42019*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42021*/             OPC_EmitInteger, MVT::i32, 14, 
/*42024*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42027*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*42038*/           0, /*End of Scope*/
/*42039*/         0, // EndSwitchOpcode
/*42040*/       /*Scope*/ 43|128,1/*171*/, /*->42213*/
/*42042*/         OPC_RecordChild1, // #1 = $Vm
/*42043*/         OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->42065
/*42046*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42048*/           OPC_EmitInteger, MVT::i32, 14, 
/*42051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42054*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*42065*/         /*SwitchType*/ 19, MVT::v4i16,// ->42086
/*42067*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42069*/           OPC_EmitInteger, MVT::i32, 14, 
/*42072*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42075*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42086*/         /*SwitchType*/ 19, MVT::v2i32,// ->42107
/*42088*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42090*/           OPC_EmitInteger, MVT::i32, 14, 
/*42093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42096*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42107*/         /*SwitchType*/ 19, MVT::v16i8,// ->42128
/*42109*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42111*/           OPC_EmitInteger, MVT::i32, 14, 
/*42114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*42128*/         /*SwitchType*/ 19, MVT::v8i16,// ->42149
/*42130*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42132*/           OPC_EmitInteger, MVT::i32, 14, 
/*42135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*42149*/         /*SwitchType*/ 19, MVT::v4i32,// ->42170
/*42151*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42153*/           OPC_EmitInteger, MVT::i32, 14, 
/*42156*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42159*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*42170*/         /*SwitchType*/ 19, MVT::v1i64,// ->42191
/*42172*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42174*/           OPC_EmitInteger, MVT::i32, 14, 
/*42177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42180*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*42191*/         /*SwitchType*/ 19, MVT::v2i64,// ->42212
/*42193*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42195*/           OPC_EmitInteger, MVT::i32, 14, 
/*42198*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42201*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*42212*/         0, // EndSwitchType
/*42213*/       0, /*End of Scope*/
/*42214*/     0, /*End of Scope*/
/*42215*/   /*SwitchOpcode*/ 90|128,3/*474*/, TARGET_VAL(ARMISD::ADDC),// ->42693
/*42219*/     OPC_RecordChild0, // #0 = $Rn
/*42220*/     OPC_RecordChild1, // #1 = $shift
/*42221*/     OPC_Scope, 27|128,1/*155*/, /*->42379*/ // 3 children in Scope
/*42224*/       OPC_CheckType, MVT::i32,
/*42226*/       OPC_Scope, 75, /*->42303*/ // 4 children in Scope
/*42228*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42230*/         OPC_Scope, 23, /*->42255*/ // 3 children in Scope
/*42232*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42235*/           OPC_EmitInteger, MVT::i32, 14, 
/*42238*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42241*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42255*/         /*Scope*/ 23, /*->42279*/
/*42256*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*42259*/           OPC_EmitInteger, MVT::i32, 14, 
/*42262*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42265*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42279*/         /*Scope*/ 22, /*->42302*/
/*42280*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42283*/           OPC_EmitInteger, MVT::i32, 14, 
/*42286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42289*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42302*/         0, /*End of Scope*/
/*42303*/       /*Scope*/ 24, /*->42328*/
/*42304*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42306*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42309*/         OPC_EmitInteger, MVT::i32, 14, 
/*42312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42328*/       /*Scope*/ 24, /*->42353*/
/*42329*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42331*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*42334*/         OPC_EmitInteger, MVT::i32, 14, 
/*42337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42353*/       /*Scope*/ 24, /*->42378*/
/*42354*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42356*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42359*/         OPC_EmitInteger, MVT::i32, 14, 
/*42362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42378*/       0, /*End of Scope*/
/*42379*/     /*Scope*/ 120|128,1/*248*/, /*->42629*/
/*42381*/       OPC_MoveChild, 1,
/*42383*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42386*/       OPC_Scope, 30, /*->42418*/ // 6 children in Scope
/*42388*/         OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*42390*/         OPC_MoveParent,
/*42391*/         OPC_CheckType, MVT::i32,
/*42393*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42395*/         OPC_EmitConvertToTarget, 1,
/*42397*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42400*/         OPC_EmitInteger, MVT::i32, 14, 
/*42403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*42418*/       /*Scope*/ 27, /*->42446*/
/*42419*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42421*/         OPC_MoveParent,
/*42422*/         OPC_CheckType, MVT::i32,
/*42424*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42426*/         OPC_EmitConvertToTarget, 1,
/*42428*/         OPC_EmitInteger, MVT::i32, 14, 
/*42431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42434*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42446*/       /*Scope*/ 30, /*->42477*/
/*42447*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*42449*/         OPC_MoveParent,
/*42450*/         OPC_CheckType, MVT::i32,
/*42452*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42454*/         OPC_EmitConvertToTarget, 1,
/*42456*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42459*/         OPC_EmitInteger, MVT::i32, 14, 
/*42462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*42477*/       /*Scope*/ 27, /*->42505*/
/*42478*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42480*/         OPC_MoveParent,
/*42481*/         OPC_CheckType, MVT::i32,
/*42483*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42485*/         OPC_EmitConvertToTarget, 1,
/*42487*/         OPC_EmitInteger, MVT::i32, 14, 
/*42490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42505*/       /*Scope*/ 30, /*->42536*/
/*42506*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*42508*/         OPC_MoveParent,
/*42509*/         OPC_CheckType, MVT::i32,
/*42511*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42513*/         OPC_EmitConvertToTarget, 1,
/*42515*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*42518*/         OPC_EmitInteger, MVT::i32, 14, 
/*42521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42524*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42536*/       /*Scope*/ 91, /*->42628*/
/*42537*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*42539*/         OPC_MoveParent,
/*42540*/         OPC_CheckType, MVT::i32,
/*42542*/         OPC_Scope, 41, /*->42585*/ // 2 children in Scope
/*42544*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*42546*/           OPC_EmitConvertToTarget, 1,
/*42548*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42551*/           OPC_EmitInteger, MVT::i32, 14, 
/*42554*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42557*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*42567*/           OPC_EmitInteger, MVT::i32, 14, 
/*42570*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42573*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*42585*/         /*Scope*/ 41, /*->42627*/
/*42586*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42588*/           OPC_EmitConvertToTarget, 1,
/*42590*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42593*/           OPC_EmitInteger, MVT::i32, 14, 
/*42596*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42599*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*42609*/           OPC_EmitInteger, MVT::i32, 14, 
/*42612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*42627*/         0, /*End of Scope*/
/*42628*/       0, /*End of Scope*/
/*42629*/     /*Scope*/ 62, /*->42692*/
/*42630*/       OPC_CheckType, MVT::i32,
/*42632*/       OPC_Scope, 20, /*->42654*/ // 2 children in Scope
/*42634*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42636*/         OPC_EmitInteger, MVT::i32, 14, 
/*42639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42654*/       /*Scope*/ 36, /*->42691*/
/*42655*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42657*/         OPC_EmitInteger, MVT::i32, 14, 
/*42660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42663*/         OPC_Scope, 12, /*->42677*/ // 2 children in Scope
/*42665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42677*/         /*Scope*/ 12, /*->42690*/
/*42678*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42690*/         0, /*End of Scope*/
/*42691*/       0, /*End of Scope*/
/*42692*/     0, /*End of Scope*/
/*42693*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ARMISD::SUBC),// ->43044
/*42697*/     OPC_RecordChild0, // #0 = $Rn
/*42698*/     OPC_Scope, 64|128,1/*192*/, /*->42893*/ // 5 children in Scope
/*42701*/       OPC_RecordChild1, // #1 = $shift
/*42702*/       OPC_Scope, 26|128,1/*154*/, /*->42859*/ // 2 children in Scope
/*42705*/         OPC_CheckType, MVT::i32,
/*42707*/         OPC_Scope, 98, /*->42807*/ // 2 children in Scope
/*42709*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42711*/           OPC_Scope, 23, /*->42736*/ // 4 children in Scope
/*42713*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42716*/             OPC_EmitInteger, MVT::i32, 14, 
/*42719*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42722*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42736*/           /*Scope*/ 23, /*->42760*/
/*42737*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*42740*/             OPC_EmitInteger, MVT::i32, 14, 
/*42743*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42746*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42760*/           /*Scope*/ 22, /*->42783*/
/*42761*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42764*/             OPC_EmitInteger, MVT::i32, 14, 
/*42767*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42770*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42783*/           /*Scope*/ 22, /*->42806*/
/*42784*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*42787*/             OPC_EmitInteger, MVT::i32, 14, 
/*42790*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42793*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42806*/           0, /*End of Scope*/
/*42807*/         /*Scope*/ 50, /*->42858*/
/*42808*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42810*/           OPC_Scope, 22, /*->42834*/ // 2 children in Scope
/*42812*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42815*/             OPC_EmitInteger, MVT::i32, 14, 
/*42818*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42821*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42834*/           /*Scope*/ 22, /*->42857*/
/*42835*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42838*/             OPC_EmitInteger, MVT::i32, 14, 
/*42841*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42844*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42857*/           0, /*End of Scope*/
/*42858*/         0, /*End of Scope*/
/*42859*/       /*Scope*/ 32, /*->42892*/
/*42860*/         OPC_MoveChild, 1,
/*42862*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42865*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42867*/         OPC_MoveParent,
/*42868*/         OPC_CheckType, MVT::i32,
/*42870*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42872*/         OPC_EmitConvertToTarget, 1,
/*42874*/         OPC_EmitInteger, MVT::i32, 14, 
/*42877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42892*/       0, /*End of Scope*/
/*42893*/     /*Scope*/ 33, /*->42927*/
/*42894*/       OPC_MoveChild, 0,
/*42896*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42899*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42901*/       OPC_MoveParent,
/*42902*/       OPC_RecordChild1, // #1 = $Rn
/*42903*/       OPC_CheckType, MVT::i32,
/*42905*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42907*/       OPC_EmitConvertToTarget, 0,
/*42909*/       OPC_EmitInteger, MVT::i32, 14, 
/*42912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42927*/     /*Scope*/ 33, /*->42961*/
/*42928*/       OPC_RecordChild1, // #1 = $imm
/*42929*/       OPC_MoveChild, 1,
/*42931*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42934*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42936*/       OPC_MoveParent,
/*42937*/       OPC_CheckType, MVT::i32,
/*42939*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42941*/       OPC_EmitConvertToTarget, 1,
/*42943*/       OPC_EmitInteger, MVT::i32, 14, 
/*42946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42961*/     /*Scope*/ 33, /*->42995*/
/*42962*/       OPC_MoveChild, 0,
/*42964*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42967*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42969*/       OPC_MoveParent,
/*42970*/       OPC_RecordChild1, // #1 = $Rn
/*42971*/       OPC_CheckType, MVT::i32,
/*42973*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42975*/       OPC_EmitConvertToTarget, 0,
/*42977*/       OPC_EmitInteger, MVT::i32, 14, 
/*42980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42983*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42995*/     /*Scope*/ 47, /*->43043*/
/*42996*/       OPC_RecordChild1, // #1 = $Rm
/*42997*/       OPC_CheckType, MVT::i32,
/*42999*/       OPC_Scope, 20, /*->43021*/ // 2 children in Scope
/*43001*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43003*/         OPC_EmitInteger, MVT::i32, 14, 
/*43006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43009*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43021*/       /*Scope*/ 20, /*->43042*/
/*43022*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43024*/         OPC_EmitInteger, MVT::i32, 14, 
/*43027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*43042*/       0, /*End of Scope*/
/*43043*/     0, /*End of Scope*/
/*43044*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->43523
/*43048*/     OPC_RecordChild0, // #0 = $Rn
/*43049*/     OPC_RecordChild1, // #1 = $shift
/*43050*/     OPC_Scope, 103, /*->43155*/ // 3 children in Scope
/*43052*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*43053*/       OPC_CheckType, MVT::i32,
/*43055*/       OPC_Scope, 65, /*->43122*/ // 2 children in Scope
/*43057*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43059*/         OPC_Scope, 30, /*->43091*/ // 2 children in Scope
/*43061*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*43064*/           OPC_EmitInteger, MVT::i32, 14, 
/*43067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43070*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43073*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43076*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*43091*/         /*Scope*/ 29, /*->43121*/
/*43092*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*43095*/           OPC_EmitInteger, MVT::i32, 14, 
/*43098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43104*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43107*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43121*/         0, /*End of Scope*/
/*43122*/       /*Scope*/ 31, /*->43154*/
/*43123*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43125*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*43128*/         OPC_EmitInteger, MVT::i32, 14, 
/*43131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43137*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43140*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*43154*/       0, /*End of Scope*/
/*43155*/     /*Scope*/ 47|128,2/*303*/, /*->43460*/
/*43157*/       OPC_MoveChild, 1,
/*43159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43162*/       OPC_Scope, 38, /*->43202*/ // 6 children in Scope
/*43164*/         OPC_CheckPredicate, 77, // Predicate_imm0_255_not
/*43166*/         OPC_MoveParent,
/*43167*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43168*/         OPC_CheckType, MVT::i32,
/*43170*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43172*/         OPC_EmitConvertToTarget, 1,
/*43174*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*43177*/         OPC_EmitInteger, MVT::i32, 14, 
/*43180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43186*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43189*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*43202*/       /*Scope*/ 35, /*->43238*/
/*43203*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*43205*/         OPC_MoveParent,
/*43206*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43207*/         OPC_CheckType, MVT::i32,
/*43209*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43211*/         OPC_EmitConvertToTarget, 1,
/*43213*/         OPC_EmitInteger, MVT::i32, 14, 
/*43216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43222*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43238*/       /*Scope*/ 38, /*->43277*/
/*43239*/         OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*43241*/         OPC_MoveParent,
/*43242*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43243*/         OPC_CheckType, MVT::i32,
/*43245*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43247*/         OPC_EmitConvertToTarget, 1,
/*43249*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*43252*/         OPC_EmitInteger, MVT::i32, 14, 
/*43255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43261*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*43277*/       /*Scope*/ 35, /*->43313*/
/*43278*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*43280*/         OPC_MoveParent,
/*43281*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43282*/         OPC_CheckType, MVT::i32,
/*43284*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43286*/         OPC_EmitConvertToTarget, 1,
/*43288*/         OPC_EmitInteger, MVT::i32, 14, 
/*43291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43297*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43300*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*43313*/       /*Scope*/ 38, /*->43352*/
/*43314*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*43316*/         OPC_MoveParent,
/*43317*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43318*/         OPC_CheckType, MVT::i32,
/*43320*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43322*/         OPC_EmitConvertToTarget, 1,
/*43324*/         OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*43327*/         OPC_EmitInteger, MVT::i32, 14, 
/*43330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43336*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*43352*/       /*Scope*/ 106, /*->43459*/
/*43353*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*43355*/         OPC_MoveParent,
/*43356*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43357*/         OPC_CheckType, MVT::i32,
/*43359*/         OPC_Scope, 48, /*->43409*/ // 2 children in Scope
/*43361*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*43363*/           OPC_EmitConvertToTarget, 1,
/*43365*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*43368*/           OPC_EmitInteger, MVT::i32, 14, 
/*43371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43374*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*43384*/           OPC_EmitInteger, MVT::i32, 14, 
/*43387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43393*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*43409*/         /*Scope*/ 48, /*->43458*/
/*43410*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43412*/           OPC_EmitConvertToTarget, 1,
/*43414*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*43417*/           OPC_EmitInteger, MVT::i32, 14, 
/*43420*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43423*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*43433*/           OPC_EmitInteger, MVT::i32, 14, 
/*43436*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43442*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43445*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*43458*/         0, /*End of Scope*/
/*43459*/       0, /*End of Scope*/
/*43460*/     /*Scope*/ 61, /*->43522*/
/*43461*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*43462*/       OPC_CheckType, MVT::i32,
/*43464*/       OPC_Scope, 27, /*->43493*/ // 2 children in Scope
/*43466*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43468*/         OPC_EmitInteger, MVT::i32, 14, 
/*43471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43474*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43477*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43493*/       /*Scope*/ 27, /*->43521*/
/*43494*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43496*/         OPC_EmitInteger, MVT::i32, 14, 
/*43499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43505*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43521*/       0, /*End of Scope*/
/*43522*/     0, /*End of Scope*/
/*43523*/   /*SwitchOpcode*/ 108|128,2/*364*/, TARGET_VAL(ARMISD::SUBE),// ->43891
/*43527*/     OPC_RecordChild0, // #0 = $Rn
/*43528*/     OPC_Scope, 82|128,1/*210*/, /*->43741*/ // 3 children in Scope
/*43531*/       OPC_RecordChild1, // #1 = $shift
/*43532*/       OPC_Scope, 36|128,1/*164*/, /*->43699*/ // 2 children in Scope
/*43535*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43536*/         OPC_CheckType, MVT::i32,
/*43538*/         OPC_Scope, 126, /*->43666*/ // 2 children in Scope
/*43540*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43542*/           OPC_Scope, 30, /*->43574*/ // 4 children in Scope
/*43544*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*43547*/             OPC_EmitInteger, MVT::i32, 14, 
/*43550*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43553*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43556*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43559*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*43574*/           /*Scope*/ 30, /*->43605*/
/*43575*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*43578*/             OPC_EmitInteger, MVT::i32, 14, 
/*43581*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43584*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43587*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43590*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*43605*/           /*Scope*/ 29, /*->43635*/
/*43606*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*43609*/             OPC_EmitInteger, MVT::i32, 14, 
/*43612*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43615*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43618*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43635*/           /*Scope*/ 29, /*->43665*/
/*43636*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*43639*/             OPC_EmitInteger, MVT::i32, 14, 
/*43642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43645*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43648*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43651*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43665*/           0, /*End of Scope*/
/*43666*/         /*Scope*/ 31, /*->43698*/
/*43667*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43669*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*43672*/           OPC_EmitInteger, MVT::i32, 14, 
/*43675*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43681*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43684*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*43698*/         0, /*End of Scope*/
/*43699*/       /*Scope*/ 40, /*->43740*/
/*43700*/         OPC_MoveChild, 1,
/*43702*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43705*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*43707*/         OPC_MoveParent,
/*43708*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43709*/         OPC_CheckType, MVT::i32,
/*43711*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43713*/         OPC_EmitConvertToTarget, 1,
/*43715*/         OPC_EmitInteger, MVT::i32, 14, 
/*43718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43724*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43727*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43740*/       0, /*End of Scope*/
/*43741*/     /*Scope*/ 41, /*->43783*/
/*43742*/       OPC_MoveChild, 0,
/*43744*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43747*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*43749*/       OPC_MoveParent,
/*43750*/       OPC_RecordChild1, // #1 = $Rn
/*43751*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*43752*/       OPC_CheckType, MVT::i32,
/*43754*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43756*/       OPC_EmitConvertToTarget, 0,
/*43758*/       OPC_EmitInteger, MVT::i32, 14, 
/*43761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43767*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43770*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43783*/     /*Scope*/ 106, /*->43890*/
/*43784*/       OPC_RecordChild1, // #1 = $imm
/*43785*/       OPC_Scope, 40, /*->43827*/ // 2 children in Scope
/*43787*/         OPC_MoveChild, 1,
/*43789*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43792*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*43794*/         OPC_MoveParent,
/*43795*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43796*/         OPC_CheckType, MVT::i32,
/*43798*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43800*/         OPC_EmitConvertToTarget, 1,
/*43802*/         OPC_EmitInteger, MVT::i32, 14, 
/*43805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43811*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*43827*/       /*Scope*/ 61, /*->43889*/
/*43828*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43829*/         OPC_CheckType, MVT::i32,
/*43831*/         OPC_Scope, 27, /*->43860*/ // 2 children in Scope
/*43833*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43835*/           OPC_EmitInteger, MVT::i32, 14, 
/*43838*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43844*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43847*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43860*/         /*Scope*/ 27, /*->43888*/
/*43861*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43863*/           OPC_EmitInteger, MVT::i32, 14, 
/*43866*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43872*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43875*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43888*/         0, /*End of Scope*/
/*43889*/       0, /*End of Scope*/
/*43890*/     0, /*End of Scope*/
/*43891*/   /*SwitchOpcode*/ 24|128,2/*280*/, TARGET_VAL(ARMISD::CMP),// ->44175
/*43895*/     OPC_RecordChild0, // #0 = $Rn
/*43896*/     OPC_CheckChild0Type, MVT::i32,
/*43898*/     OPC_RecordChild1, // #1 = $shift
/*43899*/     OPC_Scope, 49, /*->43950*/ // 6 children in Scope
/*43901*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43903*/       OPC_Scope, 22, /*->43927*/ // 2 children in Scope
/*43905*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*43908*/         OPC_EmitInteger, MVT::i32, 14, 
/*43911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43914*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*43927*/       /*Scope*/ 21, /*->43949*/
/*43928*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*43931*/         OPC_EmitInteger, MVT::i32, 14, 
/*43934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43937*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43949*/       0, /*End of Scope*/
/*43950*/     /*Scope*/ 23, /*->43974*/
/*43951*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43953*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*43956*/       OPC_EmitInteger, MVT::i32, 14, 
/*43959*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43962*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*43974*/     /*Scope*/ 10|128,1/*138*/, /*->44114*/
/*43976*/       OPC_MoveChild, 1,
/*43978*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43981*/       OPC_Scope, 24, /*->44007*/ // 5 children in Scope
/*43983*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*43985*/         OPC_MoveParent,
/*43986*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43988*/         OPC_EmitConvertToTarget, 1,
/*43990*/         OPC_EmitInteger, MVT::i32, 14, 
/*43993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*44007*/       /*Scope*/ 27, /*->44035*/
/*44008*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*44010*/         OPC_MoveParent,
/*44011*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44013*/         OPC_EmitConvertToTarget, 1,
/*44015*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*44018*/         OPC_EmitInteger, MVT::i32, 14, 
/*44021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44024*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*44035*/       /*Scope*/ 24, /*->44060*/
/*44036*/         OPC_CheckPredicate, 49, // Predicate_imm0_255
/*44038*/         OPC_MoveParent,
/*44039*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44041*/         OPC_EmitConvertToTarget, 1,
/*44043*/         OPC_EmitInteger, MVT::i32, 14, 
/*44046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*44060*/       /*Scope*/ 24, /*->44085*/
/*44061*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*44063*/         OPC_MoveParent,
/*44064*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44066*/         OPC_EmitConvertToTarget, 1,
/*44068*/         OPC_EmitInteger, MVT::i32, 14, 
/*44071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*44085*/       /*Scope*/ 27, /*->44113*/
/*44086*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*44088*/         OPC_MoveParent,
/*44089*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44091*/         OPC_EmitConvertToTarget, 1,
/*44093*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*44096*/         OPC_EmitInteger, MVT::i32, 14, 
/*44099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*44113*/       0, /*End of Scope*/
/*44114*/     /*Scope*/ 19, /*->44134*/
/*44115*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44117*/       OPC_EmitInteger, MVT::i32, 14, 
/*44120*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44123*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*44134*/     /*Scope*/ 19, /*->44154*/
/*44135*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44137*/       OPC_EmitInteger, MVT::i32, 14, 
/*44140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*44154*/     /*Scope*/ 19, /*->44174*/
/*44155*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44157*/       OPC_EmitInteger, MVT::i32, 14, 
/*44160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*44174*/     0, /*End of Scope*/
/*44175*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CMN),// ->44253
/*44178*/     OPC_RecordChild0, // #0 = $Rn
/*44179*/     OPC_CheckChild0Type, MVT::i32,
/*44181*/     OPC_Scope, 38, /*->44221*/ // 2 children in Scope
/*44183*/       OPC_MoveChild, 1,
/*44185*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*44188*/       OPC_CheckChild0Integer, 0, 
/*44190*/       OPC_RecordChild1, // #1 = $imm
/*44191*/       OPC_MoveChild, 1,
/*44193*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44196*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*44198*/       OPC_MoveParent,
/*44199*/       OPC_MoveParent,
/*44200*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44202*/       OPC_EmitConvertToTarget, 1,
/*44204*/       OPC_EmitInteger, MVT::i32, 14, 
/*44207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*44221*/     /*Scope*/ 30, /*->44252*/
/*44222*/       OPC_RecordChild1, // #1 = $imm
/*44223*/       OPC_MoveChild, 1,
/*44225*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44228*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*44230*/       OPC_MoveParent,
/*44231*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44233*/       OPC_EmitConvertToTarget, 1,
/*44235*/       OPC_EmitInteger, MVT::i32, 14, 
/*44238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*44252*/     0, /*End of Scope*/
/*44253*/   /*SwitchOpcode*/ 64|128,1/*192*/, TARGET_VAL(ISD::SHL),// ->44449
/*44257*/     OPC_Scope, 58, /*->44317*/ // 2 children in Scope
/*44259*/       OPC_RecordNode, // #0 = $src
/*44260*/       OPC_CheckType, MVT::i32,
/*44262*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44264*/       OPC_Scope, 25, /*->44291*/ // 2 children in Scope
/*44266*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*44269*/         OPC_EmitInteger, MVT::i32, 14, 
/*44272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*44291*/       /*Scope*/ 24, /*->44316*/
/*44292*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*44295*/         OPC_EmitInteger, MVT::i32, 14, 
/*44298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*44316*/       0, /*End of Scope*/
/*44317*/     /*Scope*/ 1|128,1/*129*/, /*->44448*/
/*44319*/       OPC_RecordChild0, // #0 = $Rm
/*44320*/       OPC_RecordChild1, // #1 = $imm
/*44321*/       OPC_Scope, 69, /*->44392*/ // 2 children in Scope
/*44323*/         OPC_MoveChild, 1,
/*44325*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44328*/         OPC_CheckType, MVT::i32,
/*44330*/         OPC_Scope, 30, /*->44362*/ // 2 children in Scope
/*44332*/           OPC_CheckPredicate, 51, // Predicate_imm0_31
/*44334*/           OPC_MoveParent,
/*44335*/           OPC_CheckType, MVT::i32,
/*44337*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44339*/           OPC_EmitConvertToTarget, 1,
/*44341*/           OPC_EmitInteger, MVT::i32, 14, 
/*44344*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44350*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*44362*/         /*Scope*/ 28, /*->44391*/
/*44363*/           OPC_MoveParent,
/*44364*/           OPC_CheckType, MVT::i32,
/*44366*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44368*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*44371*/           OPC_EmitConvertToTarget, 1,
/*44373*/           OPC_EmitInteger, MVT::i32, 14, 
/*44376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44379*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*44391*/         0, /*End of Scope*/
/*44392*/       /*Scope*/ 54, /*->44447*/
/*44393*/         OPC_CheckChild1Type, MVT::i32,
/*44395*/         OPC_CheckType, MVT::i32,
/*44397*/         OPC_Scope, 23, /*->44422*/ // 2 children in Scope
/*44399*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44401*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*44404*/           OPC_EmitInteger, MVT::i32, 14, 
/*44407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44410*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*44422*/         /*Scope*/ 23, /*->44446*/
/*44423*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44425*/           OPC_EmitInteger, MVT::i32, 14, 
/*44428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44434*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44446*/         0, /*End of Scope*/
/*44447*/       0, /*End of Scope*/
/*44448*/     0, /*End of Scope*/
/*44449*/   /*SwitchOpcode*/ 21|128,112/*14357*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->58810
/*44453*/     OPC_Scope, 73, /*->44528*/ // 99 children in Scope
/*44455*/       OPC_CheckChild0Integer, 113|128,2/*369*/, 
/*44458*/       OPC_RecordChild1, // #0 = $a
/*44459*/       OPC_RecordChild2, // #1 = $pos
/*44460*/       OPC_MoveChild, 2,
/*44462*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44465*/       OPC_CheckPredicate, 78, // Predicate_imm1_32
/*44467*/       OPC_MoveParent,
/*44468*/       OPC_Scope, 28, /*->44498*/ // 2 children in Scope
/*44470*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*44472*/         OPC_EmitConvertToTarget, 1,
/*44474*/         OPC_EmitNodeXForm, 13, 2, // imm1_32_XFORM
/*44477*/         OPC_EmitInteger, MVT::i32, 0, 
/*44480*/         OPC_EmitInteger, MVT::i32, 14, 
/*44483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 369:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPRnopc:i32:$a, 0:i32)
/*44498*/       /*Scope*/ 28, /*->44527*/
/*44499*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44501*/         OPC_EmitConvertToTarget, 1,
/*44503*/         OPC_EmitNodeXForm, 13, 2, // imm1_32_XFORM
/*44506*/         OPC_EmitInteger, MVT::i32, 0, 
/*44509*/         OPC_EmitInteger, MVT::i32, 14, 
/*44512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44515*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 369:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (t2SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPR:i32:$a, 0:i32)
/*44527*/       0, /*End of Scope*/
/*44528*/     /*Scope*/ 67, /*->44596*/
/*44529*/       OPC_CheckChild0Integer, 120|128,2/*376*/, 
/*44532*/       OPC_RecordChild1, // #0 = $a
/*44533*/       OPC_RecordChild2, // #1 = $pos
/*44534*/       OPC_MoveChild, 2,
/*44536*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44539*/       OPC_CheckPredicate, 51, // Predicate_imm0_31
/*44541*/       OPC_MoveParent,
/*44542*/       OPC_Scope, 25, /*->44569*/ // 2 children in Scope
/*44544*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*44546*/         OPC_EmitConvertToTarget, 1,
/*44548*/         OPC_EmitInteger, MVT::i32, 0, 
/*44551*/         OPC_EmitInteger, MVT::i32, 14, 
/*44554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 376:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPRnopc:i32:$a, 0:i32)
/*44569*/       /*Scope*/ 25, /*->44595*/
/*44570*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44572*/         OPC_EmitConvertToTarget, 1,
/*44574*/         OPC_EmitInteger, MVT::i32, 0, 
/*44577*/         OPC_EmitInteger, MVT::i32, 14, 
/*44580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 376:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (t2USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPR:i32:$a, 0:i32)
/*44595*/       0, /*End of Scope*/
/*44596*/     /*Scope*/ 47, /*->44644*/
/*44597*/       OPC_CheckChild0Integer, 108|128,2/*364*/, 
/*44600*/       OPC_RecordChild1, // #0 = $Rm
/*44601*/       OPC_RecordChild2, // #1 = $Rn
/*44602*/       OPC_Scope, 19, /*->44623*/ // 2 children in Scope
/*44604*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44606*/         OPC_EmitInteger, MVT::i32, 14, 
/*44609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 364:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*44623*/       /*Scope*/ 19, /*->44643*/
/*44624*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*44626*/         OPC_EmitInteger, MVT::i32, 14, 
/*44629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 364:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*44643*/       0, /*End of Scope*/
/*44644*/     /*Scope*/ 47, /*->44692*/
/*44645*/       OPC_CheckChild0Integer, 109|128,2/*365*/, 
/*44648*/       OPC_RecordChild1, // #0 = $Rm
/*44649*/       OPC_RecordChild2, // #1 = $Rn
/*44650*/       OPC_Scope, 19, /*->44671*/ // 2 children in Scope
/*44652*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44654*/         OPC_EmitInteger, MVT::i32, 14, 
/*44657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 365:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*44671*/       /*Scope*/ 19, /*->44691*/
/*44672*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*44674*/         OPC_EmitInteger, MVT::i32, 14, 
/*44677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 365:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*44691*/       0, /*End of Scope*/
/*44692*/     /*Scope*/ 31, /*->44724*/
/*44693*/       OPC_CheckChild0Integer, 91|128,1/*219*/, 
/*44696*/       OPC_RecordChild1, // #0 = $Rn
/*44697*/       OPC_RecordChild2, // #1 = $Rm
/*44698*/       OPC_Scope, 11, /*->44711*/ // 2 children in Scope
/*44700*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44702*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 219:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44711*/       /*Scope*/ 11, /*->44723*/
/*44712*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44714*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 219:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44723*/       0, /*End of Scope*/
/*44724*/     /*Scope*/ 31, /*->44756*/
/*44725*/       OPC_CheckChild0Integer, 92|128,1/*220*/, 
/*44728*/       OPC_RecordChild1, // #0 = $Rn
/*44729*/       OPC_RecordChild2, // #1 = $Rm
/*44730*/       OPC_Scope, 11, /*->44743*/ // 2 children in Scope
/*44732*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 220:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44743*/       /*Scope*/ 11, /*->44755*/
/*44744*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44746*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 220:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44755*/       0, /*End of Scope*/
/*44756*/     /*Scope*/ 31, /*->44788*/
/*44757*/       OPC_CheckChild0Integer, 95|128,1/*223*/, 
/*44760*/       OPC_RecordChild1, // #0 = $Rn
/*44761*/       OPC_RecordChild2, // #1 = $Rm
/*44762*/       OPC_Scope, 11, /*->44775*/ // 2 children in Scope
/*44764*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 223:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44775*/       /*Scope*/ 11, /*->44787*/
/*44776*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 223:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44787*/       0, /*End of Scope*/
/*44788*/     /*Scope*/ 31, /*->44820*/
/*44789*/       OPC_CheckChild0Integer, 93|128,1/*221*/, 
/*44792*/       OPC_RecordChild1, // #0 = $Rn
/*44793*/       OPC_RecordChild2, // #1 = $Rm
/*44794*/       OPC_Scope, 11, /*->44807*/ // 2 children in Scope
/*44796*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 221:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44807*/       /*Scope*/ 11, /*->44819*/
/*44808*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 221:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44819*/       0, /*End of Scope*/
/*44820*/     /*Scope*/ 31, /*->44852*/
/*44821*/       OPC_CheckChild0Integer, 96|128,1/*224*/, 
/*44824*/       OPC_RecordChild1, // #0 = $Rn
/*44825*/       OPC_RecordChild2, // #1 = $Rm
/*44826*/       OPC_Scope, 11, /*->44839*/ // 2 children in Scope
/*44828*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 224:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44839*/       /*Scope*/ 11, /*->44851*/
/*44840*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 224:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44851*/       0, /*End of Scope*/
/*44852*/     /*Scope*/ 31, /*->44884*/
/*44853*/       OPC_CheckChild0Integer, 94|128,1/*222*/, 
/*44856*/       OPC_RecordChild1, // #0 = $Rn
/*44857*/       OPC_RecordChild2, // #1 = $Rm
/*44858*/       OPC_Scope, 11, /*->44871*/ // 2 children in Scope
/*44860*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*44862*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 222:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44871*/       /*Scope*/ 11, /*->44883*/
/*44872*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*44874*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 222:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44883*/       0, /*End of Scope*/
/*44884*/     /*Scope*/ 20, /*->44905*/
/*44885*/       OPC_CheckChild0Integer, 100|128,1/*228*/, 
/*44888*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*44890*/       OPC_EmitInteger, MVT::i32, 14, 
/*44893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 228:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*44905*/     /*Scope*/ 64, /*->44970*/
/*44906*/       OPC_CheckChild0Integer, 118|128,1/*246*/, 
/*44909*/       OPC_RecordChild1, // #0 = $Rn
/*44910*/       OPC_EmitInteger, MVT::i64, 0, 
/*44913*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*44916*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*44925*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*44928*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*44938*/       OPC_EmitNode, TARGET_VAL(ARM::SHA1H), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*44946*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*44949*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*44958*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*44961*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 246:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*44970*/     /*Scope*/ 48, /*->45019*/
/*44971*/       OPC_CheckChild0Integer, 121|128,2/*377*/, 
/*44974*/       OPC_RecordChild1, // #0 = $Dm
/*44975*/       OPC_Scope, 20, /*->44997*/ // 2 children in Scope
/*44977*/         OPC_CheckChild1Type, MVT::f64,
/*44979*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*44981*/         OPC_EmitInteger, MVT::i32, 14, 
/*44984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 377:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*44997*/       /*Scope*/ 20, /*->45018*/
/*44998*/         OPC_CheckChild1Type, MVT::f32,
/*45000*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*45002*/         OPC_EmitInteger, MVT::i32, 14, 
/*45005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45008*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 377:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*45018*/       0, /*End of Scope*/
/*45019*/     /*Scope*/ 48, /*->45068*/
/*45020*/       OPC_CheckChild0Integer, 122|128,2/*378*/, 
/*45023*/       OPC_RecordChild1, // #0 = $Dm
/*45024*/       OPC_Scope, 20, /*->45046*/ // 2 children in Scope
/*45026*/         OPC_CheckChild1Type, MVT::f64,
/*45028*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*45030*/         OPC_EmitInteger, MVT::i32, 14, 
/*45033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 378:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*45046*/       /*Scope*/ 20, /*->45067*/
/*45047*/         OPC_CheckChild1Type, MVT::f32,
/*45049*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*45051*/         OPC_EmitInteger, MVT::i32, 14, 
/*45054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 378:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*45067*/       0, /*End of Scope*/
/*45068*/     /*Scope*/ 52|128,17/*2228*/, /*->47298*/
/*45070*/       OPC_CheckChild0Integer, 51|128,2/*307*/, 
/*45073*/       OPC_Scope, 36|128,2/*292*/, /*->45368*/ // 15 children in Scope
/*45076*/         OPC_RecordChild1, // #0 = $src1
/*45077*/         OPC_Scope, 112, /*->45191*/ // 4 children in Scope
/*45079*/           OPC_CheckChild1Type, MVT::v4i16,
/*45081*/           OPC_MoveChild, 2,
/*45083*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45086*/           OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*45089*/           OPC_Scope, 49, /*->45140*/ // 2 children in Scope
/*45091*/             OPC_RecordChild1, // #1 = $Vn
/*45092*/             OPC_CheckChild1Type, MVT::v4i16,
/*45094*/             OPC_MoveChild, 2,
/*45096*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45099*/             OPC_RecordChild0, // #2 = $Vm
/*45100*/             OPC_CheckChild0Type, MVT::v4i16,
/*45102*/             OPC_RecordChild1, // #3 = $lane
/*45103*/             OPC_MoveChild, 1,
/*45105*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45108*/             OPC_MoveParent,
/*45109*/             OPC_CheckType, MVT::v4i16,
/*45111*/             OPC_MoveParent,
/*45112*/             OPC_CheckType, MVT::v4i16,
/*45114*/             OPC_MoveParent,
/*45115*/             OPC_CheckType, MVT::v4i16,
/*45117*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45119*/             OPC_EmitConvertToTarget, 3,
/*45121*/             OPC_EmitInteger, MVT::i32, 14, 
/*45124*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45127*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 307:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45140*/           /*Scope*/ 49, /*->45190*/
/*45141*/             OPC_MoveChild, 1,
/*45143*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45146*/             OPC_RecordChild0, // #1 = $Vm
/*45147*/             OPC_CheckChild0Type, MVT::v4i16,
/*45149*/             OPC_RecordChild1, // #2 = $lane
/*45150*/             OPC_MoveChild, 1,
/*45152*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45155*/             OPC_MoveParent,
/*45156*/             OPC_CheckType, MVT::v4i16,
/*45158*/             OPC_MoveParent,
/*45159*/             OPC_RecordChild2, // #3 = $Vn
/*45160*/             OPC_CheckChild2Type, MVT::v4i16,
/*45162*/             OPC_CheckType, MVT::v4i16,
/*45164*/             OPC_MoveParent,
/*45165*/             OPC_CheckType, MVT::v4i16,
/*45167*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45169*/             OPC_EmitConvertToTarget, 2,
/*45171*/             OPC_EmitInteger, MVT::i32, 14, 
/*45174*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45177*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 307:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 315:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45190*/           0, /*End of Scope*/
/*45191*/         /*Scope*/ 59, /*->45251*/
/*45192*/           OPC_CheckChild1Type, MVT::v2i32,
/*45194*/           OPC_MoveChild, 2,
/*45196*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45199*/           OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*45202*/           OPC_RecordChild1, // #1 = $Vn
/*45203*/           OPC_CheckChild1Type, MVT::v2i32,
/*45205*/           OPC_MoveChild, 2,
/*45207*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45210*/           OPC_RecordChild0, // #2 = $Vm
/*45211*/           OPC_CheckChild0Type, MVT::v2i32,
/*45213*/           OPC_RecordChild1, // #3 = $lane
/*45214*/           OPC_MoveChild, 1,
/*45216*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45219*/           OPC_MoveParent,
/*45220*/           OPC_CheckType, MVT::v2i32,
/*45222*/           OPC_MoveParent,
/*45223*/           OPC_CheckType, MVT::v2i32,
/*45225*/           OPC_MoveParent,
/*45226*/           OPC_CheckType, MVT::v2i32,
/*45228*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45230*/           OPC_EmitConvertToTarget, 3,
/*45232*/           OPC_EmitInteger, MVT::i32, 14, 
/*45235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45238*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 307:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45251*/         /*Scope*/ 57, /*->45309*/
/*45252*/           OPC_CheckChild1Type, MVT::v4i32,
/*45254*/           OPC_MoveChild, 2,
/*45256*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45259*/           OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*45262*/           OPC_RecordChild1, // #1 = $Vn
/*45263*/           OPC_CheckChild1Type, MVT::v4i16,
/*45265*/           OPC_MoveChild, 2,
/*45267*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45270*/           OPC_RecordChild0, // #2 = $Vm
/*45271*/           OPC_CheckChild0Type, MVT::v4i16,
/*45273*/           OPC_RecordChild1, // #3 = $lane
/*45274*/           OPC_MoveChild, 1,
/*45276*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45279*/           OPC_MoveParent,
/*45280*/           OPC_CheckType, MVT::v4i16,
/*45282*/           OPC_MoveParent,
/*45283*/           OPC_CheckType, MVT::v4i32,
/*45285*/           OPC_MoveParent,
/*45286*/           OPC_CheckType, MVT::v4i32,
/*45288*/           OPC_EmitConvertToTarget, 3,
/*45290*/           OPC_EmitInteger, MVT::i32, 14, 
/*45293*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45296*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 310:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45309*/         /*Scope*/ 57, /*->45367*/
/*45310*/           OPC_CheckChild1Type, MVT::v2i64,
/*45312*/           OPC_MoveChild, 2,
/*45314*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45317*/           OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*45320*/           OPC_RecordChild1, // #1 = $Vn
/*45321*/           OPC_CheckChild1Type, MVT::v2i32,
/*45323*/           OPC_MoveChild, 2,
/*45325*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45328*/           OPC_RecordChild0, // #2 = $Vm
/*45329*/           OPC_CheckChild0Type, MVT::v2i32,
/*45331*/           OPC_RecordChild1, // #3 = $lane
/*45332*/           OPC_MoveChild, 1,
/*45334*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45337*/           OPC_MoveParent,
/*45338*/           OPC_CheckType, MVT::v2i32,
/*45340*/           OPC_MoveParent,
/*45341*/           OPC_CheckType, MVT::v2i64,
/*45343*/           OPC_MoveParent,
/*45344*/           OPC_CheckType, MVT::v2i64,
/*45346*/           OPC_EmitConvertToTarget, 3,
/*45348*/           OPC_EmitInteger, MVT::i32, 14, 
/*45351*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45354*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 307:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 310:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45367*/         0, /*End of Scope*/
/*45368*/       /*Scope*/ 116, /*->45485*/
/*45369*/         OPC_MoveChild, 1,
/*45371*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45374*/         OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*45377*/         OPC_Scope, 52, /*->45431*/ // 2 children in Scope
/*45379*/           OPC_RecordChild1, // #0 = $Vn
/*45380*/           OPC_CheckChild1Type, MVT::v4i16,
/*45382*/           OPC_MoveChild, 2,
/*45384*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45387*/           OPC_RecordChild0, // #1 = $Vm
/*45388*/           OPC_CheckChild0Type, MVT::v4i16,
/*45390*/           OPC_RecordChild1, // #2 = $lane
/*45391*/           OPC_MoveChild, 1,
/*45393*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45396*/           OPC_MoveParent,
/*45397*/           OPC_CheckType, MVT::v4i16,
/*45399*/           OPC_MoveParent,
/*45400*/           OPC_CheckType, MVT::v4i16,
/*45402*/           OPC_MoveParent,
/*45403*/           OPC_RecordChild2, // #3 = $src1
/*45404*/           OPC_CheckChild2Type, MVT::v4i16,
/*45406*/           OPC_CheckType, MVT::v4i16,
/*45408*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45410*/           OPC_EmitConvertToTarget, 2,
/*45412*/           OPC_EmitInteger, MVT::i32, 14, 
/*45415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45418*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 307:iPTR, (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45431*/         /*Scope*/ 52, /*->45484*/
/*45432*/           OPC_MoveChild, 1,
/*45434*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45437*/           OPC_RecordChild0, // #0 = $Vm
/*45438*/           OPC_CheckChild0Type, MVT::v4i16,
/*45440*/           OPC_RecordChild1, // #1 = $lane
/*45441*/           OPC_MoveChild, 1,
/*45443*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45446*/           OPC_MoveParent,
/*45447*/           OPC_CheckType, MVT::v4i16,
/*45449*/           OPC_MoveParent,
/*45450*/           OPC_RecordChild2, // #2 = $Vn
/*45451*/           OPC_CheckChild2Type, MVT::v4i16,
/*45453*/           OPC_CheckType, MVT::v4i16,
/*45455*/           OPC_MoveParent,
/*45456*/           OPC_RecordChild2, // #3 = $src1
/*45457*/           OPC_CheckChild2Type, MVT::v4i16,
/*45459*/           OPC_CheckType, MVT::v4i16,
/*45461*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45463*/           OPC_EmitConvertToTarget, 1,
/*45465*/           OPC_EmitInteger, MVT::i32, 14, 
/*45468*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45471*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 307:iPTR, (intrinsic_wo_chain:v4i16 315:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45484*/         0, /*End of Scope*/
/*45485*/       /*Scope*/ 60, /*->45546*/
/*45486*/         OPC_RecordChild1, // #0 = $src1
/*45487*/         OPC_CheckChild1Type, MVT::v2i32,
/*45489*/         OPC_MoveChild, 2,
/*45491*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45494*/         OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*45497*/         OPC_MoveChild, 1,
/*45499*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45502*/         OPC_RecordChild0, // #1 = $Vm
/*45503*/         OPC_CheckChild0Type, MVT::v2i32,
/*45505*/         OPC_RecordChild1, // #2 = $lane
/*45506*/         OPC_MoveChild, 1,
/*45508*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45511*/         OPC_MoveParent,
/*45512*/         OPC_CheckType, MVT::v2i32,
/*45514*/         OPC_MoveParent,
/*45515*/         OPC_RecordChild2, // #3 = $Vn
/*45516*/         OPC_CheckChild2Type, MVT::v2i32,
/*45518*/         OPC_CheckType, MVT::v2i32,
/*45520*/         OPC_MoveParent,
/*45521*/         OPC_CheckType, MVT::v2i32,
/*45523*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45525*/         OPC_EmitConvertToTarget, 2,
/*45527*/         OPC_EmitInteger, MVT::i32, 14, 
/*45530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 307:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 315:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45546*/       /*Scope*/ 116, /*->45663*/
/*45547*/         OPC_MoveChild, 1,
/*45549*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45552*/         OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*45555*/         OPC_Scope, 52, /*->45609*/ // 2 children in Scope
/*45557*/           OPC_RecordChild1, // #0 = $Vn
/*45558*/           OPC_CheckChild1Type, MVT::v2i32,
/*45560*/           OPC_MoveChild, 2,
/*45562*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45565*/           OPC_RecordChild0, // #1 = $Vm
/*45566*/           OPC_CheckChild0Type, MVT::v2i32,
/*45568*/           OPC_RecordChild1, // #2 = $lane
/*45569*/           OPC_MoveChild, 1,
/*45571*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45574*/           OPC_MoveParent,
/*45575*/           OPC_CheckType, MVT::v2i32,
/*45577*/           OPC_MoveParent,
/*45578*/           OPC_CheckType, MVT::v2i32,
/*45580*/           OPC_MoveParent,
/*45581*/           OPC_RecordChild2, // #3 = $src1
/*45582*/           OPC_CheckChild2Type, MVT::v2i32,
/*45584*/           OPC_CheckType, MVT::v2i32,
/*45586*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45588*/           OPC_EmitConvertToTarget, 2,
/*45590*/           OPC_EmitInteger, MVT::i32, 14, 
/*45593*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45596*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 307:iPTR, (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45609*/         /*Scope*/ 52, /*->45662*/
/*45610*/           OPC_MoveChild, 1,
/*45612*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45615*/           OPC_RecordChild0, // #0 = $Vm
/*45616*/           OPC_CheckChild0Type, MVT::v2i32,
/*45618*/           OPC_RecordChild1, // #1 = $lane
/*45619*/           OPC_MoveChild, 1,
/*45621*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45624*/           OPC_MoveParent,
/*45625*/           OPC_CheckType, MVT::v2i32,
/*45627*/           OPC_MoveParent,
/*45628*/           OPC_RecordChild2, // #2 = $Vn
/*45629*/           OPC_CheckChild2Type, MVT::v2i32,
/*45631*/           OPC_CheckType, MVT::v2i32,
/*45633*/           OPC_MoveParent,
/*45634*/           OPC_RecordChild2, // #3 = $src1
/*45635*/           OPC_CheckChild2Type, MVT::v2i32,
/*45637*/           OPC_CheckType, MVT::v2i32,
/*45639*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45641*/           OPC_EmitConvertToTarget, 1,
/*45643*/           OPC_EmitInteger, MVT::i32, 14, 
/*45646*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45649*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 307:iPTR, (intrinsic_wo_chain:v2i32 315:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45662*/         0, /*End of Scope*/
/*45663*/       /*Scope*/ 58, /*->45722*/
/*45664*/         OPC_RecordChild1, // #0 = $src1
/*45665*/         OPC_CheckChild1Type, MVT::v4i32,
/*45667*/         OPC_MoveChild, 2,
/*45669*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45672*/         OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*45675*/         OPC_MoveChild, 1,
/*45677*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45680*/         OPC_RecordChild0, // #1 = $Vm
/*45681*/         OPC_CheckChild0Type, MVT::v4i16,
/*45683*/         OPC_RecordChild1, // #2 = $lane
/*45684*/         OPC_MoveChild, 1,
/*45686*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45689*/         OPC_MoveParent,
/*45690*/         OPC_CheckType, MVT::v4i16,
/*45692*/         OPC_MoveParent,
/*45693*/         OPC_RecordChild2, // #3 = $Vn
/*45694*/         OPC_CheckChild2Type, MVT::v4i16,
/*45696*/         OPC_CheckType, MVT::v4i32,
/*45698*/         OPC_MoveParent,
/*45699*/         OPC_CheckType, MVT::v4i32,
/*45701*/         OPC_EmitConvertToTarget, 2,
/*45703*/         OPC_EmitInteger, MVT::i32, 14, 
/*45706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 310:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45722*/       /*Scope*/ 112, /*->45835*/
/*45723*/         OPC_MoveChild, 1,
/*45725*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45728*/         OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*45731*/         OPC_Scope, 50, /*->45783*/ // 2 children in Scope
/*45733*/           OPC_RecordChild1, // #0 = $Vn
/*45734*/           OPC_CheckChild1Type, MVT::v4i16,
/*45736*/           OPC_MoveChild, 2,
/*45738*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45741*/           OPC_RecordChild0, // #1 = $Vm
/*45742*/           OPC_CheckChild0Type, MVT::v4i16,
/*45744*/           OPC_RecordChild1, // #2 = $lane
/*45745*/           OPC_MoveChild, 1,
/*45747*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45750*/           OPC_MoveParent,
/*45751*/           OPC_CheckType, MVT::v4i16,
/*45753*/           OPC_MoveParent,
/*45754*/           OPC_CheckType, MVT::v4i32,
/*45756*/           OPC_MoveParent,
/*45757*/           OPC_RecordChild2, // #3 = $src1
/*45758*/           OPC_CheckChild2Type, MVT::v4i32,
/*45760*/           OPC_CheckType, MVT::v4i32,
/*45762*/           OPC_EmitConvertToTarget, 2,
/*45764*/           OPC_EmitInteger, MVT::i32, 14, 
/*45767*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45770*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 307:iPTR, (intrinsic_wo_chain:v4i32 310:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45783*/         /*Scope*/ 50, /*->45834*/
/*45784*/           OPC_MoveChild, 1,
/*45786*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45789*/           OPC_RecordChild0, // #0 = $Vm
/*45790*/           OPC_CheckChild0Type, MVT::v4i16,
/*45792*/           OPC_RecordChild1, // #1 = $lane
/*45793*/           OPC_MoveChild, 1,
/*45795*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45798*/           OPC_MoveParent,
/*45799*/           OPC_CheckType, MVT::v4i16,
/*45801*/           OPC_MoveParent,
/*45802*/           OPC_RecordChild2, // #2 = $Vn
/*45803*/           OPC_CheckChild2Type, MVT::v4i16,
/*45805*/           OPC_CheckType, MVT::v4i32,
/*45807*/           OPC_MoveParent,
/*45808*/           OPC_RecordChild2, // #3 = $src1
/*45809*/           OPC_CheckChild2Type, MVT::v4i32,
/*45811*/           OPC_CheckType, MVT::v4i32,
/*45813*/           OPC_EmitConvertToTarget, 1,
/*45815*/           OPC_EmitInteger, MVT::i32, 14, 
/*45818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45821*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 307:iPTR, (intrinsic_wo_chain:v4i32 310:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45834*/         0, /*End of Scope*/
/*45835*/       /*Scope*/ 58, /*->45894*/
/*45836*/         OPC_RecordChild1, // #0 = $src1
/*45837*/         OPC_CheckChild1Type, MVT::v2i64,
/*45839*/         OPC_MoveChild, 2,
/*45841*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45844*/         OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*45847*/         OPC_MoveChild, 1,
/*45849*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45852*/         OPC_RecordChild0, // #1 = $Vm
/*45853*/         OPC_CheckChild0Type, MVT::v2i32,
/*45855*/         OPC_RecordChild1, // #2 = $lane
/*45856*/         OPC_MoveChild, 1,
/*45858*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45861*/         OPC_MoveParent,
/*45862*/         OPC_CheckType, MVT::v2i32,
/*45864*/         OPC_MoveParent,
/*45865*/         OPC_RecordChild2, // #3 = $Vn
/*45866*/         OPC_CheckChild2Type, MVT::v2i32,
/*45868*/         OPC_CheckType, MVT::v2i64,
/*45870*/         OPC_MoveParent,
/*45871*/         OPC_CheckType, MVT::v2i64,
/*45873*/         OPC_EmitConvertToTarget, 2,
/*45875*/         OPC_EmitInteger, MVT::i32, 14, 
/*45878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 307:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 310:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45894*/       /*Scope*/ 112, /*->46007*/
/*45895*/         OPC_MoveChild, 1,
/*45897*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45900*/         OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*45903*/         OPC_Scope, 50, /*->45955*/ // 2 children in Scope
/*45905*/           OPC_RecordChild1, // #0 = $Vn
/*45906*/           OPC_CheckChild1Type, MVT::v2i32,
/*45908*/           OPC_MoveChild, 2,
/*45910*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45913*/           OPC_RecordChild0, // #1 = $Vm
/*45914*/           OPC_CheckChild0Type, MVT::v2i32,
/*45916*/           OPC_RecordChild1, // #2 = $lane
/*45917*/           OPC_MoveChild, 1,
/*45919*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45922*/           OPC_MoveParent,
/*45923*/           OPC_CheckType, MVT::v2i32,
/*45925*/           OPC_MoveParent,
/*45926*/           OPC_CheckType, MVT::v2i64,
/*45928*/           OPC_MoveParent,
/*45929*/           OPC_RecordChild2, // #3 = $src1
/*45930*/           OPC_CheckChild2Type, MVT::v2i64,
/*45932*/           OPC_CheckType, MVT::v2i64,
/*45934*/           OPC_EmitConvertToTarget, 2,
/*45936*/           OPC_EmitInteger, MVT::i32, 14, 
/*45939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 307:iPTR, (intrinsic_wo_chain:v2i64 310:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45955*/         /*Scope*/ 50, /*->46006*/
/*45956*/           OPC_MoveChild, 1,
/*45958*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45961*/           OPC_RecordChild0, // #0 = $Vm
/*45962*/           OPC_CheckChild0Type, MVT::v2i32,
/*45964*/           OPC_RecordChild1, // #1 = $lane
/*45965*/           OPC_MoveChild, 1,
/*45967*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45970*/           OPC_MoveParent,
/*45971*/           OPC_CheckType, MVT::v2i32,
/*45973*/           OPC_MoveParent,
/*45974*/           OPC_RecordChild2, // #2 = $Vn
/*45975*/           OPC_CheckChild2Type, MVT::v2i32,
/*45977*/           OPC_CheckType, MVT::v2i64,
/*45979*/           OPC_MoveParent,
/*45980*/           OPC_RecordChild2, // #3 = $src1
/*45981*/           OPC_CheckChild2Type, MVT::v2i64,
/*45983*/           OPC_CheckType, MVT::v2i64,
/*45985*/           OPC_EmitConvertToTarget, 1,
/*45987*/           OPC_EmitInteger, MVT::i32, 14, 
/*45990*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45993*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 307:iPTR, (intrinsic_wo_chain:v2i64 310:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46006*/         0, /*End of Scope*/
/*46007*/       /*Scope*/ 100|128,1/*228*/, /*->46237*/
/*46009*/         OPC_RecordChild1, // #0 = $src1
/*46010*/         OPC_Scope, 18|128,1/*146*/, /*->46159*/ // 2 children in Scope
/*46013*/           OPC_CheckChild1Type, MVT::v8i16,
/*46015*/           OPC_MoveChild, 2,
/*46017*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46020*/           OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*46023*/           OPC_Scope, 66, /*->46091*/ // 2 children in Scope
/*46025*/             OPC_RecordChild1, // #1 = $src2
/*46026*/             OPC_CheckChild1Type, MVT::v8i16,
/*46028*/             OPC_MoveChild, 2,
/*46030*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46033*/             OPC_RecordChild0, // #2 = $src3
/*46034*/             OPC_CheckChild0Type, MVT::v8i16,
/*46036*/             OPC_RecordChild1, // #3 = $lane
/*46037*/             OPC_MoveChild, 1,
/*46039*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46042*/             OPC_MoveParent,
/*46043*/             OPC_CheckType, MVT::v8i16,
/*46045*/             OPC_MoveParent,
/*46046*/             OPC_CheckType, MVT::v8i16,
/*46048*/             OPC_MoveParent,
/*46049*/             OPC_CheckType, MVT::v8i16,
/*46051*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46053*/             OPC_EmitConvertToTarget, 3,
/*46055*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46058*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*46067*/             OPC_EmitConvertToTarget, 3,
/*46069*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46072*/             OPC_EmitInteger, MVT::i32, 14, 
/*46075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46078*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 307:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46091*/           /*Scope*/ 66, /*->46158*/
/*46092*/             OPC_MoveChild, 1,
/*46094*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46097*/             OPC_RecordChild0, // #1 = $src3
/*46098*/             OPC_CheckChild0Type, MVT::v8i16,
/*46100*/             OPC_RecordChild1, // #2 = $lane
/*46101*/             OPC_MoveChild, 1,
/*46103*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46106*/             OPC_MoveParent,
/*46107*/             OPC_CheckType, MVT::v8i16,
/*46109*/             OPC_MoveParent,
/*46110*/             OPC_RecordChild2, // #3 = $src2
/*46111*/             OPC_CheckChild2Type, MVT::v8i16,
/*46113*/             OPC_CheckType, MVT::v8i16,
/*46115*/             OPC_MoveParent,
/*46116*/             OPC_CheckType, MVT::v8i16,
/*46118*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46120*/             OPC_EmitConvertToTarget, 2,
/*46122*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46125*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*46134*/             OPC_EmitConvertToTarget, 2,
/*46136*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46139*/             OPC_EmitInteger, MVT::i32, 14, 
/*46142*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46145*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 307:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 315:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46158*/           0, /*End of Scope*/
/*46159*/         /*Scope*/ 76, /*->46236*/
/*46160*/           OPC_CheckChild1Type, MVT::v4i32,
/*46162*/           OPC_MoveChild, 2,
/*46164*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46167*/           OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*46170*/           OPC_RecordChild1, // #1 = $src2
/*46171*/           OPC_CheckChild1Type, MVT::v4i32,
/*46173*/           OPC_MoveChild, 2,
/*46175*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46178*/           OPC_RecordChild0, // #2 = $src3
/*46179*/           OPC_CheckChild0Type, MVT::v4i32,
/*46181*/           OPC_RecordChild1, // #3 = $lane
/*46182*/           OPC_MoveChild, 1,
/*46184*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46187*/           OPC_MoveParent,
/*46188*/           OPC_CheckType, MVT::v4i32,
/*46190*/           OPC_MoveParent,
/*46191*/           OPC_CheckType, MVT::v4i32,
/*46193*/           OPC_MoveParent,
/*46194*/           OPC_CheckType, MVT::v4i32,
/*46196*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46198*/           OPC_EmitConvertToTarget, 3,
/*46200*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46203*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*46212*/           OPC_EmitConvertToTarget, 3,
/*46214*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46217*/           OPC_EmitInteger, MVT::i32, 14, 
/*46220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46236*/         0, /*End of Scope*/
/*46237*/       /*Scope*/ 22|128,1/*150*/, /*->46389*/
/*46239*/         OPC_MoveChild, 1,
/*46241*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46244*/         OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*46247*/         OPC_Scope, 69, /*->46318*/ // 2 children in Scope
/*46249*/           OPC_RecordChild1, // #0 = $src2
/*46250*/           OPC_CheckChild1Type, MVT::v8i16,
/*46252*/           OPC_MoveChild, 2,
/*46254*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46257*/           OPC_RecordChild0, // #1 = $src3
/*46258*/           OPC_CheckChild0Type, MVT::v8i16,
/*46260*/           OPC_RecordChild1, // #2 = $lane
/*46261*/           OPC_MoveChild, 1,
/*46263*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46266*/           OPC_MoveParent,
/*46267*/           OPC_CheckType, MVT::v8i16,
/*46269*/           OPC_MoveParent,
/*46270*/           OPC_CheckType, MVT::v8i16,
/*46272*/           OPC_MoveParent,
/*46273*/           OPC_RecordChild2, // #3 = $src1
/*46274*/           OPC_CheckChild2Type, MVT::v8i16,
/*46276*/           OPC_CheckType, MVT::v8i16,
/*46278*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46280*/           OPC_EmitConvertToTarget, 2,
/*46282*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46285*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*46294*/           OPC_EmitConvertToTarget, 2,
/*46296*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46299*/           OPC_EmitInteger, MVT::i32, 14, 
/*46302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46305*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 307:iPTR, (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46318*/         /*Scope*/ 69, /*->46388*/
/*46319*/           OPC_MoveChild, 1,
/*46321*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46324*/           OPC_RecordChild0, // #0 = $src3
/*46325*/           OPC_CheckChild0Type, MVT::v8i16,
/*46327*/           OPC_RecordChild1, // #1 = $lane
/*46328*/           OPC_MoveChild, 1,
/*46330*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46333*/           OPC_MoveParent,
/*46334*/           OPC_CheckType, MVT::v8i16,
/*46336*/           OPC_MoveParent,
/*46337*/           OPC_RecordChild2, // #2 = $src2
/*46338*/           OPC_CheckChild2Type, MVT::v8i16,
/*46340*/           OPC_CheckType, MVT::v8i16,
/*46342*/           OPC_MoveParent,
/*46343*/           OPC_RecordChild2, // #3 = $src1
/*46344*/           OPC_CheckChild2Type, MVT::v8i16,
/*46346*/           OPC_CheckType, MVT::v8i16,
/*46348*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46350*/           OPC_EmitConvertToTarget, 1,
/*46352*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46355*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*46364*/           OPC_EmitConvertToTarget, 1,
/*46366*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46369*/           OPC_EmitInteger, MVT::i32, 14, 
/*46372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 307:iPTR, (intrinsic_wo_chain:v8i16 315:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46388*/         0, /*End of Scope*/
/*46389*/       /*Scope*/ 77, /*->46467*/
/*46390*/         OPC_RecordChild1, // #0 = $src1
/*46391*/         OPC_CheckChild1Type, MVT::v4i32,
/*46393*/         OPC_MoveChild, 2,
/*46395*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46398*/         OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*46401*/         OPC_MoveChild, 1,
/*46403*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46406*/         OPC_RecordChild0, // #1 = $src3
/*46407*/         OPC_CheckChild0Type, MVT::v4i32,
/*46409*/         OPC_RecordChild1, // #2 = $lane
/*46410*/         OPC_MoveChild, 1,
/*46412*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46415*/         OPC_MoveParent,
/*46416*/         OPC_CheckType, MVT::v4i32,
/*46418*/         OPC_MoveParent,
/*46419*/         OPC_RecordChild2, // #3 = $src2
/*46420*/         OPC_CheckChild2Type, MVT::v4i32,
/*46422*/         OPC_CheckType, MVT::v4i32,
/*46424*/         OPC_MoveParent,
/*46425*/         OPC_CheckType, MVT::v4i32,
/*46427*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46429*/         OPC_EmitConvertToTarget, 2,
/*46431*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46434*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*46443*/         OPC_EmitConvertToTarget, 2,
/*46445*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46448*/         OPC_EmitInteger, MVT::i32, 14, 
/*46451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 315:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46467*/       /*Scope*/ 22|128,1/*150*/, /*->46619*/
/*46469*/         OPC_MoveChild, 1,
/*46471*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46474*/         OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*46477*/         OPC_Scope, 69, /*->46548*/ // 2 children in Scope
/*46479*/           OPC_RecordChild1, // #0 = $src2
/*46480*/           OPC_CheckChild1Type, MVT::v4i32,
/*46482*/           OPC_MoveChild, 2,
/*46484*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46487*/           OPC_RecordChild0, // #1 = $src3
/*46488*/           OPC_CheckChild0Type, MVT::v4i32,
/*46490*/           OPC_RecordChild1, // #2 = $lane
/*46491*/           OPC_MoveChild, 1,
/*46493*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46496*/           OPC_MoveParent,
/*46497*/           OPC_CheckType, MVT::v4i32,
/*46499*/           OPC_MoveParent,
/*46500*/           OPC_CheckType, MVT::v4i32,
/*46502*/           OPC_MoveParent,
/*46503*/           OPC_RecordChild2, // #3 = $src1
/*46504*/           OPC_CheckChild2Type, MVT::v4i32,
/*46506*/           OPC_CheckType, MVT::v4i32,
/*46508*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46510*/           OPC_EmitConvertToTarget, 2,
/*46512*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46515*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*46524*/           OPC_EmitConvertToTarget, 2,
/*46526*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46529*/           OPC_EmitInteger, MVT::i32, 14, 
/*46532*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46535*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 307:iPTR, (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46548*/         /*Scope*/ 69, /*->46618*/
/*46549*/           OPC_MoveChild, 1,
/*46551*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46554*/           OPC_RecordChild0, // #0 = $src3
/*46555*/           OPC_CheckChild0Type, MVT::v4i32,
/*46557*/           OPC_RecordChild1, // #1 = $lane
/*46558*/           OPC_MoveChild, 1,
/*46560*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46563*/           OPC_MoveParent,
/*46564*/           OPC_CheckType, MVT::v4i32,
/*46566*/           OPC_MoveParent,
/*46567*/           OPC_RecordChild2, // #2 = $src2
/*46568*/           OPC_CheckChild2Type, MVT::v4i32,
/*46570*/           OPC_CheckType, MVT::v4i32,
/*46572*/           OPC_MoveParent,
/*46573*/           OPC_RecordChild2, // #3 = $src1
/*46574*/           OPC_CheckChild2Type, MVT::v4i32,
/*46576*/           OPC_CheckType, MVT::v4i32,
/*46578*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46580*/           OPC_EmitConvertToTarget, 1,
/*46582*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46585*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*46594*/           OPC_EmitConvertToTarget, 1,
/*46596*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46599*/           OPC_EmitInteger, MVT::i32, 14, 
/*46602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46605*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 307:iPTR, (intrinsic_wo_chain:v4i32 315:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46618*/         0, /*End of Scope*/
/*46619*/       /*Scope*/ 117|128,1/*245*/, /*->46866*/
/*46621*/         OPC_RecordChild1, // #0 = $src1
/*46622*/         OPC_Scope, 41, /*->46665*/ // 5 children in Scope
/*46624*/           OPC_CheckChild1Type, MVT::v4i16,
/*46626*/           OPC_MoveChild, 2,
/*46628*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46631*/           OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*46634*/           OPC_RecordChild1, // #1 = $Vn
/*46635*/           OPC_CheckChild1Type, MVT::v4i16,
/*46637*/           OPC_RecordChild2, // #2 = $Vm
/*46638*/           OPC_CheckChild2Type, MVT::v4i16,
/*46640*/           OPC_CheckType, MVT::v4i16,
/*46642*/           OPC_MoveParent,
/*46643*/           OPC_CheckType, MVT::v4i16,
/*46645*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46647*/           OPC_EmitInteger, MVT::i32, 14, 
/*46650*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46653*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 307:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46665*/         /*Scope*/ 41, /*->46707*/
/*46666*/           OPC_CheckChild1Type, MVT::v2i32,
/*46668*/           OPC_MoveChild, 2,
/*46670*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46673*/           OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*46676*/           OPC_RecordChild1, // #1 = $Vn
/*46677*/           OPC_CheckChild1Type, MVT::v2i32,
/*46679*/           OPC_RecordChild2, // #2 = $Vm
/*46680*/           OPC_CheckChild2Type, MVT::v2i32,
/*46682*/           OPC_CheckType, MVT::v2i32,
/*46684*/           OPC_MoveParent,
/*46685*/           OPC_CheckType, MVT::v2i32,
/*46687*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46689*/           OPC_EmitInteger, MVT::i32, 14, 
/*46692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46695*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 307:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46707*/         /*Scope*/ 41, /*->46749*/
/*46708*/           OPC_CheckChild1Type, MVT::v8i16,
/*46710*/           OPC_MoveChild, 2,
/*46712*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46715*/           OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*46718*/           OPC_RecordChild1, // #1 = $Vn
/*46719*/           OPC_CheckChild1Type, MVT::v8i16,
/*46721*/           OPC_RecordChild2, // #2 = $Vm
/*46722*/           OPC_CheckChild2Type, MVT::v8i16,
/*46724*/           OPC_CheckType, MVT::v8i16,
/*46726*/           OPC_MoveParent,
/*46727*/           OPC_CheckType, MVT::v8i16,
/*46729*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46731*/           OPC_EmitInteger, MVT::i32, 14, 
/*46734*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46737*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 307:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46749*/         /*Scope*/ 75, /*->46825*/
/*46750*/           OPC_CheckChild1Type, MVT::v4i32,
/*46752*/           OPC_MoveChild, 2,
/*46754*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46757*/           OPC_CheckType, MVT::v4i32,
/*46759*/           OPC_Scope, 32, /*->46793*/ // 2 children in Scope
/*46761*/             OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*46764*/             OPC_RecordChild1, // #1 = $Vn
/*46765*/             OPC_CheckChild1Type, MVT::v4i32,
/*46767*/             OPC_RecordChild2, // #2 = $Vm
/*46768*/             OPC_CheckChild2Type, MVT::v4i32,
/*46770*/             OPC_MoveParent,
/*46771*/             OPC_CheckType, MVT::v4i32,
/*46773*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46775*/             OPC_EmitInteger, MVT::i32, 14, 
/*46778*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46781*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46793*/           /*Scope*/ 30, /*->46824*/
/*46794*/             OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*46797*/             OPC_RecordChild1, // #1 = $Vn
/*46798*/             OPC_CheckChild1Type, MVT::v4i16,
/*46800*/             OPC_RecordChild2, // #2 = $Vm
/*46801*/             OPC_CheckChild2Type, MVT::v4i16,
/*46803*/             OPC_MoveParent,
/*46804*/             OPC_CheckType, MVT::v4i32,
/*46806*/             OPC_EmitInteger, MVT::i32, 14, 
/*46809*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46812*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 310:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46824*/           0, /*End of Scope*/
/*46825*/         /*Scope*/ 39, /*->46865*/
/*46826*/           OPC_CheckChild1Type, MVT::v2i64,
/*46828*/           OPC_MoveChild, 2,
/*46830*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46833*/           OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*46836*/           OPC_RecordChild1, // #1 = $Vn
/*46837*/           OPC_CheckChild1Type, MVT::v2i32,
/*46839*/           OPC_RecordChild2, // #2 = $Vm
/*46840*/           OPC_CheckChild2Type, MVT::v2i32,
/*46842*/           OPC_CheckType, MVT::v2i64,
/*46844*/           OPC_MoveParent,
/*46845*/           OPC_CheckType, MVT::v2i64,
/*46847*/           OPC_EmitInteger, MVT::i32, 14, 
/*46850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46853*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 307:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 310:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46865*/         0, /*End of Scope*/
/*46866*/       /*Scope*/ 88|128,1/*216*/, /*->47084*/
/*46868*/         OPC_MoveChild, 1,
/*46870*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46873*/         OPC_Scope, 10|128,1/*138*/, /*->47014*/ // 2 children in Scope
/*46876*/           OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*46879*/           OPC_RecordChild1, // #0 = $Vn
/*46880*/           OPC_SwitchType /*4 cases */, 31, MVT::v4i16,// ->46914
/*46883*/             OPC_CheckChild1Type, MVT::v4i16,
/*46885*/             OPC_RecordChild2, // #1 = $Vm
/*46886*/             OPC_CheckChild2Type, MVT::v4i16,
/*46888*/             OPC_MoveParent,
/*46889*/             OPC_RecordChild2, // #2 = $src1
/*46890*/             OPC_CheckChild2Type, MVT::v4i16,
/*46892*/             OPC_CheckType, MVT::v4i16,
/*46894*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46896*/             OPC_EmitInteger, MVT::i32, 14, 
/*46899*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46902*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 307:iPTR, (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46914*/           /*SwitchType*/ 31, MVT::v2i32,// ->46947
/*46916*/             OPC_CheckChild1Type, MVT::v2i32,
/*46918*/             OPC_RecordChild2, // #1 = $Vm
/*46919*/             OPC_CheckChild2Type, MVT::v2i32,
/*46921*/             OPC_MoveParent,
/*46922*/             OPC_RecordChild2, // #2 = $src1
/*46923*/             OPC_CheckChild2Type, MVT::v2i32,
/*46925*/             OPC_CheckType, MVT::v2i32,
/*46927*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46929*/             OPC_EmitInteger, MVT::i32, 14, 
/*46932*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46935*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 307:iPTR, (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46947*/           /*SwitchType*/ 31, MVT::v8i16,// ->46980
/*46949*/             OPC_CheckChild1Type, MVT::v8i16,
/*46951*/             OPC_RecordChild2, // #1 = $Vm
/*46952*/             OPC_CheckChild2Type, MVT::v8i16,
/*46954*/             OPC_MoveParent,
/*46955*/             OPC_RecordChild2, // #2 = $src1
/*46956*/             OPC_CheckChild2Type, MVT::v8i16,
/*46958*/             OPC_CheckType, MVT::v8i16,
/*46960*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46962*/             OPC_EmitInteger, MVT::i32, 14, 
/*46965*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46968*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 307:iPTR, (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46980*/           /*SwitchType*/ 31, MVT::v4i32,// ->47013
/*46982*/             OPC_CheckChild1Type, MVT::v4i32,
/*46984*/             OPC_RecordChild2, // #1 = $Vm
/*46985*/             OPC_CheckChild2Type, MVT::v4i32,
/*46987*/             OPC_MoveParent,
/*46988*/             OPC_RecordChild2, // #2 = $src1
/*46989*/             OPC_CheckChild2Type, MVT::v4i32,
/*46991*/             OPC_CheckType, MVT::v4i32,
/*46993*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46995*/             OPC_EmitInteger, MVT::i32, 14, 
/*46998*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47001*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 307:iPTR, (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47013*/           0, // EndSwitchType
/*47014*/         /*Scope*/ 68, /*->47083*/
/*47015*/           OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*47018*/           OPC_RecordChild1, // #0 = $Vn
/*47019*/           OPC_SwitchType /*2 cases */, 29, MVT::v4i32,// ->47051
/*47022*/             OPC_CheckChild1Type, MVT::v4i16,
/*47024*/             OPC_RecordChild2, // #1 = $Vm
/*47025*/             OPC_CheckChild2Type, MVT::v4i16,
/*47027*/             OPC_MoveParent,
/*47028*/             OPC_RecordChild2, // #2 = $src1
/*47029*/             OPC_CheckChild2Type, MVT::v4i32,
/*47031*/             OPC_CheckType, MVT::v4i32,
/*47033*/             OPC_EmitInteger, MVT::i32, 14, 
/*47036*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47039*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 307:iPTR, (intrinsic_wo_chain:v4i32 310:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47051*/           /*SwitchType*/ 29, MVT::v2i64,// ->47082
/*47053*/             OPC_CheckChild1Type, MVT::v2i32,
/*47055*/             OPC_RecordChild2, // #1 = $Vm
/*47056*/             OPC_CheckChild2Type, MVT::v2i32,
/*47058*/             OPC_MoveParent,
/*47059*/             OPC_RecordChild2, // #2 = $src1
/*47060*/             OPC_CheckChild2Type, MVT::v2i64,
/*47062*/             OPC_CheckType, MVT::v2i64,
/*47064*/             OPC_EmitInteger, MVT::i32, 14, 
/*47067*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47070*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 307:iPTR, (intrinsic_wo_chain:v2i64 310:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47082*/           0, // EndSwitchType
/*47083*/         0, /*End of Scope*/
/*47084*/       /*Scope*/ 83|128,1/*211*/, /*->47297*/
/*47086*/         OPC_RecordChild1, // #0 = $Vn
/*47087*/         OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->47114
/*47090*/           OPC_CheckChild1Type, MVT::v4i16,
/*47092*/           OPC_RecordChild2, // #1 = $Vm
/*47093*/           OPC_CheckChild2Type, MVT::v4i16,
/*47095*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47097*/           OPC_EmitInteger, MVT::i32, 14, 
/*47100*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47103*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 307:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47114*/         /*SwitchType*/ 24, MVT::v2i32,// ->47140
/*47116*/           OPC_CheckChild1Type, MVT::v2i32,
/*47118*/           OPC_RecordChild2, // #1 = $Vm
/*47119*/           OPC_CheckChild2Type, MVT::v2i32,
/*47121*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47123*/           OPC_EmitInteger, MVT::i32, 14, 
/*47126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47129*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 307:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47140*/         /*SwitchType*/ 24, MVT::v8i16,// ->47166
/*47142*/           OPC_CheckChild1Type, MVT::v8i16,
/*47144*/           OPC_RecordChild2, // #1 = $Vm
/*47145*/           OPC_CheckChild2Type, MVT::v8i16,
/*47147*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47149*/           OPC_EmitInteger, MVT::i32, 14, 
/*47152*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47155*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 307:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47166*/         /*SwitchType*/ 24, MVT::v4i32,// ->47192
/*47168*/           OPC_CheckChild1Type, MVT::v4i32,
/*47170*/           OPC_RecordChild2, // #1 = $Vm
/*47171*/           OPC_CheckChild2Type, MVT::v4i32,
/*47173*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47175*/           OPC_EmitInteger, MVT::i32, 14, 
/*47178*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47181*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47192*/         /*SwitchType*/ 24, MVT::v8i8,// ->47218
/*47194*/           OPC_CheckChild1Type, MVT::v8i8,
/*47196*/           OPC_RecordChild2, // #1 = $Vm
/*47197*/           OPC_CheckChild2Type, MVT::v8i8,
/*47199*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47201*/           OPC_EmitInteger, MVT::i32, 14, 
/*47204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47207*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 307:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47218*/         /*SwitchType*/ 24, MVT::v16i8,// ->47244
/*47220*/           OPC_CheckChild1Type, MVT::v16i8,
/*47222*/           OPC_RecordChild2, // #1 = $Vm
/*47223*/           OPC_CheckChild2Type, MVT::v16i8,
/*47225*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47227*/           OPC_EmitInteger, MVT::i32, 14, 
/*47230*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47233*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 307:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47244*/         /*SwitchType*/ 24, MVT::v1i64,// ->47270
/*47246*/           OPC_CheckChild1Type, MVT::v1i64,
/*47248*/           OPC_RecordChild2, // #1 = $Vm
/*47249*/           OPC_CheckChild2Type, MVT::v1i64,
/*47251*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47253*/           OPC_EmitInteger, MVT::i32, 14, 
/*47256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47259*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 307:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47270*/         /*SwitchType*/ 24, MVT::v2i64,// ->47296
/*47272*/           OPC_CheckChild1Type, MVT::v2i64,
/*47274*/           OPC_RecordChild2, // #1 = $Vm
/*47275*/           OPC_CheckChild2Type, MVT::v2i64,
/*47277*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47279*/           OPC_EmitInteger, MVT::i32, 14, 
/*47282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47285*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 307:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*47296*/         0, // EndSwitchType
/*47297*/       0, /*End of Scope*/
/*47298*/     /*Scope*/ 9|128,9/*1161*/, /*->48461*/
/*47300*/       OPC_CheckChild0Integer, 71|128,2/*327*/, 
/*47303*/       OPC_RecordChild1, // #0 = $src1
/*47304*/       OPC_Scope, 45|128,1/*173*/, /*->47480*/ // 8 children in Scope
/*47307*/         OPC_CheckChild1Type, MVT::v4i16,
/*47309*/         OPC_Scope, 14|128,1/*142*/, /*->47454*/ // 2 children in Scope
/*47312*/           OPC_MoveChild, 2,
/*47314*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*47317*/           OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*47320*/           OPC_Scope, 49, /*->47371*/ // 3 children in Scope
/*47322*/             OPC_RecordChild1, // #1 = $Vn
/*47323*/             OPC_CheckChild1Type, MVT::v4i16,
/*47325*/             OPC_MoveChild, 2,
/*47327*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47330*/             OPC_RecordChild0, // #2 = $Vm
/*47331*/             OPC_CheckChild0Type, MVT::v4i16,
/*47333*/             OPC_RecordChild1, // #3 = $lane
/*47334*/             OPC_MoveChild, 1,
/*47336*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47339*/             OPC_MoveParent,
/*47340*/             OPC_CheckType, MVT::v4i16,
/*47342*/             OPC_MoveParent,
/*47343*/             OPC_CheckType, MVT::v4i16,
/*47345*/             OPC_MoveParent,
/*47346*/             OPC_CheckType, MVT::v4i16,
/*47348*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47350*/             OPC_EmitConvertToTarget, 3,
/*47352*/             OPC_EmitInteger, MVT::i32, 14, 
/*47355*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47358*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 327:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47371*/           /*Scope*/ 49, /*->47421*/
/*47372*/             OPC_MoveChild, 1,
/*47374*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47377*/             OPC_RecordChild0, // #1 = $Vm
/*47378*/             OPC_CheckChild0Type, MVT::v4i16,
/*47380*/             OPC_RecordChild1, // #2 = $lane
/*47381*/             OPC_MoveChild, 1,
/*47383*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47386*/             OPC_MoveParent,
/*47387*/             OPC_CheckType, MVT::v4i16,
/*47389*/             OPC_MoveParent,
/*47390*/             OPC_RecordChild2, // #3 = $Vn
/*47391*/             OPC_CheckChild2Type, MVT::v4i16,
/*47393*/             OPC_CheckType, MVT::v4i16,
/*47395*/             OPC_MoveParent,
/*47396*/             OPC_CheckType, MVT::v4i16,
/*47398*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47400*/             OPC_EmitConvertToTarget, 2,
/*47402*/             OPC_EmitInteger, MVT::i32, 14, 
/*47405*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47408*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 327:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 315:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47421*/           /*Scope*/ 31, /*->47453*/
/*47422*/             OPC_RecordChild1, // #1 = $Vn
/*47423*/             OPC_CheckChild1Type, MVT::v4i16,
/*47425*/             OPC_RecordChild2, // #2 = $Vm
/*47426*/             OPC_CheckChild2Type, MVT::v4i16,
/*47428*/             OPC_CheckType, MVT::v4i16,
/*47430*/             OPC_MoveParent,
/*47431*/             OPC_CheckType, MVT::v4i16,
/*47433*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47435*/             OPC_EmitInteger, MVT::i32, 14, 
/*47438*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47441*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 327:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47453*/           0, /*End of Scope*/
/*47454*/         /*Scope*/ 24, /*->47479*/
/*47455*/           OPC_RecordChild2, // #1 = $Vm
/*47456*/           OPC_CheckChild2Type, MVT::v4i16,
/*47458*/           OPC_CheckType, MVT::v4i16,
/*47460*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47462*/           OPC_EmitInteger, MVT::i32, 14, 
/*47465*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47468*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 327:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47479*/         0, /*End of Scope*/
/*47480*/       /*Scope*/ 45|128,1/*173*/, /*->47655*/
/*47482*/         OPC_CheckChild1Type, MVT::v2i32,
/*47484*/         OPC_Scope, 14|128,1/*142*/, /*->47629*/ // 2 children in Scope
/*47487*/           OPC_MoveChild, 2,
/*47489*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*47492*/           OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*47495*/           OPC_Scope, 49, /*->47546*/ // 3 children in Scope
/*47497*/             OPC_RecordChild1, // #1 = $Vn
/*47498*/             OPC_CheckChild1Type, MVT::v2i32,
/*47500*/             OPC_MoveChild, 2,
/*47502*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47505*/             OPC_RecordChild0, // #2 = $Vm
/*47506*/             OPC_CheckChild0Type, MVT::v2i32,
/*47508*/             OPC_RecordChild1, // #3 = $lane
/*47509*/             OPC_MoveChild, 1,
/*47511*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47514*/             OPC_MoveParent,
/*47515*/             OPC_CheckType, MVT::v2i32,
/*47517*/             OPC_MoveParent,
/*47518*/             OPC_CheckType, MVT::v2i32,
/*47520*/             OPC_MoveParent,
/*47521*/             OPC_CheckType, MVT::v2i32,
/*47523*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47525*/             OPC_EmitConvertToTarget, 3,
/*47527*/             OPC_EmitInteger, MVT::i32, 14, 
/*47530*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47533*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 327:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47546*/           /*Scope*/ 49, /*->47596*/
/*47547*/             OPC_MoveChild, 1,
/*47549*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47552*/             OPC_RecordChild0, // #1 = $Vm
/*47553*/             OPC_CheckChild0Type, MVT::v2i32,
/*47555*/             OPC_RecordChild1, // #2 = $lane
/*47556*/             OPC_MoveChild, 1,
/*47558*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47561*/             OPC_MoveParent,
/*47562*/             OPC_CheckType, MVT::v2i32,
/*47564*/             OPC_MoveParent,
/*47565*/             OPC_RecordChild2, // #3 = $Vn
/*47566*/             OPC_CheckChild2Type, MVT::v2i32,
/*47568*/             OPC_CheckType, MVT::v2i32,
/*47570*/             OPC_MoveParent,
/*47571*/             OPC_CheckType, MVT::v2i32,
/*47573*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47575*/             OPC_EmitConvertToTarget, 2,
/*47577*/             OPC_EmitInteger, MVT::i32, 14, 
/*47580*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47583*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 327:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 315:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47596*/           /*Scope*/ 31, /*->47628*/
/*47597*/             OPC_RecordChild1, // #1 = $Vn
/*47598*/             OPC_CheckChild1Type, MVT::v2i32,
/*47600*/             OPC_RecordChild2, // #2 = $Vm
/*47601*/             OPC_CheckChild2Type, MVT::v2i32,
/*47603*/             OPC_CheckType, MVT::v2i32,
/*47605*/             OPC_MoveParent,
/*47606*/             OPC_CheckType, MVT::v2i32,
/*47608*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47610*/             OPC_EmitInteger, MVT::i32, 14, 
/*47613*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47616*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 327:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47628*/           0, /*End of Scope*/
/*47629*/         /*Scope*/ 24, /*->47654*/
/*47630*/           OPC_RecordChild2, // #1 = $Vm
/*47631*/           OPC_CheckChild2Type, MVT::v2i32,
/*47633*/           OPC_CheckType, MVT::v2i32,
/*47635*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47637*/           OPC_EmitInteger, MVT::i32, 14, 
/*47640*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47643*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 327:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47654*/         0, /*End of Scope*/
/*47655*/       /*Scope*/ 88|128,2/*344*/, /*->48001*/
/*47657*/         OPC_CheckChild1Type, MVT::v4i32,
/*47659*/         OPC_Scope, 57|128,2/*313*/, /*->47975*/ // 2 children in Scope
/*47662*/           OPC_MoveChild, 2,
/*47664*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*47667*/           OPC_Scope, 3|128,1/*131*/, /*->47801*/ // 2 children in Scope
/*47670*/             OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*47673*/             OPC_Scope, 47, /*->47722*/ // 3 children in Scope
/*47675*/               OPC_RecordChild1, // #1 = $Vn
/*47676*/               OPC_CheckChild1Type, MVT::v4i16,
/*47678*/               OPC_MoveChild, 2,
/*47680*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47683*/               OPC_RecordChild0, // #2 = $Vm
/*47684*/               OPC_CheckChild0Type, MVT::v4i16,
/*47686*/               OPC_RecordChild1, // #3 = $lane
/*47687*/               OPC_MoveChild, 1,
/*47689*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47692*/               OPC_MoveParent,
/*47693*/               OPC_CheckType, MVT::v4i16,
/*47695*/               OPC_MoveParent,
/*47696*/               OPC_CheckType, MVT::v4i32,
/*47698*/               OPC_MoveParent,
/*47699*/               OPC_CheckType, MVT::v4i32,
/*47701*/               OPC_EmitConvertToTarget, 3,
/*47703*/               OPC_EmitInteger, MVT::i32, 14, 
/*47706*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47709*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 327:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 310:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47722*/             /*Scope*/ 47, /*->47770*/
/*47723*/               OPC_MoveChild, 1,
/*47725*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47728*/               OPC_RecordChild0, // #1 = $Vm
/*47729*/               OPC_CheckChild0Type, MVT::v4i16,
/*47731*/               OPC_RecordChild1, // #2 = $lane
/*47732*/               OPC_MoveChild, 1,
/*47734*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47737*/               OPC_MoveParent,
/*47738*/               OPC_CheckType, MVT::v4i16,
/*47740*/               OPC_MoveParent,
/*47741*/               OPC_RecordChild2, // #3 = $Vn
/*47742*/               OPC_CheckChild2Type, MVT::v4i16,
/*47744*/               OPC_CheckType, MVT::v4i32,
/*47746*/               OPC_MoveParent,
/*47747*/               OPC_CheckType, MVT::v4i32,
/*47749*/               OPC_EmitConvertToTarget, 2,
/*47751*/               OPC_EmitInteger, MVT::i32, 14, 
/*47754*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47757*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 327:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 310:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47770*/             /*Scope*/ 29, /*->47800*/
/*47771*/               OPC_RecordChild1, // #1 = $Vn
/*47772*/               OPC_CheckChild1Type, MVT::v4i16,
/*47774*/               OPC_RecordChild2, // #2 = $Vm
/*47775*/               OPC_CheckChild2Type, MVT::v4i16,
/*47777*/               OPC_CheckType, MVT::v4i32,
/*47779*/               OPC_MoveParent,
/*47780*/               OPC_CheckType, MVT::v4i32,
/*47782*/               OPC_EmitInteger, MVT::i32, 14, 
/*47785*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47788*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 327:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 310:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47800*/             0, /*End of Scope*/
/*47801*/           /*Scope*/ 43|128,1/*171*/, /*->47974*/
/*47803*/             OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*47806*/             OPC_Scope, 66, /*->47874*/ // 3 children in Scope
/*47808*/               OPC_RecordChild1, // #1 = $src2
/*47809*/               OPC_CheckChild1Type, MVT::v4i32,
/*47811*/               OPC_MoveChild, 2,
/*47813*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47816*/               OPC_RecordChild0, // #2 = $src3
/*47817*/               OPC_CheckChild0Type, MVT::v4i32,
/*47819*/               OPC_RecordChild1, // #3 = $lane
/*47820*/               OPC_MoveChild, 1,
/*47822*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47825*/               OPC_MoveParent,
/*47826*/               OPC_CheckType, MVT::v4i32,
/*47828*/               OPC_MoveParent,
/*47829*/               OPC_CheckType, MVT::v4i32,
/*47831*/               OPC_MoveParent,
/*47832*/               OPC_CheckType, MVT::v4i32,
/*47834*/               OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47836*/               OPC_EmitConvertToTarget, 3,
/*47838*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*47841*/               OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*47850*/               OPC_EmitConvertToTarget, 3,
/*47852*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*47855*/               OPC_EmitInteger, MVT::i32, 14, 
/*47858*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47861*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 327:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47874*/             /*Scope*/ 66, /*->47941*/
/*47875*/               OPC_MoveChild, 1,
/*47877*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47880*/               OPC_RecordChild0, // #1 = $src3
/*47881*/               OPC_CheckChild0Type, MVT::v4i32,
/*47883*/               OPC_RecordChild1, // #2 = $lane
/*47884*/               OPC_MoveChild, 1,
/*47886*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47889*/               OPC_MoveParent,
/*47890*/               OPC_CheckType, MVT::v4i32,
/*47892*/               OPC_MoveParent,
/*47893*/               OPC_RecordChild2, // #3 = $src2
/*47894*/               OPC_CheckChild2Type, MVT::v4i32,
/*47896*/               OPC_CheckType, MVT::v4i32,
/*47898*/               OPC_MoveParent,
/*47899*/               OPC_CheckType, MVT::v4i32,
/*47901*/               OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47903*/               OPC_EmitConvertToTarget, 2,
/*47905*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*47908*/               OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*47917*/               OPC_EmitConvertToTarget, 2,
/*47919*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*47922*/               OPC_EmitInteger, MVT::i32, 14, 
/*47925*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47928*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 327:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 315:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47941*/             /*Scope*/ 31, /*->47973*/
/*47942*/               OPC_RecordChild1, // #1 = $Vn
/*47943*/               OPC_CheckChild1Type, MVT::v4i32,
/*47945*/               OPC_RecordChild2, // #2 = $Vm
/*47946*/               OPC_CheckChild2Type, MVT::v4i32,
/*47948*/               OPC_CheckType, MVT::v4i32,
/*47950*/               OPC_MoveParent,
/*47951*/               OPC_CheckType, MVT::v4i32,
/*47953*/               OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47955*/               OPC_EmitInteger, MVT::i32, 14, 
/*47958*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47961*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 327:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47973*/             0, /*End of Scope*/
/*47974*/           0, /*End of Scope*/
/*47975*/         /*Scope*/ 24, /*->48000*/
/*47976*/           OPC_RecordChild2, // #1 = $Vm
/*47977*/           OPC_CheckChild2Type, MVT::v4i32,
/*47979*/           OPC_CheckType, MVT::v4i32,
/*47981*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47983*/           OPC_EmitInteger, MVT::i32, 14, 
/*47986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47989*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 327:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48000*/         0, /*End of Scope*/
/*48001*/       /*Scope*/ 39|128,1/*167*/, /*->48170*/
/*48003*/         OPC_CheckChild1Type, MVT::v2i64,
/*48005*/         OPC_Scope, 8|128,1/*136*/, /*->48144*/ // 2 children in Scope
/*48008*/           OPC_MoveChild, 2,
/*48010*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*48013*/           OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*48016*/           OPC_Scope, 47, /*->48065*/ // 3 children in Scope
/*48018*/             OPC_RecordChild1, // #1 = $Vn
/*48019*/             OPC_CheckChild1Type, MVT::v2i32,
/*48021*/             OPC_MoveChild, 2,
/*48023*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48026*/             OPC_RecordChild0, // #2 = $Vm
/*48027*/             OPC_CheckChild0Type, MVT::v2i32,
/*48029*/             OPC_RecordChild1, // #3 = $lane
/*48030*/             OPC_MoveChild, 1,
/*48032*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48035*/             OPC_MoveParent,
/*48036*/             OPC_CheckType, MVT::v2i32,
/*48038*/             OPC_MoveParent,
/*48039*/             OPC_CheckType, MVT::v2i64,
/*48041*/             OPC_MoveParent,
/*48042*/             OPC_CheckType, MVT::v2i64,
/*48044*/             OPC_EmitConvertToTarget, 3,
/*48046*/             OPC_EmitInteger, MVT::i32, 14, 
/*48049*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48052*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 327:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 310:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48065*/           /*Scope*/ 47, /*->48113*/
/*48066*/             OPC_MoveChild, 1,
/*48068*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48071*/             OPC_RecordChild0, // #1 = $Vm
/*48072*/             OPC_CheckChild0Type, MVT::v2i32,
/*48074*/             OPC_RecordChild1, // #2 = $lane
/*48075*/             OPC_MoveChild, 1,
/*48077*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48080*/             OPC_MoveParent,
/*48081*/             OPC_CheckType, MVT::v2i32,
/*48083*/             OPC_MoveParent,
/*48084*/             OPC_RecordChild2, // #3 = $Vn
/*48085*/             OPC_CheckChild2Type, MVT::v2i32,
/*48087*/             OPC_CheckType, MVT::v2i64,
/*48089*/             OPC_MoveParent,
/*48090*/             OPC_CheckType, MVT::v2i64,
/*48092*/             OPC_EmitConvertToTarget, 2,
/*48094*/             OPC_EmitInteger, MVT::i32, 14, 
/*48097*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48100*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 327:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 310:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48113*/           /*Scope*/ 29, /*->48143*/
/*48114*/             OPC_RecordChild1, // #1 = $Vn
/*48115*/             OPC_CheckChild1Type, MVT::v2i32,
/*48117*/             OPC_RecordChild2, // #2 = $Vm
/*48118*/             OPC_CheckChild2Type, MVT::v2i32,
/*48120*/             OPC_CheckType, MVT::v2i64,
/*48122*/             OPC_MoveParent,
/*48123*/             OPC_CheckType, MVT::v2i64,
/*48125*/             OPC_EmitInteger, MVT::i32, 14, 
/*48128*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48131*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 327:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 310:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48143*/           0, /*End of Scope*/
/*48144*/         /*Scope*/ 24, /*->48169*/
/*48145*/           OPC_RecordChild2, // #1 = $Vm
/*48146*/           OPC_CheckChild2Type, MVT::v2i64,
/*48148*/           OPC_CheckType, MVT::v2i64,
/*48150*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48152*/           OPC_EmitInteger, MVT::i32, 14, 
/*48155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48158*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 327:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*48169*/         0, /*End of Scope*/
/*48170*/       /*Scope*/ 79|128,1/*207*/, /*->48379*/
/*48172*/         OPC_CheckChild1Type, MVT::v8i16,
/*48174*/         OPC_Scope, 48|128,1/*176*/, /*->48353*/ // 2 children in Scope
/*48177*/           OPC_MoveChild, 2,
/*48179*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*48182*/           OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*48185*/           OPC_Scope, 66, /*->48253*/ // 3 children in Scope
/*48187*/             OPC_RecordChild1, // #1 = $src2
/*48188*/             OPC_CheckChild1Type, MVT::v8i16,
/*48190*/             OPC_MoveChild, 2,
/*48192*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48195*/             OPC_RecordChild0, // #2 = $src3
/*48196*/             OPC_CheckChild0Type, MVT::v8i16,
/*48198*/             OPC_RecordChild1, // #3 = $lane
/*48199*/             OPC_MoveChild, 1,
/*48201*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48204*/             OPC_MoveParent,
/*48205*/             OPC_CheckType, MVT::v8i16,
/*48207*/             OPC_MoveParent,
/*48208*/             OPC_CheckType, MVT::v8i16,
/*48210*/             OPC_MoveParent,
/*48211*/             OPC_CheckType, MVT::v8i16,
/*48213*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*48215*/             OPC_EmitConvertToTarget, 3,
/*48217*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*48220*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*48229*/             OPC_EmitConvertToTarget, 3,
/*48231*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*48234*/             OPC_EmitInteger, MVT::i32, 14, 
/*48237*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48240*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 327:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48253*/           /*Scope*/ 66, /*->48320*/
/*48254*/             OPC_MoveChild, 1,
/*48256*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48259*/             OPC_RecordChild0, // #1 = $src3
/*48260*/             OPC_CheckChild0Type, MVT::v8i16,
/*48262*/             OPC_RecordChild1, // #2 = $lane
/*48263*/             OPC_MoveChild, 1,
/*48265*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48268*/             OPC_MoveParent,
/*48269*/             OPC_CheckType, MVT::v8i16,
/*48271*/             OPC_MoveParent,
/*48272*/             OPC_RecordChild2, // #3 = $src2
/*48273*/             OPC_CheckChild2Type, MVT::v8i16,
/*48275*/             OPC_CheckType, MVT::v8i16,
/*48277*/             OPC_MoveParent,
/*48278*/             OPC_CheckType, MVT::v8i16,
/*48280*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*48282*/             OPC_EmitConvertToTarget, 2,
/*48284*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*48287*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*48296*/             OPC_EmitConvertToTarget, 2,
/*48298*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*48301*/             OPC_EmitInteger, MVT::i32, 14, 
/*48304*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48307*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 327:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 315:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48320*/           /*Scope*/ 31, /*->48352*/
/*48321*/             OPC_RecordChild1, // #1 = $Vn
/*48322*/             OPC_CheckChild1Type, MVT::v8i16,
/*48324*/             OPC_RecordChild2, // #2 = $Vm
/*48325*/             OPC_CheckChild2Type, MVT::v8i16,
/*48327*/             OPC_CheckType, MVT::v8i16,
/*48329*/             OPC_MoveParent,
/*48330*/             OPC_CheckType, MVT::v8i16,
/*48332*/             OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*48334*/             OPC_EmitInteger, MVT::i32, 14, 
/*48337*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48340*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 327:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48352*/           0, /*End of Scope*/
/*48353*/         /*Scope*/ 24, /*->48378*/
/*48354*/           OPC_RecordChild2, // #1 = $Vm
/*48355*/           OPC_CheckChild2Type, MVT::v8i16,
/*48357*/           OPC_CheckType, MVT::v8i16,
/*48359*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48361*/           OPC_EmitInteger, MVT::i32, 14, 
/*48364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48367*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 327:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48378*/         0, /*End of Scope*/
/*48379*/       /*Scope*/ 26, /*->48406*/
/*48380*/         OPC_CheckChild1Type, MVT::v8i8,
/*48382*/         OPC_RecordChild2, // #1 = $Vm
/*48383*/         OPC_CheckChild2Type, MVT::v8i8,
/*48385*/         OPC_CheckType, MVT::v8i8,
/*48387*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48389*/         OPC_EmitInteger, MVT::i32, 14, 
/*48392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 327:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48406*/       /*Scope*/ 26, /*->48433*/
/*48407*/         OPC_CheckChild1Type, MVT::v16i8,
/*48409*/         OPC_RecordChild2, // #1 = $Vm
/*48410*/         OPC_CheckChild2Type, MVT::v16i8,
/*48412*/         OPC_CheckType, MVT::v16i8,
/*48414*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48416*/         OPC_EmitInteger, MVT::i32, 14, 
/*48419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48422*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 327:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48433*/       /*Scope*/ 26, /*->48460*/
/*48434*/         OPC_CheckChild1Type, MVT::v1i64,
/*48436*/         OPC_RecordChild2, // #1 = $Vm
/*48437*/         OPC_CheckChild2Type, MVT::v1i64,
/*48439*/         OPC_CheckType, MVT::v1i64,
/*48441*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48443*/         OPC_EmitInteger, MVT::i32, 14, 
/*48446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 327:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*48460*/       0, /*End of Scope*/
/*48461*/     /*Scope*/ 55|128,5/*695*/, /*->49158*/
/*48463*/       OPC_CheckChild0Integer, 53|128,2/*309*/, 
/*48466*/       OPC_Scope, 55|128,1/*183*/, /*->48652*/ // 5 children in Scope
/*48469*/         OPC_RecordChild1, // #0 = $Vn
/*48470*/         OPC_Scope, 44, /*->48516*/ // 4 children in Scope
/*48472*/           OPC_CheckChild1Type, MVT::v4i16,
/*48474*/           OPC_MoveChild, 2,
/*48476*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48479*/           OPC_RecordChild0, // #1 = $Vm
/*48480*/           OPC_CheckChild0Type, MVT::v4i16,
/*48482*/           OPC_RecordChild1, // #2 = $lane
/*48483*/           OPC_MoveChild, 1,
/*48485*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48488*/           OPC_MoveParent,
/*48489*/           OPC_CheckType, MVT::v4i16,
/*48491*/           OPC_MoveParent,
/*48492*/           OPC_CheckType, MVT::v4i16,
/*48494*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48496*/           OPC_EmitConvertToTarget, 2,
/*48498*/           OPC_EmitInteger, MVT::i32, 14, 
/*48501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 309:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48516*/         /*Scope*/ 44, /*->48561*/
/*48517*/           OPC_CheckChild1Type, MVT::v2i32,
/*48519*/           OPC_MoveChild, 2,
/*48521*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48524*/           OPC_RecordChild0, // #1 = $Vm
/*48525*/           OPC_CheckChild0Type, MVT::v2i32,
/*48527*/           OPC_RecordChild1, // #2 = $lane
/*48528*/           OPC_MoveChild, 1,
/*48530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48533*/           OPC_MoveParent,
/*48534*/           OPC_CheckType, MVT::v2i32,
/*48536*/           OPC_MoveParent,
/*48537*/           OPC_CheckType, MVT::v2i32,
/*48539*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48541*/           OPC_EmitConvertToTarget, 2,
/*48543*/           OPC_EmitInteger, MVT::i32, 14, 
/*48546*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48549*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 309:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48561*/         /*Scope*/ 44, /*->48606*/
/*48562*/           OPC_CheckChild1Type, MVT::v8i16,
/*48564*/           OPC_MoveChild, 2,
/*48566*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48569*/           OPC_RecordChild0, // #1 = $Vm
/*48570*/           OPC_CheckChild0Type, MVT::v4i16,
/*48572*/           OPC_RecordChild1, // #2 = $lane
/*48573*/           OPC_MoveChild, 1,
/*48575*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48578*/           OPC_MoveParent,
/*48579*/           OPC_CheckType, MVT::v8i16,
/*48581*/           OPC_MoveParent,
/*48582*/           OPC_CheckType, MVT::v8i16,
/*48584*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48586*/           OPC_EmitConvertToTarget, 2,
/*48588*/           OPC_EmitInteger, MVT::i32, 14, 
/*48591*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48594*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 309:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48606*/         /*Scope*/ 44, /*->48651*/
/*48607*/           OPC_CheckChild1Type, MVT::v4i32,
/*48609*/           OPC_MoveChild, 2,
/*48611*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48614*/           OPC_RecordChild0, // #1 = $Vm
/*48615*/           OPC_CheckChild0Type, MVT::v2i32,
/*48617*/           OPC_RecordChild1, // #2 = $lane
/*48618*/           OPC_MoveChild, 1,
/*48620*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48623*/           OPC_MoveParent,
/*48624*/           OPC_CheckType, MVT::v4i32,
/*48626*/           OPC_MoveParent,
/*48627*/           OPC_CheckType, MVT::v4i32,
/*48629*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48631*/           OPC_EmitConvertToTarget, 2,
/*48633*/           OPC_EmitInteger, MVT::i32, 14, 
/*48636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48639*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 309:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48651*/         0, /*End of Scope*/
/*48652*/       /*Scope*/ 24|128,1/*152*/, /*->48806*/
/*48654*/         OPC_MoveChild, 1,
/*48656*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48659*/         OPC_RecordChild0, // #0 = $Vm
/*48660*/         OPC_Scope, 71, /*->48733*/ // 2 children in Scope
/*48662*/           OPC_CheckChild0Type, MVT::v4i16,
/*48664*/           OPC_RecordChild1, // #1 = $lane
/*48665*/           OPC_MoveChild, 1,
/*48667*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48670*/           OPC_MoveParent,
/*48671*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->48702
/*48674*/             OPC_MoveParent,
/*48675*/             OPC_RecordChild2, // #2 = $Vn
/*48676*/             OPC_CheckChild2Type, MVT::v4i16,
/*48678*/             OPC_CheckType, MVT::v4i16,
/*48680*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48682*/             OPC_EmitConvertToTarget, 1,
/*48684*/             OPC_EmitInteger, MVT::i32, 14, 
/*48687*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48690*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 309:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48702*/           /*SwitchType*/ 28, MVT::v8i16,// ->48732
/*48704*/             OPC_MoveParent,
/*48705*/             OPC_RecordChild2, // #2 = $Vn
/*48706*/             OPC_CheckChild2Type, MVT::v8i16,
/*48708*/             OPC_CheckType, MVT::v8i16,
/*48710*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48712*/             OPC_EmitConvertToTarget, 1,
/*48714*/             OPC_EmitInteger, MVT::i32, 14, 
/*48717*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48720*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 309:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48732*/           0, // EndSwitchType
/*48733*/         /*Scope*/ 71, /*->48805*/
/*48734*/           OPC_CheckChild0Type, MVT::v2i32,
/*48736*/           OPC_RecordChild1, // #1 = $lane
/*48737*/           OPC_MoveChild, 1,
/*48739*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48742*/           OPC_MoveParent,
/*48743*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->48774
/*48746*/             OPC_MoveParent,
/*48747*/             OPC_RecordChild2, // #2 = $Vn
/*48748*/             OPC_CheckChild2Type, MVT::v2i32,
/*48750*/             OPC_CheckType, MVT::v2i32,
/*48752*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48754*/             OPC_EmitConvertToTarget, 1,
/*48756*/             OPC_EmitInteger, MVT::i32, 14, 
/*48759*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48762*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 309:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48774*/           /*SwitchType*/ 28, MVT::v4i32,// ->48804
/*48776*/             OPC_MoveParent,
/*48777*/             OPC_RecordChild2, // #2 = $Vn
/*48778*/             OPC_CheckChild2Type, MVT::v4i32,
/*48780*/             OPC_CheckType, MVT::v4i32,
/*48782*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48784*/             OPC_EmitConvertToTarget, 1,
/*48786*/             OPC_EmitInteger, MVT::i32, 14, 
/*48789*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48792*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 309:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48804*/           0, // EndSwitchType
/*48805*/         0, /*End of Scope*/
/*48806*/       /*Scope*/ 123, /*->48930*/
/*48807*/         OPC_RecordChild1, // #0 = $src1
/*48808*/         OPC_Scope, 59, /*->48869*/ // 2 children in Scope
/*48810*/           OPC_CheckChild1Type, MVT::v8i16,
/*48812*/           OPC_MoveChild, 2,
/*48814*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48817*/           OPC_RecordChild0, // #1 = $src2
/*48818*/           OPC_CheckChild0Type, MVT::v8i16,
/*48820*/           OPC_RecordChild1, // #2 = $lane
/*48821*/           OPC_MoveChild, 1,
/*48823*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48826*/           OPC_MoveParent,
/*48827*/           OPC_CheckType, MVT::v8i16,
/*48829*/           OPC_MoveParent,
/*48830*/           OPC_CheckType, MVT::v8i16,
/*48832*/           OPC_EmitConvertToTarget, 2,
/*48834*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*48837*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*48846*/           OPC_EmitConvertToTarget, 2,
/*48848*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*48851*/           OPC_EmitInteger, MVT::i32, 14, 
/*48854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 309:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48869*/         /*Scope*/ 59, /*->48929*/
/*48870*/           OPC_CheckChild1Type, MVT::v4i32,
/*48872*/           OPC_MoveChild, 2,
/*48874*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48877*/           OPC_RecordChild0, // #1 = $src2
/*48878*/           OPC_CheckChild0Type, MVT::v4i32,
/*48880*/           OPC_RecordChild1, // #2 = $lane
/*48881*/           OPC_MoveChild, 1,
/*48883*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48886*/           OPC_MoveParent,
/*48887*/           OPC_CheckType, MVT::v4i32,
/*48889*/           OPC_MoveParent,
/*48890*/           OPC_CheckType, MVT::v4i32,
/*48892*/           OPC_EmitConvertToTarget, 2,
/*48894*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*48897*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*48906*/           OPC_EmitConvertToTarget, 2,
/*48908*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*48911*/           OPC_EmitInteger, MVT::i32, 14, 
/*48914*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48917*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 309:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48929*/         0, /*End of Scope*/
/*48930*/       /*Scope*/ 118, /*->49049*/
/*48931*/         OPC_MoveChild, 1,
/*48933*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48936*/         OPC_RecordChild0, // #0 = $src2
/*48937*/         OPC_Scope, 54, /*->48993*/ // 2 children in Scope
/*48939*/           OPC_CheckChild0Type, MVT::v8i16,
/*48941*/           OPC_RecordChild1, // #1 = $lane
/*48942*/           OPC_MoveChild, 1,
/*48944*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48947*/           OPC_MoveParent,
/*48948*/           OPC_CheckType, MVT::v8i16,
/*48950*/           OPC_MoveParent,
/*48951*/           OPC_RecordChild2, // #2 = $src1
/*48952*/           OPC_CheckChild2Type, MVT::v8i16,
/*48954*/           OPC_CheckType, MVT::v8i16,
/*48956*/           OPC_EmitConvertToTarget, 1,
/*48958*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*48961*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*48970*/           OPC_EmitConvertToTarget, 1,
/*48972*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*48975*/           OPC_EmitInteger, MVT::i32, 14, 
/*48978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 309:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48993*/         /*Scope*/ 54, /*->49048*/
/*48994*/           OPC_CheckChild0Type, MVT::v4i32,
/*48996*/           OPC_RecordChild1, // #1 = $lane
/*48997*/           OPC_MoveChild, 1,
/*48999*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49002*/           OPC_MoveParent,
/*49003*/           OPC_CheckType, MVT::v4i32,
/*49005*/           OPC_MoveParent,
/*49006*/           OPC_RecordChild2, // #2 = $src1
/*49007*/           OPC_CheckChild2Type, MVT::v4i32,
/*49009*/           OPC_CheckType, MVT::v4i32,
/*49011*/           OPC_EmitConvertToTarget, 1,
/*49013*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*49016*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*49025*/           OPC_EmitConvertToTarget, 1,
/*49027*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*49030*/           OPC_EmitInteger, MVT::i32, 14, 
/*49033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49036*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 309:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*49048*/         0, /*End of Scope*/
/*49049*/       /*Scope*/ 107, /*->49157*/
/*49050*/         OPC_RecordChild1, // #0 = $Vn
/*49051*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->49078
/*49054*/           OPC_CheckChild1Type, MVT::v4i16,
/*49056*/           OPC_RecordChild2, // #1 = $Vm
/*49057*/           OPC_CheckChild2Type, MVT::v4i16,
/*49059*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49061*/           OPC_EmitInteger, MVT::i32, 14, 
/*49064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49067*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 309:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49078*/         /*SwitchType*/ 24, MVT::v2i32,// ->49104
/*49080*/           OPC_CheckChild1Type, MVT::v2i32,
/*49082*/           OPC_RecordChild2, // #1 = $Vm
/*49083*/           OPC_CheckChild2Type, MVT::v2i32,
/*49085*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49087*/           OPC_EmitInteger, MVT::i32, 14, 
/*49090*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49093*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 309:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49104*/         /*SwitchType*/ 24, MVT::v8i16,// ->49130
/*49106*/           OPC_CheckChild1Type, MVT::v8i16,
/*49108*/           OPC_RecordChild2, // #1 = $Vm
/*49109*/           OPC_CheckChild2Type, MVT::v8i16,
/*49111*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49113*/           OPC_EmitInteger, MVT::i32, 14, 
/*49116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49119*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 309:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49130*/         /*SwitchType*/ 24, MVT::v4i32,// ->49156
/*49132*/           OPC_CheckChild1Type, MVT::v4i32,
/*49134*/           OPC_RecordChild2, // #1 = $Vm
/*49135*/           OPC_CheckChild2Type, MVT::v4i32,
/*49137*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49139*/           OPC_EmitInteger, MVT::i32, 14, 
/*49142*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49145*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 309:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49156*/         0, // EndSwitchType
/*49157*/       0, /*End of Scope*/
/*49158*/     /*Scope*/ 55|128,5/*695*/, /*->49855*/
/*49160*/       OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*49163*/       OPC_Scope, 55|128,1/*183*/, /*->49349*/ // 5 children in Scope
/*49166*/         OPC_RecordChild1, // #0 = $Vn
/*49167*/         OPC_Scope, 44, /*->49213*/ // 4 children in Scope
/*49169*/           OPC_CheckChild1Type, MVT::v4i16,
/*49171*/           OPC_MoveChild, 2,
/*49173*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49176*/           OPC_RecordChild0, // #1 = $Vm
/*49177*/           OPC_CheckChild0Type, MVT::v4i16,
/*49179*/           OPC_RecordChild1, // #2 = $lane
/*49180*/           OPC_MoveChild, 1,
/*49182*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49185*/           OPC_MoveParent,
/*49186*/           OPC_CheckType, MVT::v4i16,
/*49188*/           OPC_MoveParent,
/*49189*/           OPC_CheckType, MVT::v4i16,
/*49191*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49193*/           OPC_EmitConvertToTarget, 2,
/*49195*/           OPC_EmitInteger, MVT::i32, 14, 
/*49198*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49201*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*49213*/         /*Scope*/ 44, /*->49258*/
/*49214*/           OPC_CheckChild1Type, MVT::v2i32,
/*49216*/           OPC_MoveChild, 2,
/*49218*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49221*/           OPC_RecordChild0, // #1 = $Vm
/*49222*/           OPC_CheckChild0Type, MVT::v2i32,
/*49224*/           OPC_RecordChild1, // #2 = $lane
/*49225*/           OPC_MoveChild, 1,
/*49227*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49230*/           OPC_MoveParent,
/*49231*/           OPC_CheckType, MVT::v2i32,
/*49233*/           OPC_MoveParent,
/*49234*/           OPC_CheckType, MVT::v2i32,
/*49236*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49238*/           OPC_EmitConvertToTarget, 2,
/*49240*/           OPC_EmitInteger, MVT::i32, 14, 
/*49243*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49246*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*49258*/         /*Scope*/ 44, /*->49303*/
/*49259*/           OPC_CheckChild1Type, MVT::v8i16,
/*49261*/           OPC_MoveChild, 2,
/*49263*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49266*/           OPC_RecordChild0, // #1 = $Vm
/*49267*/           OPC_CheckChild0Type, MVT::v4i16,
/*49269*/           OPC_RecordChild1, // #2 = $lane
/*49270*/           OPC_MoveChild, 1,
/*49272*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49275*/           OPC_MoveParent,
/*49276*/           OPC_CheckType, MVT::v8i16,
/*49278*/           OPC_MoveParent,
/*49279*/           OPC_CheckType, MVT::v8i16,
/*49281*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49283*/           OPC_EmitConvertToTarget, 2,
/*49285*/           OPC_EmitInteger, MVT::i32, 14, 
/*49288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49291*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*49303*/         /*Scope*/ 44, /*->49348*/
/*49304*/           OPC_CheckChild1Type, MVT::v4i32,
/*49306*/           OPC_MoveChild, 2,
/*49308*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49311*/           OPC_RecordChild0, // #1 = $Vm
/*49312*/           OPC_CheckChild0Type, MVT::v2i32,
/*49314*/           OPC_RecordChild1, // #2 = $lane
/*49315*/           OPC_MoveChild, 1,
/*49317*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49320*/           OPC_MoveParent,
/*49321*/           OPC_CheckType, MVT::v4i32,
/*49323*/           OPC_MoveParent,
/*49324*/           OPC_CheckType, MVT::v4i32,
/*49326*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49328*/           OPC_EmitConvertToTarget, 2,
/*49330*/           OPC_EmitInteger, MVT::i32, 14, 
/*49333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49336*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*49348*/         0, /*End of Scope*/
/*49349*/       /*Scope*/ 24|128,1/*152*/, /*->49503*/
/*49351*/         OPC_MoveChild, 1,
/*49353*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49356*/         OPC_RecordChild0, // #0 = $Vm
/*49357*/         OPC_Scope, 71, /*->49430*/ // 2 children in Scope
/*49359*/           OPC_CheckChild0Type, MVT::v4i16,
/*49361*/           OPC_RecordChild1, // #1 = $lane
/*49362*/           OPC_MoveChild, 1,
/*49364*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49367*/           OPC_MoveParent,
/*49368*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->49399
/*49371*/             OPC_MoveParent,
/*49372*/             OPC_RecordChild2, // #2 = $Vn
/*49373*/             OPC_CheckChild2Type, MVT::v4i16,
/*49375*/             OPC_CheckType, MVT::v4i16,
/*49377*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49379*/             OPC_EmitConvertToTarget, 1,
/*49381*/             OPC_EmitInteger, MVT::i32, 14, 
/*49384*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49387*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 315:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*49399*/           /*SwitchType*/ 28, MVT::v8i16,// ->49429
/*49401*/             OPC_MoveParent,
/*49402*/             OPC_RecordChild2, // #2 = $Vn
/*49403*/             OPC_CheckChild2Type, MVT::v8i16,
/*49405*/             OPC_CheckType, MVT::v8i16,
/*49407*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49409*/             OPC_EmitConvertToTarget, 1,
/*49411*/             OPC_EmitInteger, MVT::i32, 14, 
/*49414*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49417*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 315:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*49429*/           0, // EndSwitchType
/*49430*/         /*Scope*/ 71, /*->49502*/
/*49431*/           OPC_CheckChild0Type, MVT::v2i32,
/*49433*/           OPC_RecordChild1, // #1 = $lane
/*49434*/           OPC_MoveChild, 1,
/*49436*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49439*/           OPC_MoveParent,
/*49440*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->49471
/*49443*/             OPC_MoveParent,
/*49444*/             OPC_RecordChild2, // #2 = $Vn
/*49445*/             OPC_CheckChild2Type, MVT::v2i32,
/*49447*/             OPC_CheckType, MVT::v2i32,
/*49449*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49451*/             OPC_EmitConvertToTarget, 1,
/*49453*/             OPC_EmitInteger, MVT::i32, 14, 
/*49456*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49459*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 315:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*49471*/           /*SwitchType*/ 28, MVT::v4i32,// ->49501
/*49473*/             OPC_MoveParent,
/*49474*/             OPC_RecordChild2, // #2 = $Vn
/*49475*/             OPC_CheckChild2Type, MVT::v4i32,
/*49477*/             OPC_CheckType, MVT::v4i32,
/*49479*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49481*/             OPC_EmitConvertToTarget, 1,
/*49483*/             OPC_EmitInteger, MVT::i32, 14, 
/*49486*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49489*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 315:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*49501*/           0, // EndSwitchType
/*49502*/         0, /*End of Scope*/
/*49503*/       /*Scope*/ 123, /*->49627*/
/*49504*/         OPC_RecordChild1, // #0 = $src1
/*49505*/         OPC_Scope, 59, /*->49566*/ // 2 children in Scope
/*49507*/           OPC_CheckChild1Type, MVT::v8i16,
/*49509*/           OPC_MoveChild, 2,
/*49511*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49514*/           OPC_RecordChild0, // #1 = $src2
/*49515*/           OPC_CheckChild0Type, MVT::v8i16,
/*49517*/           OPC_RecordChild1, // #2 = $lane
/*49518*/           OPC_MoveChild, 1,
/*49520*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49523*/           OPC_MoveParent,
/*49524*/           OPC_CheckType, MVT::v8i16,
/*49526*/           OPC_MoveParent,
/*49527*/           OPC_CheckType, MVT::v8i16,
/*49529*/           OPC_EmitConvertToTarget, 2,
/*49531*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*49534*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*49543*/           OPC_EmitConvertToTarget, 2,
/*49545*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*49548*/           OPC_EmitInteger, MVT::i32, 14, 
/*49551*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49554*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*49566*/         /*Scope*/ 59, /*->49626*/
/*49567*/           OPC_CheckChild1Type, MVT::v4i32,
/*49569*/           OPC_MoveChild, 2,
/*49571*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49574*/           OPC_RecordChild0, // #1 = $src2
/*49575*/           OPC_CheckChild0Type, MVT::v4i32,
/*49577*/           OPC_RecordChild1, // #2 = $lane
/*49578*/           OPC_MoveChild, 1,
/*49580*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49583*/           OPC_MoveParent,
/*49584*/           OPC_CheckType, MVT::v4i32,
/*49586*/           OPC_MoveParent,
/*49587*/           OPC_CheckType, MVT::v4i32,
/*49589*/           OPC_EmitConvertToTarget, 2,
/*49591*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*49594*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*49603*/           OPC_EmitConvertToTarget, 2,
/*49605*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*49608*/           OPC_EmitInteger, MVT::i32, 14, 
/*49611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49614*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*49626*/         0, /*End of Scope*/
/*49627*/       /*Scope*/ 118, /*->49746*/
/*49628*/         OPC_MoveChild, 1,
/*49630*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49633*/         OPC_RecordChild0, // #0 = $src2
/*49634*/         OPC_Scope, 54, /*->49690*/ // 2 children in Scope
/*49636*/           OPC_CheckChild0Type, MVT::v8i16,
/*49638*/           OPC_RecordChild1, // #1 = $lane
/*49639*/           OPC_MoveChild, 1,
/*49641*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49644*/           OPC_MoveParent,
/*49645*/           OPC_CheckType, MVT::v8i16,
/*49647*/           OPC_MoveParent,
/*49648*/           OPC_RecordChild2, // #2 = $src1
/*49649*/           OPC_CheckChild2Type, MVT::v8i16,
/*49651*/           OPC_CheckType, MVT::v8i16,
/*49653*/           OPC_EmitConvertToTarget, 1,
/*49655*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*49658*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*49667*/           OPC_EmitConvertToTarget, 1,
/*49669*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*49672*/           OPC_EmitInteger, MVT::i32, 14, 
/*49675*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49678*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 315:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*49690*/         /*Scope*/ 54, /*->49745*/
/*49691*/           OPC_CheckChild0Type, MVT::v4i32,
/*49693*/           OPC_RecordChild1, // #1 = $lane
/*49694*/           OPC_MoveChild, 1,
/*49696*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49699*/           OPC_MoveParent,
/*49700*/           OPC_CheckType, MVT::v4i32,
/*49702*/           OPC_MoveParent,
/*49703*/           OPC_RecordChild2, // #2 = $src1
/*49704*/           OPC_CheckChild2Type, MVT::v4i32,
/*49706*/           OPC_CheckType, MVT::v4i32,
/*49708*/           OPC_EmitConvertToTarget, 1,
/*49710*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*49713*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*49722*/           OPC_EmitConvertToTarget, 1,
/*49724*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*49727*/           OPC_EmitInteger, MVT::i32, 14, 
/*49730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49733*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 315:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*49745*/         0, /*End of Scope*/
/*49746*/       /*Scope*/ 107, /*->49854*/
/*49747*/         OPC_RecordChild1, // #0 = $Vn
/*49748*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->49775
/*49751*/           OPC_CheckChild1Type, MVT::v4i16,
/*49753*/           OPC_RecordChild2, // #1 = $Vm
/*49754*/           OPC_CheckChild2Type, MVT::v4i16,
/*49756*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49758*/           OPC_EmitInteger, MVT::i32, 14, 
/*49761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49764*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49775*/         /*SwitchType*/ 24, MVT::v2i32,// ->49801
/*49777*/           OPC_CheckChild1Type, MVT::v2i32,
/*49779*/           OPC_RecordChild2, // #1 = $Vm
/*49780*/           OPC_CheckChild2Type, MVT::v2i32,
/*49782*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49784*/           OPC_EmitInteger, MVT::i32, 14, 
/*49787*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49790*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49801*/         /*SwitchType*/ 24, MVT::v8i16,// ->49827
/*49803*/           OPC_CheckChild1Type, MVT::v8i16,
/*49805*/           OPC_RecordChild2, // #1 = $Vm
/*49806*/           OPC_CheckChild2Type, MVT::v8i16,
/*49808*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49810*/           OPC_EmitInteger, MVT::i32, 14, 
/*49813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49816*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49827*/         /*SwitchType*/ 24, MVT::v4i32,// ->49853
/*49829*/           OPC_CheckChild1Type, MVT::v4i32,
/*49831*/           OPC_RecordChild2, // #1 = $Vm
/*49832*/           OPC_CheckChild2Type, MVT::v4i32,
/*49834*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49836*/           OPC_EmitInteger, MVT::i32, 14, 
/*49839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49842*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49853*/         0, // EndSwitchType
/*49854*/       0, /*End of Scope*/
/*49855*/     /*Scope*/ 116|128,1/*244*/, /*->50101*/
/*49857*/       OPC_CheckChild0Integer, 54|128,2/*310*/, 
/*49860*/       OPC_Scope, 93, /*->49955*/ // 3 children in Scope
/*49862*/         OPC_RecordChild1, // #0 = $Vn
/*49863*/         OPC_Scope, 44, /*->49909*/ // 2 children in Scope
/*49865*/           OPC_CheckChild1Type, MVT::v4i16,
/*49867*/           OPC_MoveChild, 2,
/*49869*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49872*/           OPC_RecordChild0, // #1 = $Vm
/*49873*/           OPC_CheckChild0Type, MVT::v4i16,
/*49875*/           OPC_RecordChild1, // #2 = $lane
/*49876*/           OPC_MoveChild, 1,
/*49878*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49881*/           OPC_MoveParent,
/*49882*/           OPC_CheckType, MVT::v4i16,
/*49884*/           OPC_MoveParent,
/*49885*/           OPC_CheckType, MVT::v4i32,
/*49887*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49889*/           OPC_EmitConvertToTarget, 2,
/*49891*/           OPC_EmitInteger, MVT::i32, 14, 
/*49894*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49897*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 310:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*49909*/         /*Scope*/ 44, /*->49954*/
/*49910*/           OPC_CheckChild1Type, MVT::v2i32,
/*49912*/           OPC_MoveChild, 2,
/*49914*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49917*/           OPC_RecordChild0, // #1 = $Vm
/*49918*/           OPC_CheckChild0Type, MVT::v2i32,
/*49920*/           OPC_RecordChild1, // #2 = $lane
/*49921*/           OPC_MoveChild, 1,
/*49923*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49926*/           OPC_MoveParent,
/*49927*/           OPC_CheckType, MVT::v2i32,
/*49929*/           OPC_MoveParent,
/*49930*/           OPC_CheckType, MVT::v2i64,
/*49932*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49934*/           OPC_EmitConvertToTarget, 2,
/*49936*/           OPC_EmitInteger, MVT::i32, 14, 
/*49939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 310:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*49954*/         0, /*End of Scope*/
/*49955*/       /*Scope*/ 88, /*->50044*/
/*49956*/         OPC_MoveChild, 1,
/*49958*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*49961*/         OPC_RecordChild0, // #0 = $Vm
/*49962*/         OPC_Scope, 39, /*->50003*/ // 2 children in Scope
/*49964*/           OPC_CheckChild0Type, MVT::v4i16,
/*49966*/           OPC_RecordChild1, // #1 = $lane
/*49967*/           OPC_MoveChild, 1,
/*49969*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49972*/           OPC_MoveParent,
/*49973*/           OPC_CheckType, MVT::v4i16,
/*49975*/           OPC_MoveParent,
/*49976*/           OPC_RecordChild2, // #2 = $Vn
/*49977*/           OPC_CheckChild2Type, MVT::v4i16,
/*49979*/           OPC_CheckType, MVT::v4i32,
/*49981*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49983*/           OPC_EmitConvertToTarget, 1,
/*49985*/           OPC_EmitInteger, MVT::i32, 14, 
/*49988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49991*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 310:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*50003*/         /*Scope*/ 39, /*->50043*/
/*50004*/           OPC_CheckChild0Type, MVT::v2i32,
/*50006*/           OPC_RecordChild1, // #1 = $lane
/*50007*/           OPC_MoveChild, 1,
/*50009*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50012*/           OPC_MoveParent,
/*50013*/           OPC_CheckType, MVT::v2i32,
/*50015*/           OPC_MoveParent,
/*50016*/           OPC_RecordChild2, // #2 = $Vn
/*50017*/           OPC_CheckChild2Type, MVT::v2i32,
/*50019*/           OPC_CheckType, MVT::v2i64,
/*50021*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50023*/           OPC_EmitConvertToTarget, 1,
/*50025*/           OPC_EmitInteger, MVT::i32, 14, 
/*50028*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50031*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 310:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*50043*/         0, /*End of Scope*/
/*50044*/       /*Scope*/ 55, /*->50100*/
/*50045*/         OPC_RecordChild1, // #0 = $Vn
/*50046*/         OPC_SwitchType /*2 cases */, 24, MVT::v4i32,// ->50073
/*50049*/           OPC_CheckChild1Type, MVT::v4i16,
/*50051*/           OPC_RecordChild2, // #1 = $Vm
/*50052*/           OPC_CheckChild2Type, MVT::v4i16,
/*50054*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50056*/           OPC_EmitInteger, MVT::i32, 14, 
/*50059*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50062*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 310:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50073*/         /*SwitchType*/ 24, MVT::v2i64,// ->50099
/*50075*/           OPC_CheckChild1Type, MVT::v2i32,
/*50077*/           OPC_RecordChild2, // #1 = $Vm
/*50078*/           OPC_CheckChild2Type, MVT::v2i32,
/*50080*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50082*/           OPC_EmitInteger, MVT::i32, 14, 
/*50085*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50088*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 310:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50099*/         0, // EndSwitchType
/*50100*/       0, /*End of Scope*/
/*50101*/     /*Scope*/ 10|128,1/*138*/, /*->50241*/
/*50103*/       OPC_CheckChild0Integer, 8|128,2/*264*/, 
/*50106*/       OPC_RecordChild1, // #0 = $Vm
/*50107*/       OPC_Scope, 32, /*->50141*/ // 4 children in Scope
/*50109*/         OPC_CheckChild1Type, MVT::v2f32,
/*50111*/         OPC_RecordChild2, // #1 = $SIMM
/*50112*/         OPC_MoveChild, 2,
/*50114*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50117*/         OPC_MoveParent,
/*50118*/         OPC_CheckType, MVT::v2i32,
/*50120*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50122*/         OPC_EmitConvertToTarget, 1,
/*50124*/         OPC_EmitInteger, MVT::i32, 14, 
/*50127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 264:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*50141*/       /*Scope*/ 32, /*->50174*/
/*50142*/         OPC_CheckChild1Type, MVT::v4f16,
/*50144*/         OPC_RecordChild2, // #1 = $SIMM
/*50145*/         OPC_MoveChild, 2,
/*50147*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50150*/         OPC_MoveParent,
/*50151*/         OPC_CheckType, MVT::v4i16,
/*50153*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50155*/         OPC_EmitConvertToTarget, 1,
/*50157*/         OPC_EmitInteger, MVT::i32, 14, 
/*50160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2xsd), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 264:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsd:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*50174*/       /*Scope*/ 32, /*->50207*/
/*50175*/         OPC_CheckChild1Type, MVT::v4f32,
/*50177*/         OPC_RecordChild2, // #1 = $SIMM
/*50178*/         OPC_MoveChild, 2,
/*50180*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50183*/         OPC_MoveParent,
/*50184*/         OPC_CheckType, MVT::v4i32,
/*50186*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50188*/         OPC_EmitConvertToTarget, 1,
/*50190*/         OPC_EmitInteger, MVT::i32, 14, 
/*50193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 264:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*50207*/       /*Scope*/ 32, /*->50240*/
/*50208*/         OPC_CheckChild1Type, MVT::v8f16,
/*50210*/         OPC_RecordChild2, // #1 = $SIMM
/*50211*/         OPC_MoveChild, 2,
/*50213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50216*/         OPC_MoveParent,
/*50217*/         OPC_CheckType, MVT::v8i16,
/*50219*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50221*/         OPC_EmitConvertToTarget, 1,
/*50223*/         OPC_EmitInteger, MVT::i32, 14, 
/*50226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50229*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2xsq), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 264:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*50240*/       0, /*End of Scope*/
/*50241*/     /*Scope*/ 10|128,1/*138*/, /*->50381*/
/*50243*/       OPC_CheckChild0Integer, 9|128,2/*265*/, 
/*50246*/       OPC_RecordChild1, // #0 = $Vm
/*50247*/       OPC_Scope, 32, /*->50281*/ // 4 children in Scope
/*50249*/         OPC_CheckChild1Type, MVT::v2f32,
/*50251*/         OPC_RecordChild2, // #1 = $SIMM
/*50252*/         OPC_MoveChild, 2,
/*50254*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50257*/         OPC_MoveParent,
/*50258*/         OPC_CheckType, MVT::v2i32,
/*50260*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50262*/         OPC_EmitConvertToTarget, 1,
/*50264*/         OPC_EmitInteger, MVT::i32, 14, 
/*50267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50270*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 265:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*50281*/       /*Scope*/ 32, /*->50314*/
/*50282*/         OPC_CheckChild1Type, MVT::v4f16,
/*50284*/         OPC_RecordChild2, // #1 = $SIMM
/*50285*/         OPC_MoveChild, 2,
/*50287*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50290*/         OPC_MoveParent,
/*50291*/         OPC_CheckType, MVT::v4i16,
/*50293*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50295*/         OPC_EmitConvertToTarget, 1,
/*50297*/         OPC_EmitInteger, MVT::i32, 14, 
/*50300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2xud), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 265:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xud:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*50314*/       /*Scope*/ 32, /*->50347*/
/*50315*/         OPC_CheckChild1Type, MVT::v4f32,
/*50317*/         OPC_RecordChild2, // #1 = $SIMM
/*50318*/         OPC_MoveChild, 2,
/*50320*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50323*/         OPC_MoveParent,
/*50324*/         OPC_CheckType, MVT::v4i32,
/*50326*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50328*/         OPC_EmitConvertToTarget, 1,
/*50330*/         OPC_EmitInteger, MVT::i32, 14, 
/*50333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50336*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 265:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*50347*/       /*Scope*/ 32, /*->50380*/
/*50348*/         OPC_CheckChild1Type, MVT::v8f16,
/*50350*/         OPC_RecordChild2, // #1 = $SIMM
/*50351*/         OPC_MoveChild, 2,
/*50353*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50356*/         OPC_MoveParent,
/*50357*/         OPC_CheckType, MVT::v8i16,
/*50359*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50361*/         OPC_EmitConvertToTarget, 1,
/*50363*/         OPC_EmitInteger, MVT::i32, 14, 
/*50366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2xuq), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 265:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xuq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*50380*/       0, /*End of Scope*/
/*50381*/     /*Scope*/ 34|128,1/*162*/, /*->50545*/
/*50383*/       OPC_CheckChild0Integer, 20|128,2/*276*/, 
/*50386*/       OPC_RecordChild1, // #0 = $Vn
/*50387*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50414
/*50390*/         OPC_CheckChild1Type, MVT::v4i16,
/*50392*/         OPC_RecordChild2, // #1 = $Vm
/*50393*/         OPC_CheckChild2Type, MVT::v4i16,
/*50395*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50397*/         OPC_EmitInteger, MVT::i32, 14, 
/*50400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 276:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50414*/       /*SwitchType*/ 24, MVT::v2i32,// ->50440
/*50416*/         OPC_CheckChild1Type, MVT::v2i32,
/*50418*/         OPC_RecordChild2, // #1 = $Vm
/*50419*/         OPC_CheckChild2Type, MVT::v2i32,
/*50421*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50423*/         OPC_EmitInteger, MVT::i32, 14, 
/*50426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 276:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50440*/       /*SwitchType*/ 24, MVT::v8i16,// ->50466
/*50442*/         OPC_CheckChild1Type, MVT::v8i16,
/*50444*/         OPC_RecordChild2, // #1 = $Vm
/*50445*/         OPC_CheckChild2Type, MVT::v8i16,
/*50447*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50449*/         OPC_EmitInteger, MVT::i32, 14, 
/*50452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 276:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50466*/       /*SwitchType*/ 24, MVT::v4i32,// ->50492
/*50468*/         OPC_CheckChild1Type, MVT::v4i32,
/*50470*/         OPC_RecordChild2, // #1 = $Vm
/*50471*/         OPC_CheckChild2Type, MVT::v4i32,
/*50473*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50475*/         OPC_EmitInteger, MVT::i32, 14, 
/*50478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 276:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50492*/       /*SwitchType*/ 24, MVT::v8i8,// ->50518
/*50494*/         OPC_CheckChild1Type, MVT::v8i8,
/*50496*/         OPC_RecordChild2, // #1 = $Vm
/*50497*/         OPC_CheckChild2Type, MVT::v8i8,
/*50499*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50501*/         OPC_EmitInteger, MVT::i32, 14, 
/*50504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 276:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50518*/       /*SwitchType*/ 24, MVT::v16i8,// ->50544
/*50520*/         OPC_CheckChild1Type, MVT::v16i8,
/*50522*/         OPC_RecordChild2, // #1 = $Vm
/*50523*/         OPC_CheckChild2Type, MVT::v16i8,
/*50525*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50527*/         OPC_EmitInteger, MVT::i32, 14, 
/*50530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 276:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50544*/       0, // EndSwitchType
/*50545*/     /*Scope*/ 34|128,1/*162*/, /*->50709*/
/*50547*/       OPC_CheckChild0Integer, 21|128,2/*277*/, 
/*50550*/       OPC_RecordChild1, // #0 = $Vn
/*50551*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50578
/*50554*/         OPC_CheckChild1Type, MVT::v4i16,
/*50556*/         OPC_RecordChild2, // #1 = $Vm
/*50557*/         OPC_CheckChild2Type, MVT::v4i16,
/*50559*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50561*/         OPC_EmitInteger, MVT::i32, 14, 
/*50564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 277:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50578*/       /*SwitchType*/ 24, MVT::v2i32,// ->50604
/*50580*/         OPC_CheckChild1Type, MVT::v2i32,
/*50582*/         OPC_RecordChild2, // #1 = $Vm
/*50583*/         OPC_CheckChild2Type, MVT::v2i32,
/*50585*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50587*/         OPC_EmitInteger, MVT::i32, 14, 
/*50590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50593*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 277:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50604*/       /*SwitchType*/ 24, MVT::v8i16,// ->50630
/*50606*/         OPC_CheckChild1Type, MVT::v8i16,
/*50608*/         OPC_RecordChild2, // #1 = $Vm
/*50609*/         OPC_CheckChild2Type, MVT::v8i16,
/*50611*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50613*/         OPC_EmitInteger, MVT::i32, 14, 
/*50616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50619*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 277:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50630*/       /*SwitchType*/ 24, MVT::v4i32,// ->50656
/*50632*/         OPC_CheckChild1Type, MVT::v4i32,
/*50634*/         OPC_RecordChild2, // #1 = $Vm
/*50635*/         OPC_CheckChild2Type, MVT::v4i32,
/*50637*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50639*/         OPC_EmitInteger, MVT::i32, 14, 
/*50642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 277:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50656*/       /*SwitchType*/ 24, MVT::v8i8,// ->50682
/*50658*/         OPC_CheckChild1Type, MVT::v8i8,
/*50660*/         OPC_RecordChild2, // #1 = $Vm
/*50661*/         OPC_CheckChild2Type, MVT::v8i8,
/*50663*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50665*/         OPC_EmitInteger, MVT::i32, 14, 
/*50668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 277:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50682*/       /*SwitchType*/ 24, MVT::v16i8,// ->50708
/*50684*/         OPC_CheckChild1Type, MVT::v16i8,
/*50686*/         OPC_RecordChild2, // #1 = $Vm
/*50687*/         OPC_CheckChild2Type, MVT::v16i8,
/*50689*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50691*/         OPC_EmitInteger, MVT::i32, 14, 
/*50694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 277:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50708*/       0, // EndSwitchType
/*50709*/     /*Scope*/ 34|128,1/*162*/, /*->50873*/
/*50711*/       OPC_CheckChild0Integer, 76|128,2/*332*/, 
/*50714*/       OPC_RecordChild1, // #0 = $Vn
/*50715*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50742
/*50718*/         OPC_CheckChild1Type, MVT::v4i16,
/*50720*/         OPC_RecordChild2, // #1 = $Vm
/*50721*/         OPC_CheckChild2Type, MVT::v4i16,
/*50723*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50725*/         OPC_EmitInteger, MVT::i32, 14, 
/*50728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50731*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 332:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50742*/       /*SwitchType*/ 24, MVT::v2i32,// ->50768
/*50744*/         OPC_CheckChild1Type, MVT::v2i32,
/*50746*/         OPC_RecordChild2, // #1 = $Vm
/*50747*/         OPC_CheckChild2Type, MVT::v2i32,
/*50749*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50751*/         OPC_EmitInteger, MVT::i32, 14, 
/*50754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 332:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50768*/       /*SwitchType*/ 24, MVT::v8i16,// ->50794
/*50770*/         OPC_CheckChild1Type, MVT::v8i16,
/*50772*/         OPC_RecordChild2, // #1 = $Vm
/*50773*/         OPC_CheckChild2Type, MVT::v8i16,
/*50775*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50777*/         OPC_EmitInteger, MVT::i32, 14, 
/*50780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 332:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50794*/       /*SwitchType*/ 24, MVT::v4i32,// ->50820
/*50796*/         OPC_CheckChild1Type, MVT::v4i32,
/*50798*/         OPC_RecordChild2, // #1 = $Vm
/*50799*/         OPC_CheckChild2Type, MVT::v4i32,
/*50801*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50803*/         OPC_EmitInteger, MVT::i32, 14, 
/*50806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 332:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50820*/       /*SwitchType*/ 24, MVT::v8i8,// ->50846
/*50822*/         OPC_CheckChild1Type, MVT::v8i8,
/*50824*/         OPC_RecordChild2, // #1 = $Vm
/*50825*/         OPC_CheckChild2Type, MVT::v8i8,
/*50827*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50829*/         OPC_EmitInteger, MVT::i32, 14, 
/*50832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 332:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50846*/       /*SwitchType*/ 24, MVT::v16i8,// ->50872
/*50848*/         OPC_CheckChild1Type, MVT::v16i8,
/*50850*/         OPC_RecordChild2, // #1 = $Vm
/*50851*/         OPC_CheckChild2Type, MVT::v16i8,
/*50853*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50855*/         OPC_EmitInteger, MVT::i32, 14, 
/*50858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 332:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50872*/       0, // EndSwitchType
/*50873*/     /*Scope*/ 34|128,1/*162*/, /*->51037*/
/*50875*/       OPC_CheckChild0Integer, 77|128,2/*333*/, 
/*50878*/       OPC_RecordChild1, // #0 = $Vn
/*50879*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50906
/*50882*/         OPC_CheckChild1Type, MVT::v4i16,
/*50884*/         OPC_RecordChild2, // #1 = $Vm
/*50885*/         OPC_CheckChild2Type, MVT::v4i16,
/*50887*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50889*/         OPC_EmitInteger, MVT::i32, 14, 
/*50892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 333:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50906*/       /*SwitchType*/ 24, MVT::v2i32,// ->50932
/*50908*/         OPC_CheckChild1Type, MVT::v2i32,
/*50910*/         OPC_RecordChild2, // #1 = $Vm
/*50911*/         OPC_CheckChild2Type, MVT::v2i32,
/*50913*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50915*/         OPC_EmitInteger, MVT::i32, 14, 
/*50918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 333:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50932*/       /*SwitchType*/ 24, MVT::v8i16,// ->50958
/*50934*/         OPC_CheckChild1Type, MVT::v8i16,
/*50936*/         OPC_RecordChild2, // #1 = $Vm
/*50937*/         OPC_CheckChild2Type, MVT::v8i16,
/*50939*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50941*/         OPC_EmitInteger, MVT::i32, 14, 
/*50944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 333:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50958*/       /*SwitchType*/ 24, MVT::v4i32,// ->50984
/*50960*/         OPC_CheckChild1Type, MVT::v4i32,
/*50962*/         OPC_RecordChild2, // #1 = $Vm
/*50963*/         OPC_CheckChild2Type, MVT::v4i32,
/*50965*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50967*/         OPC_EmitInteger, MVT::i32, 14, 
/*50970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 333:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50984*/       /*SwitchType*/ 24, MVT::v8i8,// ->51010
/*50986*/         OPC_CheckChild1Type, MVT::v8i8,
/*50988*/         OPC_RecordChild2, // #1 = $Vm
/*50989*/         OPC_CheckChild2Type, MVT::v8i8,
/*50991*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50993*/         OPC_EmitInteger, MVT::i32, 14, 
/*50996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 333:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51010*/       /*SwitchType*/ 24, MVT::v16i8,// ->51036
/*51012*/         OPC_CheckChild1Type, MVT::v16i8,
/*51014*/         OPC_RecordChild2, // #1 = $Vm
/*51015*/         OPC_CheckChild2Type, MVT::v16i8,
/*51017*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51019*/         OPC_EmitInteger, MVT::i32, 14, 
/*51022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51025*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 333:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51036*/       0, // EndSwitchType
/*51037*/     /*Scope*/ 86|128,1/*214*/, /*->51253*/
/*51039*/       OPC_CheckChild0Integer, 52|128,2/*308*/, 
/*51042*/       OPC_RecordChild1, // #0 = $Vn
/*51043*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51070
/*51046*/         OPC_CheckChild1Type, MVT::v4i16,
/*51048*/         OPC_RecordChild2, // #1 = $Vm
/*51049*/         OPC_CheckChild2Type, MVT::v4i16,
/*51051*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51053*/         OPC_EmitInteger, MVT::i32, 14, 
/*51056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 308:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51070*/       /*SwitchType*/ 24, MVT::v2i32,// ->51096
/*51072*/         OPC_CheckChild1Type, MVT::v2i32,
/*51074*/         OPC_RecordChild2, // #1 = $Vm
/*51075*/         OPC_CheckChild2Type, MVT::v2i32,
/*51077*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51079*/         OPC_EmitInteger, MVT::i32, 14, 
/*51082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 308:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51096*/       /*SwitchType*/ 24, MVT::v8i16,// ->51122
/*51098*/         OPC_CheckChild1Type, MVT::v8i16,
/*51100*/         OPC_RecordChild2, // #1 = $Vm
/*51101*/         OPC_CheckChild2Type, MVT::v8i16,
/*51103*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51105*/         OPC_EmitInteger, MVT::i32, 14, 
/*51108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51111*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 308:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51122*/       /*SwitchType*/ 24, MVT::v4i32,// ->51148
/*51124*/         OPC_CheckChild1Type, MVT::v4i32,
/*51126*/         OPC_RecordChild2, // #1 = $Vm
/*51127*/         OPC_CheckChild2Type, MVT::v4i32,
/*51129*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51131*/         OPC_EmitInteger, MVT::i32, 14, 
/*51134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 308:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51148*/       /*SwitchType*/ 24, MVT::v8i8,// ->51174
/*51150*/         OPC_CheckChild1Type, MVT::v8i8,
/*51152*/         OPC_RecordChild2, // #1 = $Vm
/*51153*/         OPC_CheckChild2Type, MVT::v8i8,
/*51155*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51157*/         OPC_EmitInteger, MVT::i32, 14, 
/*51160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 308:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51174*/       /*SwitchType*/ 24, MVT::v16i8,// ->51200
/*51176*/         OPC_CheckChild1Type, MVT::v16i8,
/*51178*/         OPC_RecordChild2, // #1 = $Vm
/*51179*/         OPC_CheckChild2Type, MVT::v16i8,
/*51181*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51183*/         OPC_EmitInteger, MVT::i32, 14, 
/*51186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51189*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 308:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51200*/       /*SwitchType*/ 24, MVT::v1i64,// ->51226
/*51202*/         OPC_CheckChild1Type, MVT::v1i64,
/*51204*/         OPC_RecordChild2, // #1 = $Vm
/*51205*/         OPC_CheckChild2Type, MVT::v1i64,
/*51207*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51209*/         OPC_EmitInteger, MVT::i32, 14, 
/*51212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 308:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*51226*/       /*SwitchType*/ 24, MVT::v2i64,// ->51252
/*51228*/         OPC_CheckChild1Type, MVT::v2i64,
/*51230*/         OPC_RecordChild2, // #1 = $Vm
/*51231*/         OPC_CheckChild2Type, MVT::v2i64,
/*51233*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51235*/         OPC_EmitInteger, MVT::i32, 14, 
/*51238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 308:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*51252*/       0, // EndSwitchType
/*51253*/     /*Scope*/ 84, /*->51338*/
/*51254*/       OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*51257*/       OPC_RecordChild1, // #0 = $Vn
/*51258*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->51285
/*51261*/         OPC_CheckChild1Type, MVT::v8i16,
/*51263*/         OPC_RecordChild2, // #1 = $Vm
/*51264*/         OPC_CheckChild2Type, MVT::v8i16,
/*51266*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51268*/         OPC_EmitInteger, MVT::i32, 14, 
/*51271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51274*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 329:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51285*/       /*SwitchType*/ 24, MVT::v4i16,// ->51311
/*51287*/         OPC_CheckChild1Type, MVT::v4i32,
/*51289*/         OPC_RecordChild2, // #1 = $Vm
/*51290*/         OPC_CheckChild2Type, MVT::v4i32,
/*51292*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51294*/         OPC_EmitInteger, MVT::i32, 14, 
/*51297*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51300*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 329:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51311*/       /*SwitchType*/ 24, MVT::v2i32,// ->51337
/*51313*/         OPC_CheckChild1Type, MVT::v2i64,
/*51315*/         OPC_RecordChild2, // #1 = $Vm
/*51316*/         OPC_CheckChild2Type, MVT::v2i64,
/*51318*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51320*/         OPC_EmitInteger, MVT::i32, 14, 
/*51323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 329:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*51337*/       0, // EndSwitchType
/*51338*/     /*Scope*/ 58, /*->51397*/
/*51339*/       OPC_CheckChild0Integer, 40|128,2/*296*/, 
/*51342*/       OPC_RecordChild1, // #0 = $Vn
/*51343*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->51370
/*51346*/         OPC_CheckChild1Type, MVT::v8i8,
/*51348*/         OPC_RecordChild2, // #1 = $Vm
/*51349*/         OPC_CheckChild2Type, MVT::v8i8,
/*51351*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51353*/         OPC_EmitInteger, MVT::i32, 14, 
/*51356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 296:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51370*/       /*SwitchType*/ 24, MVT::v16i8,// ->51396
/*51372*/         OPC_CheckChild1Type, MVT::v16i8,
/*51374*/         OPC_RecordChild2, // #1 = $Vm
/*51375*/         OPC_CheckChild2Type, MVT::v16i8,
/*51377*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51379*/         OPC_EmitInteger, MVT::i32, 14, 
/*51382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 296:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51396*/       0, // EndSwitchType
/*51397*/     /*Scope*/ 50, /*->51448*/
/*51398*/       OPC_CheckChild0Integer, 37|128,2/*293*/, 
/*51401*/       OPC_RecordChild1, // #0 = $Vn
/*51402*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i16,// ->51429
/*51405*/         OPC_CheckChild1Type, MVT::v8i8,
/*51407*/         OPC_RecordChild2, // #1 = $Vm
/*51408*/         OPC_CheckChild2Type, MVT::v8i8,
/*51410*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51412*/         OPC_EmitInteger, MVT::i32, 14, 
/*51415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51418*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 293:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51429*/       /*SwitchType*/ 16, MVT::v2i64,// ->51447
/*51431*/         OPC_CheckChild1Type, MVT::v1i64,
/*51433*/         OPC_RecordChild2, // #1 = $Vm
/*51434*/         OPC_CheckChild2Type, MVT::v1i64,
/*51436*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*51438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 293:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*51447*/       0, // EndSwitchType
/*51448*/     /*Scope*/ 34|128,1/*162*/, /*->51612*/
/*51450*/       OPC_CheckChild0Integer, 22|128,2/*278*/, 
/*51453*/       OPC_RecordChild1, // #0 = $Vn
/*51454*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51481
/*51457*/         OPC_CheckChild1Type, MVT::v4i16,
/*51459*/         OPC_RecordChild2, // #1 = $Vm
/*51460*/         OPC_CheckChild2Type, MVT::v4i16,
/*51462*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51464*/         OPC_EmitInteger, MVT::i32, 14, 
/*51467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 278:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51481*/       /*SwitchType*/ 24, MVT::v2i32,// ->51507
/*51483*/         OPC_CheckChild1Type, MVT::v2i32,
/*51485*/         OPC_RecordChild2, // #1 = $Vm
/*51486*/         OPC_CheckChild2Type, MVT::v2i32,
/*51488*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51490*/         OPC_EmitInteger, MVT::i32, 14, 
/*51493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 278:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51507*/       /*SwitchType*/ 24, MVT::v8i16,// ->51533
/*51509*/         OPC_CheckChild1Type, MVT::v8i16,
/*51511*/         OPC_RecordChild2, // #1 = $Vm
/*51512*/         OPC_CheckChild2Type, MVT::v8i16,
/*51514*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51516*/         OPC_EmitInteger, MVT::i32, 14, 
/*51519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 278:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51533*/       /*SwitchType*/ 24, MVT::v4i32,// ->51559
/*51535*/         OPC_CheckChild1Type, MVT::v4i32,
/*51537*/         OPC_RecordChild2, // #1 = $Vm
/*51538*/         OPC_CheckChild2Type, MVT::v4i32,
/*51540*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51542*/         OPC_EmitInteger, MVT::i32, 14, 
/*51545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 278:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51559*/       /*SwitchType*/ 24, MVT::v8i8,// ->51585
/*51561*/         OPC_CheckChild1Type, MVT::v8i8,
/*51563*/         OPC_RecordChild2, // #1 = $Vm
/*51564*/         OPC_CheckChild2Type, MVT::v8i8,
/*51566*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51568*/         OPC_EmitInteger, MVT::i32, 14, 
/*51571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51574*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 278:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51585*/       /*SwitchType*/ 24, MVT::v16i8,// ->51611
/*51587*/         OPC_CheckChild1Type, MVT::v16i8,
/*51589*/         OPC_RecordChild2, // #1 = $Vm
/*51590*/         OPC_CheckChild2Type, MVT::v16i8,
/*51592*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51594*/         OPC_EmitInteger, MVT::i32, 14, 
/*51597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 278:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51611*/       0, // EndSwitchType
/*51612*/     /*Scope*/ 34|128,1/*162*/, /*->51776*/
/*51614*/       OPC_CheckChild0Integer, 23|128,2/*279*/, 
/*51617*/       OPC_RecordChild1, // #0 = $Vn
/*51618*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51645
/*51621*/         OPC_CheckChild1Type, MVT::v4i16,
/*51623*/         OPC_RecordChild2, // #1 = $Vm
/*51624*/         OPC_CheckChild2Type, MVT::v4i16,
/*51626*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51628*/         OPC_EmitInteger, MVT::i32, 14, 
/*51631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 279:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51645*/       /*SwitchType*/ 24, MVT::v2i32,// ->51671
/*51647*/         OPC_CheckChild1Type, MVT::v2i32,
/*51649*/         OPC_RecordChild2, // #1 = $Vm
/*51650*/         OPC_CheckChild2Type, MVT::v2i32,
/*51652*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51654*/         OPC_EmitInteger, MVT::i32, 14, 
/*51657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 279:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51671*/       /*SwitchType*/ 24, MVT::v8i16,// ->51697
/*51673*/         OPC_CheckChild1Type, MVT::v8i16,
/*51675*/         OPC_RecordChild2, // #1 = $Vm
/*51676*/         OPC_CheckChild2Type, MVT::v8i16,
/*51678*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51680*/         OPC_EmitInteger, MVT::i32, 14, 
/*51683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 279:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51697*/       /*SwitchType*/ 24, MVT::v4i32,// ->51723
/*51699*/         OPC_CheckChild1Type, MVT::v4i32,
/*51701*/         OPC_RecordChild2, // #1 = $Vm
/*51702*/         OPC_CheckChild2Type, MVT::v4i32,
/*51704*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51706*/         OPC_EmitInteger, MVT::i32, 14, 
/*51709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 279:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51723*/       /*SwitchType*/ 24, MVT::v8i8,// ->51749
/*51725*/         OPC_CheckChild1Type, MVT::v8i8,
/*51727*/         OPC_RecordChild2, // #1 = $Vm
/*51728*/         OPC_CheckChild2Type, MVT::v8i8,
/*51730*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51732*/         OPC_EmitInteger, MVT::i32, 14, 
/*51735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 279:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51749*/       /*SwitchType*/ 24, MVT::v16i8,// ->51775
/*51751*/         OPC_CheckChild1Type, MVT::v16i8,
/*51753*/         OPC_RecordChild2, // #1 = $Vm
/*51754*/         OPC_CheckChild2Type, MVT::v16i8,
/*51756*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51758*/         OPC_EmitInteger, MVT::i32, 14, 
/*51761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 279:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51775*/       0, // EndSwitchType
/*51776*/     /*Scope*/ 86|128,1/*214*/, /*->51992*/
/*51778*/       OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*51781*/       OPC_RecordChild1, // #0 = $Vn
/*51782*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51809
/*51785*/         OPC_CheckChild1Type, MVT::v4i16,
/*51787*/         OPC_RecordChild2, // #1 = $Vm
/*51788*/         OPC_CheckChild2Type, MVT::v4i16,
/*51790*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51792*/         OPC_EmitInteger, MVT::i32, 14, 
/*51795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 328:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51809*/       /*SwitchType*/ 24, MVT::v2i32,// ->51835
/*51811*/         OPC_CheckChild1Type, MVT::v2i32,
/*51813*/         OPC_RecordChild2, // #1 = $Vm
/*51814*/         OPC_CheckChild2Type, MVT::v2i32,
/*51816*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51818*/         OPC_EmitInteger, MVT::i32, 14, 
/*51821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51824*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51835*/       /*SwitchType*/ 24, MVT::v8i16,// ->51861
/*51837*/         OPC_CheckChild1Type, MVT::v8i16,
/*51839*/         OPC_RecordChild2, // #1 = $Vm
/*51840*/         OPC_CheckChild2Type, MVT::v8i16,
/*51842*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51844*/         OPC_EmitInteger, MVT::i32, 14, 
/*51847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 328:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51861*/       /*SwitchType*/ 24, MVT::v4i32,// ->51887
/*51863*/         OPC_CheckChild1Type, MVT::v4i32,
/*51865*/         OPC_RecordChild2, // #1 = $Vm
/*51866*/         OPC_CheckChild2Type, MVT::v4i32,
/*51868*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51870*/         OPC_EmitInteger, MVT::i32, 14, 
/*51873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 328:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51887*/       /*SwitchType*/ 24, MVT::v8i8,// ->51913
/*51889*/         OPC_CheckChild1Type, MVT::v8i8,
/*51891*/         OPC_RecordChild2, // #1 = $Vm
/*51892*/         OPC_CheckChild2Type, MVT::v8i8,
/*51894*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51896*/         OPC_EmitInteger, MVT::i32, 14, 
/*51899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 328:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51913*/       /*SwitchType*/ 24, MVT::v16i8,// ->51939
/*51915*/         OPC_CheckChild1Type, MVT::v16i8,
/*51917*/         OPC_RecordChild2, // #1 = $Vm
/*51918*/         OPC_CheckChild2Type, MVT::v16i8,
/*51920*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51922*/         OPC_EmitInteger, MVT::i32, 14, 
/*51925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51928*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 328:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51939*/       /*SwitchType*/ 24, MVT::v1i64,// ->51965
/*51941*/         OPC_CheckChild1Type, MVT::v1i64,
/*51943*/         OPC_RecordChild2, // #1 = $Vm
/*51944*/         OPC_CheckChild2Type, MVT::v1i64,
/*51946*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51948*/         OPC_EmitInteger, MVT::i32, 14, 
/*51951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 328:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*51965*/       /*SwitchType*/ 24, MVT::v2i64,// ->51991
/*51967*/         OPC_CheckChild1Type, MVT::v2i64,
/*51969*/         OPC_RecordChild2, // #1 = $Vm
/*51970*/         OPC_CheckChild2Type, MVT::v2i64,
/*51972*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51974*/         OPC_EmitInteger, MVT::i32, 14, 
/*51977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 328:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*51991*/       0, // EndSwitchType
/*51992*/     /*Scope*/ 84, /*->52077*/
/*51993*/       OPC_CheckChild0Integer, 89|128,2/*345*/, 
/*51996*/       OPC_RecordChild1, // #0 = $Vn
/*51997*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->52024
/*52000*/         OPC_CheckChild1Type, MVT::v8i16,
/*52002*/         OPC_RecordChild2, // #1 = $Vm
/*52003*/         OPC_CheckChild2Type, MVT::v8i16,
/*52005*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52007*/         OPC_EmitInteger, MVT::i32, 14, 
/*52010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 345:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*52024*/       /*SwitchType*/ 24, MVT::v4i16,// ->52050
/*52026*/         OPC_CheckChild1Type, MVT::v4i32,
/*52028*/         OPC_RecordChild2, // #1 = $Vm
/*52029*/         OPC_CheckChild2Type, MVT::v4i32,
/*52031*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52033*/         OPC_EmitInteger, MVT::i32, 14, 
/*52036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 345:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*52050*/       /*SwitchType*/ 24, MVT::v2i32,// ->52076
/*52052*/         OPC_CheckChild1Type, MVT::v2i64,
/*52054*/         OPC_RecordChild2, // #1 = $Vm
/*52055*/         OPC_CheckChild2Type, MVT::v2i64,
/*52057*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52059*/         OPC_EmitInteger, MVT::i32, 14, 
/*52062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 345:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*52076*/       0, // EndSwitchType
/*52077*/     /*Scope*/ 110, /*->52188*/
/*52078*/       OPC_CheckChild0Integer, 2|128,2/*258*/, 
/*52081*/       OPC_RecordChild1, // #0 = $Vn
/*52082*/       OPC_SwitchType /*4 cases */, 24, MVT::v2i32,// ->52109
/*52085*/         OPC_CheckChild1Type, MVT::v2f32,
/*52087*/         OPC_RecordChild2, // #1 = $Vm
/*52088*/         OPC_CheckChild2Type, MVT::v2f32,
/*52090*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52092*/         OPC_EmitInteger, MVT::i32, 14, 
/*52095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 258:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52109*/       /*SwitchType*/ 24, MVT::v4i32,// ->52135
/*52111*/         OPC_CheckChild1Type, MVT::v4f32,
/*52113*/         OPC_RecordChild2, // #1 = $Vm
/*52114*/         OPC_CheckChild2Type, MVT::v4f32,
/*52116*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52118*/         OPC_EmitInteger, MVT::i32, 14, 
/*52121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 258:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*52135*/       /*SwitchType*/ 24, MVT::v4i16,// ->52161
/*52137*/         OPC_CheckChild1Type, MVT::v4f16,
/*52139*/         OPC_RecordChild2, // #1 = $Vm
/*52140*/         OPC_CheckChild2Type, MVT::v4f16,
/*52142*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52144*/         OPC_EmitInteger, MVT::i32, 14, 
/*52147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEhd), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 258:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*52161*/       /*SwitchType*/ 24, MVT::v8i16,// ->52187
/*52163*/         OPC_CheckChild1Type, MVT::v8f16,
/*52165*/         OPC_RecordChild2, // #1 = $Vm
/*52166*/         OPC_CheckChild2Type, MVT::v8f16,
/*52168*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52170*/         OPC_EmitInteger, MVT::i32, 14, 
/*52173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEhq), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 258:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*52187*/       0, // EndSwitchType
/*52188*/     /*Scope*/ 110, /*->52299*/
/*52189*/       OPC_CheckChild0Integer, 3|128,2/*259*/, 
/*52192*/       OPC_RecordChild1, // #0 = $Vn
/*52193*/       OPC_SwitchType /*4 cases */, 24, MVT::v2i32,// ->52220
/*52196*/         OPC_CheckChild1Type, MVT::v2f32,
/*52198*/         OPC_RecordChild2, // #1 = $Vm
/*52199*/         OPC_CheckChild2Type, MVT::v2f32,
/*52201*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52203*/         OPC_EmitInteger, MVT::i32, 14, 
/*52206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52209*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 259:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52220*/       /*SwitchType*/ 24, MVT::v4i32,// ->52246
/*52222*/         OPC_CheckChild1Type, MVT::v4f32,
/*52224*/         OPC_RecordChild2, // #1 = $Vm
/*52225*/         OPC_CheckChild2Type, MVT::v4f32,
/*52227*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52229*/         OPC_EmitInteger, MVT::i32, 14, 
/*52232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 259:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*52246*/       /*SwitchType*/ 24, MVT::v4i16,// ->52272
/*52248*/         OPC_CheckChild1Type, MVT::v4f16,
/*52250*/         OPC_RecordChild2, // #1 = $Vm
/*52251*/         OPC_CheckChild2Type, MVT::v4f16,
/*52253*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52255*/         OPC_EmitInteger, MVT::i32, 14, 
/*52258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGThd), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 259:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*52272*/       /*SwitchType*/ 24, MVT::v8f16,// ->52298
/*52274*/         OPC_CheckChild1Type, MVT::v8f16,
/*52276*/         OPC_RecordChild2, // #1 = $Vm
/*52277*/         OPC_CheckChild2Type, MVT::v8f16,
/*52279*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52281*/         OPC_EmitInteger, MVT::i32, 14, 
/*52284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52287*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGThq), 0,
                      1/*#VTs*/, MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 259:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGThq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*52298*/       0, // EndSwitchType
/*52299*/     /*Scope*/ 50|128,2/*306*/, /*->52607*/
/*52301*/       OPC_CheckChild0Integer, 4|128,2/*260*/, 
/*52304*/       OPC_RecordChild1, // #0 = $src1
/*52305*/       OPC_SwitchType /*10 cases */, 28, MVT::v8i8,// ->52336
/*52308*/         OPC_CheckChild1Type, MVT::v8i8,
/*52310*/         OPC_RecordChild2, // #1 = $Vn
/*52311*/         OPC_CheckChild2Type, MVT::v8i8,
/*52313*/         OPC_RecordChild3, // #2 = $Vm
/*52314*/         OPC_CheckChild3Type, MVT::v8i8,
/*52316*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52318*/         OPC_EmitInteger, MVT::i32, 14, 
/*52321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 260:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52336*/       /*SwitchType*/ 28, MVT::v4i16,// ->52366
/*52338*/         OPC_CheckChild1Type, MVT::v4i16,
/*52340*/         OPC_RecordChild2, // #1 = $Vn
/*52341*/         OPC_CheckChild2Type, MVT::v4i16,
/*52343*/         OPC_RecordChild3, // #2 = $Vm
/*52344*/         OPC_CheckChild3Type, MVT::v4i16,
/*52346*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52348*/         OPC_EmitInteger, MVT::i32, 14, 
/*52351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 260:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52366*/       /*SwitchType*/ 28, MVT::v2i32,// ->52396
/*52368*/         OPC_CheckChild1Type, MVT::v2i32,
/*52370*/         OPC_RecordChild2, // #1 = $Vn
/*52371*/         OPC_CheckChild2Type, MVT::v2i32,
/*52373*/         OPC_RecordChild3, // #2 = $Vm
/*52374*/         OPC_CheckChild3Type, MVT::v2i32,
/*52376*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52378*/         OPC_EmitInteger, MVT::i32, 14, 
/*52381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 260:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52396*/       /*SwitchType*/ 28, MVT::v1i64,// ->52426
/*52398*/         OPC_CheckChild1Type, MVT::v1i64,
/*52400*/         OPC_RecordChild2, // #1 = $Vn
/*52401*/         OPC_CheckChild2Type, MVT::v1i64,
/*52403*/         OPC_RecordChild3, // #2 = $Vm
/*52404*/         OPC_CheckChild3Type, MVT::v1i64,
/*52406*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52408*/         OPC_EmitInteger, MVT::i32, 14, 
/*52411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 260:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*52426*/       /*SwitchType*/ 28, MVT::v16i8,// ->52456
/*52428*/         OPC_CheckChild1Type, MVT::v16i8,
/*52430*/         OPC_RecordChild2, // #1 = $Vn
/*52431*/         OPC_CheckChild2Type, MVT::v16i8,
/*52433*/         OPC_RecordChild3, // #2 = $Vm
/*52434*/         OPC_CheckChild3Type, MVT::v16i8,
/*52436*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52438*/         OPC_EmitInteger, MVT::i32, 14, 
/*52441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 260:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*52456*/       /*SwitchType*/ 28, MVT::v8i16,// ->52486
/*52458*/         OPC_CheckChild1Type, MVT::v8i16,
/*52460*/         OPC_RecordChild2, // #1 = $Vn
/*52461*/         OPC_CheckChild2Type, MVT::v8i16,
/*52463*/         OPC_RecordChild3, // #2 = $Vm
/*52464*/         OPC_CheckChild3Type, MVT::v8i16,
/*52466*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52468*/         OPC_EmitInteger, MVT::i32, 14, 
/*52471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 260:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*52486*/       /*SwitchType*/ 28, MVT::v4i32,// ->52516
/*52488*/         OPC_CheckChild1Type, MVT::v4i32,
/*52490*/         OPC_RecordChild2, // #1 = $Vn
/*52491*/         OPC_CheckChild2Type, MVT::v4i32,
/*52493*/         OPC_RecordChild3, // #2 = $Vm
/*52494*/         OPC_CheckChild3Type, MVT::v4i32,
/*52496*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52498*/         OPC_EmitInteger, MVT::i32, 14, 
/*52501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 260:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*52516*/       /*SwitchType*/ 28, MVT::v2i64,// ->52546
/*52518*/         OPC_CheckChild1Type, MVT::v2i64,
/*52520*/         OPC_RecordChild2, // #1 = $Vn
/*52521*/         OPC_CheckChild2Type, MVT::v2i64,
/*52523*/         OPC_RecordChild3, // #2 = $Vm
/*52524*/         OPC_CheckChild3Type, MVT::v2i64,
/*52526*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52528*/         OPC_EmitInteger, MVT::i32, 14, 
/*52531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 260:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*52546*/       /*SwitchType*/ 28, MVT::v2f32,// ->52576
/*52548*/         OPC_CheckChild1Type, MVT::v2f32,
/*52550*/         OPC_RecordChild2, // #1 = $Vn
/*52551*/         OPC_CheckChild2Type, MVT::v2f32,
/*52553*/         OPC_RecordChild3, // #2 = $Vm
/*52554*/         OPC_CheckChild3Type, MVT::v2f32,
/*52556*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52558*/         OPC_EmitInteger, MVT::i32, 14, 
/*52561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 260:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52576*/       /*SwitchType*/ 28, MVT::v4f32,// ->52606
/*52578*/         OPC_CheckChild1Type, MVT::v4f32,
/*52580*/         OPC_RecordChild2, // #1 = $Vn
/*52581*/         OPC_CheckChild2Type, MVT::v4f32,
/*52583*/         OPC_RecordChild3, // #2 = $Vm
/*52584*/         OPC_CheckChild3Type, MVT::v4f32,
/*52586*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52588*/         OPC_EmitInteger, MVT::i32, 14, 
/*52591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 260:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*52606*/       0, // EndSwitchType
/*52607*/     /*Scope*/ 10|128,2/*266*/, /*->52875*/
/*52609*/       OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*52612*/       OPC_RecordChild1, // #0 = $Vn
/*52613*/       OPC_SwitchType /*10 cases */, 24, MVT::v4i16,// ->52640
/*52616*/         OPC_CheckChild1Type, MVT::v4i16,
/*52618*/         OPC_RecordChild2, // #1 = $Vm
/*52619*/         OPC_CheckChild2Type, MVT::v4i16,
/*52621*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52623*/         OPC_EmitInteger, MVT::i32, 14, 
/*52626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52629*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 255:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52640*/       /*SwitchType*/ 24, MVT::v2i32,// ->52666
/*52642*/         OPC_CheckChild1Type, MVT::v2i32,
/*52644*/         OPC_RecordChild2, // #1 = $Vm
/*52645*/         OPC_CheckChild2Type, MVT::v2i32,
/*52647*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52649*/         OPC_EmitInteger, MVT::i32, 14, 
/*52652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 255:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52666*/       /*SwitchType*/ 24, MVT::v8i16,// ->52692
/*52668*/         OPC_CheckChild1Type, MVT::v8i16,
/*52670*/         OPC_RecordChild2, // #1 = $Vm
/*52671*/         OPC_CheckChild2Type, MVT::v8i16,
/*52673*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52675*/         OPC_EmitInteger, MVT::i32, 14, 
/*52678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 255:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*52692*/       /*SwitchType*/ 24, MVT::v4i32,// ->52718
/*52694*/         OPC_CheckChild1Type, MVT::v4i32,
/*52696*/         OPC_RecordChild2, // #1 = $Vm
/*52697*/         OPC_CheckChild2Type, MVT::v4i32,
/*52699*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52701*/         OPC_EmitInteger, MVT::i32, 14, 
/*52704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 255:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*52718*/       /*SwitchType*/ 24, MVT::v8i8,// ->52744
/*52720*/         OPC_CheckChild1Type, MVT::v8i8,
/*52722*/         OPC_RecordChild2, // #1 = $Vm
/*52723*/         OPC_CheckChild2Type, MVT::v8i8,
/*52725*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52727*/         OPC_EmitInteger, MVT::i32, 14, 
/*52730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 255:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52744*/       /*SwitchType*/ 24, MVT::v16i8,// ->52770
/*52746*/         OPC_CheckChild1Type, MVT::v16i8,
/*52748*/         OPC_RecordChild2, // #1 = $Vm
/*52749*/         OPC_CheckChild2Type, MVT::v16i8,
/*52751*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52753*/         OPC_EmitInteger, MVT::i32, 14, 
/*52756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 255:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*52770*/       /*SwitchType*/ 24, MVT::v2f32,// ->52796
/*52772*/         OPC_CheckChild1Type, MVT::v2f32,
/*52774*/         OPC_RecordChild2, // #1 = $Vm
/*52775*/         OPC_CheckChild2Type, MVT::v2f32,
/*52777*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52779*/         OPC_EmitInteger, MVT::i32, 14, 
/*52782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 255:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52796*/       /*SwitchType*/ 24, MVT::v4f32,// ->52822
/*52798*/         OPC_CheckChild1Type, MVT::v4f32,
/*52800*/         OPC_RecordChild2, // #1 = $Vm
/*52801*/         OPC_CheckChild2Type, MVT::v4f32,
/*52803*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52805*/         OPC_EmitInteger, MVT::i32, 14, 
/*52808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 255:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*52822*/       /*SwitchType*/ 24, MVT::v4f16,// ->52848
/*52824*/         OPC_CheckChild1Type, MVT::v4f16,
/*52826*/         OPC_RecordChild2, // #1 = $Vm
/*52827*/         OPC_CheckChild2Type, MVT::v4f16,
/*52829*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52831*/         OPC_EmitInteger, MVT::i32, 14, 
/*52834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52837*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDhd), 0,
                      1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 255:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VABDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*52848*/       /*SwitchType*/ 24, MVT::v8f16,// ->52874
/*52850*/         OPC_CheckChild1Type, MVT::v8f16,
/*52852*/         OPC_RecordChild2, // #1 = $Vm
/*52853*/         OPC_CheckChild2Type, MVT::v8f16,
/*52855*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52857*/         OPC_EmitInteger, MVT::i32, 14, 
/*52860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52863*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDhq), 0,
                      1/*#VTs*/, MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 255:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VABDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*52874*/       0, // EndSwitchType
/*52875*/     /*Scope*/ 34|128,1/*162*/, /*->53039*/
/*52877*/       OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*52880*/       OPC_RecordChild1, // #0 = $Vn
/*52881*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->52908
/*52884*/         OPC_CheckChild1Type, MVT::v4i16,
/*52886*/         OPC_RecordChild2, // #1 = $Vm
/*52887*/         OPC_CheckChild2Type, MVT::v4i16,
/*52889*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52891*/         OPC_EmitInteger, MVT::i32, 14, 
/*52894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52897*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 256:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52908*/       /*SwitchType*/ 24, MVT::v2i32,// ->52934
/*52910*/         OPC_CheckChild1Type, MVT::v2i32,
/*52912*/         OPC_RecordChild2, // #1 = $Vm
/*52913*/         OPC_CheckChild2Type, MVT::v2i32,
/*52915*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52917*/         OPC_EmitInteger, MVT::i32, 14, 
/*52920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 256:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52934*/       /*SwitchType*/ 24, MVT::v8i16,// ->52960
/*52936*/         OPC_CheckChild1Type, MVT::v8i16,
/*52938*/         OPC_RecordChild2, // #1 = $Vm
/*52939*/         OPC_CheckChild2Type, MVT::v8i16,
/*52941*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52943*/         OPC_EmitInteger, MVT::i32, 14, 
/*52946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 256:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*52960*/       /*SwitchType*/ 24, MVT::v4i32,// ->52986
/*52962*/         OPC_CheckChild1Type, MVT::v4i32,
/*52964*/         OPC_RecordChild2, // #1 = $Vm
/*52965*/         OPC_CheckChild2Type, MVT::v4i32,
/*52967*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52969*/         OPC_EmitInteger, MVT::i32, 14, 
/*52972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 256:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*52986*/       /*SwitchType*/ 24, MVT::v8i8,// ->53012
/*52988*/         OPC_CheckChild1Type, MVT::v8i8,
/*52990*/         OPC_RecordChild2, // #1 = $Vm
/*52991*/         OPC_CheckChild2Type, MVT::v8i8,
/*52993*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52995*/         OPC_EmitInteger, MVT::i32, 14, 
/*52998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53001*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 256:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53012*/       /*SwitchType*/ 24, MVT::v16i8,// ->53038
/*53014*/         OPC_CheckChild1Type, MVT::v16i8,
/*53016*/         OPC_RecordChild2, // #1 = $Vm
/*53017*/         OPC_CheckChild2Type, MVT::v16i8,
/*53019*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53021*/         OPC_EmitInteger, MVT::i32, 14, 
/*53024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 256:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*53038*/       0, // EndSwitchType
/*53039*/     /*Scope*/ 8|128,1/*136*/, /*->53177*/
/*53041*/       OPC_CheckChild0Integer, 43|128,2/*299*/, 
/*53044*/       OPC_RecordChild1, // #0 = $Vn
/*53045*/       OPC_SwitchType /*5 cases */, 24, MVT::v8i8,// ->53072
/*53048*/         OPC_CheckChild1Type, MVT::v8i8,
/*53050*/         OPC_RecordChild2, // #1 = $Vm
/*53051*/         OPC_CheckChild2Type, MVT::v8i8,
/*53053*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53055*/         OPC_EmitInteger, MVT::i32, 14, 
/*53058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 299:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53072*/       /*SwitchType*/ 24, MVT::v4i16,// ->53098
/*53074*/         OPC_CheckChild1Type, MVT::v4i16,
/*53076*/         OPC_RecordChild2, // #1 = $Vm
/*53077*/         OPC_CheckChild2Type, MVT::v4i16,
/*53079*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53081*/         OPC_EmitInteger, MVT::i32, 14, 
/*53084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53087*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 299:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53098*/       /*SwitchType*/ 24, MVT::v2i32,// ->53124
/*53100*/         OPC_CheckChild1Type, MVT::v2i32,
/*53102*/         OPC_RecordChild2, // #1 = $Vm
/*53103*/         OPC_CheckChild2Type, MVT::v2i32,
/*53105*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53107*/         OPC_EmitInteger, MVT::i32, 14, 
/*53110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 299:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53124*/       /*SwitchType*/ 24, MVT::v2f32,// ->53150
/*53126*/         OPC_CheckChild1Type, MVT::v2f32,
/*53128*/         OPC_RecordChild2, // #1 = $Vm
/*53129*/         OPC_CheckChild2Type, MVT::v2f32,
/*53131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53133*/         OPC_EmitInteger, MVT::i32, 14, 
/*53136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 299:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53150*/       /*SwitchType*/ 24, MVT::v4f16,// ->53176
/*53152*/         OPC_CheckChild1Type, MVT::v4f16,
/*53154*/         OPC_RecordChild2, // #1 = $Vm
/*53155*/         OPC_CheckChild2Type, MVT::v4f16,
/*53157*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*53159*/         OPC_EmitInteger, MVT::i32, 14, 
/*53162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDh), 0,
                      1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 299:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPADDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*53176*/       0, // EndSwitchType
/*53177*/     /*Scope*/ 10|128,1/*138*/, /*->53317*/
/*53179*/       OPC_CheckChild0Integer, 44|128,2/*300*/, 
/*53182*/       OPC_RecordChild1, // #0 = $Vm
/*53183*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->53206
/*53186*/         OPC_CheckChild1Type, MVT::v8i8,
/*53188*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53190*/         OPC_EmitInteger, MVT::i32, 14, 
/*53193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 300:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*53206*/       /*SwitchType*/ 20, MVT::v2i32,// ->53228
/*53208*/         OPC_CheckChild1Type, MVT::v4i16,
/*53210*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53212*/         OPC_EmitInteger, MVT::i32, 14, 
/*53215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 300:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*53228*/       /*SwitchType*/ 20, MVT::v1i64,// ->53250
/*53230*/         OPC_CheckChild1Type, MVT::v2i32,
/*53232*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53234*/         OPC_EmitInteger, MVT::i32, 14, 
/*53237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 300:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*53250*/       /*SwitchType*/ 20, MVT::v8i16,// ->53272
/*53252*/         OPC_CheckChild1Type, MVT::v16i8,
/*53254*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53256*/         OPC_EmitInteger, MVT::i32, 14, 
/*53259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53262*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 300:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*53272*/       /*SwitchType*/ 20, MVT::v4i32,// ->53294
/*53274*/         OPC_CheckChild1Type, MVT::v8i16,
/*53276*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53278*/         OPC_EmitInteger, MVT::i32, 14, 
/*53281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53284*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 300:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*53294*/       /*SwitchType*/ 20, MVT::v2i64,// ->53316
/*53296*/         OPC_CheckChild1Type, MVT::v4i32,
/*53298*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53300*/         OPC_EmitInteger, MVT::i32, 14, 
/*53303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 300:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*53316*/       0, // EndSwitchType
/*53317*/     /*Scope*/ 10|128,1/*138*/, /*->53457*/
/*53319*/       OPC_CheckChild0Integer, 45|128,2/*301*/, 
/*53322*/       OPC_RecordChild1, // #0 = $Vm
/*53323*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->53346
/*53326*/         OPC_CheckChild1Type, MVT::v8i8,
/*53328*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53330*/         OPC_EmitInteger, MVT::i32, 14, 
/*53333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53336*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 301:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*53346*/       /*SwitchType*/ 20, MVT::v2i32,// ->53368
/*53348*/         OPC_CheckChild1Type, MVT::v4i16,
/*53350*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53352*/         OPC_EmitInteger, MVT::i32, 14, 
/*53355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 301:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*53368*/       /*SwitchType*/ 20, MVT::v1i64,// ->53390
/*53370*/         OPC_CheckChild1Type, MVT::v2i32,
/*53372*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53374*/         OPC_EmitInteger, MVT::i32, 14, 
/*53377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53380*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 301:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*53390*/       /*SwitchType*/ 20, MVT::v8i16,// ->53412
/*53392*/         OPC_CheckChild1Type, MVT::v16i8,
/*53394*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53396*/         OPC_EmitInteger, MVT::i32, 14, 
/*53399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 301:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*53412*/       /*SwitchType*/ 20, MVT::v4i32,// ->53434
/*53414*/         OPC_CheckChild1Type, MVT::v8i16,
/*53416*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53418*/         OPC_EmitInteger, MVT::i32, 14, 
/*53421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 301:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*53434*/       /*SwitchType*/ 20, MVT::v2i64,// ->53456
/*53436*/         OPC_CheckChild1Type, MVT::v4i32,
/*53438*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53440*/         OPC_EmitInteger, MVT::i32, 14, 
/*53443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53446*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 301:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*53456*/       0, // EndSwitchType
/*53457*/     /*Scope*/ 34|128,1/*162*/, /*->53621*/
/*53459*/       OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*53462*/       OPC_RecordChild1, // #0 = $src1
/*53463*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->53490
/*53466*/         OPC_CheckChild1Type, MVT::v4i16,
/*53468*/         OPC_RecordChild2, // #1 = $Vm
/*53469*/         OPC_CheckChild2Type, MVT::v8i8,
/*53471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53473*/         OPC_EmitInteger, MVT::i32, 14, 
/*53476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 297:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*53490*/       /*SwitchType*/ 24, MVT::v2i32,// ->53516
/*53492*/         OPC_CheckChild1Type, MVT::v2i32,
/*53494*/         OPC_RecordChild2, // #1 = $Vm
/*53495*/         OPC_CheckChild2Type, MVT::v4i16,
/*53497*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53499*/         OPC_EmitInteger, MVT::i32, 14, 
/*53502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 297:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*53516*/       /*SwitchType*/ 24, MVT::v1i64,// ->53542
/*53518*/         OPC_CheckChild1Type, MVT::v1i64,
/*53520*/         OPC_RecordChild2, // #1 = $Vm
/*53521*/         OPC_CheckChild2Type, MVT::v2i32,
/*53523*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53525*/         OPC_EmitInteger, MVT::i32, 14, 
/*53528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53531*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 297:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*53542*/       /*SwitchType*/ 24, MVT::v8i16,// ->53568
/*53544*/         OPC_CheckChild1Type, MVT::v8i16,
/*53546*/         OPC_RecordChild2, // #1 = $Vm
/*53547*/         OPC_CheckChild2Type, MVT::v16i8,
/*53549*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53551*/         OPC_EmitInteger, MVT::i32, 14, 
/*53554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 297:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*53568*/       /*SwitchType*/ 24, MVT::v4i32,// ->53594
/*53570*/         OPC_CheckChild1Type, MVT::v4i32,
/*53572*/         OPC_RecordChild2, // #1 = $Vm
/*53573*/         OPC_CheckChild2Type, MVT::v8i16,
/*53575*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53577*/         OPC_EmitInteger, MVT::i32, 14, 
/*53580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 297:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*53594*/       /*SwitchType*/ 24, MVT::v2i64,// ->53620
/*53596*/         OPC_CheckChild1Type, MVT::v2i64,
/*53598*/         OPC_RecordChild2, // #1 = $Vm
/*53599*/         OPC_CheckChild2Type, MVT::v4i32,
/*53601*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53603*/         OPC_EmitInteger, MVT::i32, 14, 
/*53606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 297:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*53620*/       0, // EndSwitchType
/*53621*/     /*Scope*/ 34|128,1/*162*/, /*->53785*/
/*53623*/       OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*53626*/       OPC_RecordChild1, // #0 = $src1
/*53627*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->53654
/*53630*/         OPC_CheckChild1Type, MVT::v4i16,
/*53632*/         OPC_RecordChild2, // #1 = $Vm
/*53633*/         OPC_CheckChild2Type, MVT::v8i8,
/*53635*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53637*/         OPC_EmitInteger, MVT::i32, 14, 
/*53640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 298:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*53654*/       /*SwitchType*/ 24, MVT::v2i32,// ->53680
/*53656*/         OPC_CheckChild1Type, MVT::v2i32,
/*53658*/         OPC_RecordChild2, // #1 = $Vm
/*53659*/         OPC_CheckChild2Type, MVT::v4i16,
/*53661*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53663*/         OPC_EmitInteger, MVT::i32, 14, 
/*53666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 298:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*53680*/       /*SwitchType*/ 24, MVT::v1i64,// ->53706
/*53682*/         OPC_CheckChild1Type, MVT::v1i64,
/*53684*/         OPC_RecordChild2, // #1 = $Vm
/*53685*/         OPC_CheckChild2Type, MVT::v2i32,
/*53687*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53689*/         OPC_EmitInteger, MVT::i32, 14, 
/*53692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 298:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*53706*/       /*SwitchType*/ 24, MVT::v8i16,// ->53732
/*53708*/         OPC_CheckChild1Type, MVT::v8i16,
/*53710*/         OPC_RecordChild2, // #1 = $Vm
/*53711*/         OPC_CheckChild2Type, MVT::v16i8,
/*53713*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53715*/         OPC_EmitInteger, MVT::i32, 14, 
/*53718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 298:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*53732*/       /*SwitchType*/ 24, MVT::v4i32,// ->53758
/*53734*/         OPC_CheckChild1Type, MVT::v4i32,
/*53736*/         OPC_RecordChild2, // #1 = $Vm
/*53737*/         OPC_CheckChild2Type, MVT::v8i16,
/*53739*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53741*/         OPC_EmitInteger, MVT::i32, 14, 
/*53744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 298:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*53758*/       /*SwitchType*/ 24, MVT::v2i64,// ->53784
/*53760*/         OPC_CheckChild1Type, MVT::v2i64,
/*53762*/         OPC_RecordChild2, // #1 = $Vm
/*53763*/         OPC_CheckChild2Type, MVT::v4i32,
/*53765*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53767*/         OPC_EmitInteger, MVT::i32, 14, 
/*53770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 298:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*53784*/       0, // EndSwitchType
/*53785*/     /*Scope*/ 8|128,1/*136*/, /*->53923*/
/*53787*/       OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*53790*/       OPC_RecordChild1, // #0 = $Vn
/*53791*/       OPC_SwitchType /*5 cases */, 24, MVT::v8i8,// ->53818
/*53794*/         OPC_CheckChild1Type, MVT::v8i8,
/*53796*/         OPC_RecordChild2, // #1 = $Vm
/*53797*/         OPC_CheckChild2Type, MVT::v8i8,
/*53799*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53801*/         OPC_EmitInteger, MVT::i32, 14, 
/*53804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 302:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53818*/       /*SwitchType*/ 24, MVT::v4i16,// ->53844
/*53820*/         OPC_CheckChild1Type, MVT::v4i16,
/*53822*/         OPC_RecordChild2, // #1 = $Vm
/*53823*/         OPC_CheckChild2Type, MVT::v4i16,
/*53825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53827*/         OPC_EmitInteger, MVT::i32, 14, 
/*53830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53844*/       /*SwitchType*/ 24, MVT::v2i32,// ->53870
/*53846*/         OPC_CheckChild1Type, MVT::v2i32,
/*53848*/         OPC_RecordChild2, // #1 = $Vm
/*53849*/         OPC_CheckChild2Type, MVT::v2i32,
/*53851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53853*/         OPC_EmitInteger, MVT::i32, 14, 
/*53856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*53870*/       /*SwitchType*/ 24, MVT::v2f32,// ->53896
/*53872*/         OPC_CheckChild1Type, MVT::v2f32,
/*53874*/         OPC_RecordChild2, // #1 = $Vm
/*53875*/         OPC_CheckChild2Type, MVT::v2f32,
/*53877*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53879*/         OPC_EmitInteger, MVT::i32, 14, 
/*53882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 302:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53896*/       /*SwitchType*/ 24, MVT::v4f16,// ->53922
/*53898*/         OPC_CheckChild1Type, MVT::v4f16,
/*53900*/         OPC_RecordChild2, // #1 = $Vm
/*53901*/         OPC_CheckChild2Type, MVT::v4f16,
/*53903*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*53905*/         OPC_EmitInteger, MVT::i32, 14, 
/*53908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53911*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXh), 0,
                      1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 302:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMAXh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*53922*/       0, // EndSwitchType
/*53923*/     /*Scope*/ 84, /*->54008*/
/*53924*/       OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*53927*/       OPC_RecordChild1, // #0 = $Vn
/*53928*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->53955
/*53931*/         OPC_CheckChild1Type, MVT::v8i8,
/*53933*/         OPC_RecordChild2, // #1 = $Vm
/*53934*/         OPC_CheckChild2Type, MVT::v8i8,
/*53936*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53938*/         OPC_EmitInteger, MVT::i32, 14, 
/*53941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 303:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*53955*/       /*SwitchType*/ 24, MVT::v4i16,// ->53981
/*53957*/         OPC_CheckChild1Type, MVT::v4i16,
/*53959*/         OPC_RecordChild2, // #1 = $Vm
/*53960*/         OPC_CheckChild2Type, MVT::v4i16,
/*53962*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53964*/         OPC_EmitInteger, MVT::i32, 14, 
/*53967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53970*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*53981*/       /*SwitchType*/ 24, MVT::v2i32,// ->54007
/*53983*/         OPC_CheckChild1Type, MVT::v2i32,
/*53985*/         OPC_RecordChild2, // #1 = $Vm
/*53986*/         OPC_CheckChild2Type, MVT::v2i32,
/*53988*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53990*/         OPC_EmitInteger, MVT::i32, 14, 
/*53993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*54007*/       0, // EndSwitchType
/*54008*/     /*Scope*/ 8|128,1/*136*/, /*->54146*/
/*54010*/       OPC_CheckChild0Integer, 48|128,2/*304*/, 
/*54013*/       OPC_RecordChild1, // #0 = $Vn
/*54014*/       OPC_SwitchType /*5 cases */, 24, MVT::v8i8,// ->54041
/*54017*/         OPC_CheckChild1Type, MVT::v8i8,
/*54019*/         OPC_RecordChild2, // #1 = $Vm
/*54020*/         OPC_CheckChild2Type, MVT::v8i8,
/*54022*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54024*/         OPC_EmitInteger, MVT::i32, 14, 
/*54027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 304:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*54041*/       /*SwitchType*/ 24, MVT::v4i16,// ->54067
/*54043*/         OPC_CheckChild1Type, MVT::v4i16,
/*54045*/         OPC_RecordChild2, // #1 = $Vm
/*54046*/         OPC_CheckChild2Type, MVT::v4i16,
/*54048*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54050*/         OPC_EmitInteger, MVT::i32, 14, 
/*54053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 304:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*54067*/       /*SwitchType*/ 24, MVT::v2i32,// ->54093
/*54069*/         OPC_CheckChild1Type, MVT::v2i32,
/*54071*/         OPC_RecordChild2, // #1 = $Vm
/*54072*/         OPC_CheckChild2Type, MVT::v2i32,
/*54074*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54076*/         OPC_EmitInteger, MVT::i32, 14, 
/*54079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 304:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*54093*/       /*SwitchType*/ 24, MVT::v2f32,// ->54119
/*54095*/         OPC_CheckChild1Type, MVT::v2f32,
/*54097*/         OPC_RecordChild2, // #1 = $Vm
/*54098*/         OPC_CheckChild2Type, MVT::v2f32,
/*54100*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54102*/         OPC_EmitInteger, MVT::i32, 14, 
/*54105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 304:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54119*/       /*SwitchType*/ 24, MVT::v4f16,// ->54145
/*54121*/         OPC_CheckChild1Type, MVT::v4f16,
/*54123*/         OPC_RecordChild2, // #1 = $Vm
/*54124*/         OPC_CheckChild2Type, MVT::v4f16,
/*54126*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*54128*/         OPC_EmitInteger, MVT::i32, 14, 
/*54131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54134*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINh), 0,
                      1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 304:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMINh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*54145*/       0, // EndSwitchType
/*54146*/     /*Scope*/ 84, /*->54231*/
/*54147*/       OPC_CheckChild0Integer, 49|128,2/*305*/, 
/*54150*/       OPC_RecordChild1, // #0 = $Vn
/*54151*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->54178
/*54154*/         OPC_CheckChild1Type, MVT::v8i8,
/*54156*/         OPC_RecordChild2, // #1 = $Vm
/*54157*/         OPC_CheckChild2Type, MVT::v8i8,
/*54159*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54161*/         OPC_EmitInteger, MVT::i32, 14, 
/*54164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54167*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 305:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*54178*/       /*SwitchType*/ 24, MVT::v4i16,// ->54204
/*54180*/         OPC_CheckChild1Type, MVT::v4i16,
/*54182*/         OPC_RecordChild2, // #1 = $Vm
/*54183*/         OPC_CheckChild2Type, MVT::v4i16,
/*54185*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54187*/         OPC_EmitInteger, MVT::i32, 14, 
/*54190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54193*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 305:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*54204*/       /*SwitchType*/ 24, MVT::v2i32,// ->54230
/*54206*/         OPC_CheckChild1Type, MVT::v2i32,
/*54208*/         OPC_RecordChild2, // #1 = $Vm
/*54209*/         OPC_CheckChild2Type, MVT::v2i32,
/*54211*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54213*/         OPC_EmitInteger, MVT::i32, 14, 
/*54216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 305:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*54230*/       0, // EndSwitchType
/*54231*/     /*Scope*/ 10|128,1/*138*/, /*->54371*/
/*54233*/       OPC_CheckChild0Integer, 74|128,2/*330*/, 
/*54236*/       OPC_RecordChild1, // #0 = $Vm
/*54237*/       OPC_SwitchType /*6 cases */, 20, MVT::v2i32,// ->54260
/*54240*/         OPC_CheckChild1Type, MVT::v2i32,
/*54242*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54244*/         OPC_EmitInteger, MVT::i32, 14, 
/*54247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 330:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*54260*/       /*SwitchType*/ 20, MVT::v4i32,// ->54282
/*54262*/         OPC_CheckChild1Type, MVT::v4i32,
/*54264*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54266*/         OPC_EmitInteger, MVT::i32, 14, 
/*54269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54272*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 330:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*54282*/       /*SwitchType*/ 20, MVT::v2f32,// ->54304
/*54284*/         OPC_CheckChild1Type, MVT::v2f32,
/*54286*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54288*/         OPC_EmitInteger, MVT::i32, 14, 
/*54291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 330:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*54304*/       /*SwitchType*/ 20, MVT::v4f32,// ->54326
/*54306*/         OPC_CheckChild1Type, MVT::v4f32,
/*54308*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54310*/         OPC_EmitInteger, MVT::i32, 14, 
/*54313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 330:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*54326*/       /*SwitchType*/ 20, MVT::v4f16,// ->54348
/*54328*/         OPC_CheckChild1Type, MVT::v4f16,
/*54330*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*54332*/         OPC_EmitInteger, MVT::i32, 14, 
/*54335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEhd), 0,
                      1/*#VTs*/, MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 330:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhd:v4f16 DPR:v4f16:$Vm)
/*54348*/       /*SwitchType*/ 20, MVT::v8f16,// ->54370
/*54350*/         OPC_CheckChild1Type, MVT::v8f16,
/*54352*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*54354*/         OPC_EmitInteger, MVT::i32, 14, 
/*54357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54360*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEhq), 0,
                      1/*#VTs*/, MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 330:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhq:v8f16 QPR:v8f16:$Vm)
/*54370*/       0, // EndSwitchType
/*54371*/     /*Scope*/ 10|128,1/*138*/, /*->54511*/
/*54373*/       OPC_CheckChild0Integer, 87|128,2/*343*/, 
/*54376*/       OPC_RecordChild1, // #0 = $Vm
/*54377*/       OPC_SwitchType /*6 cases */, 20, MVT::v2i32,// ->54400
/*54380*/         OPC_CheckChild1Type, MVT::v2i32,
/*54382*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54384*/         OPC_EmitInteger, MVT::i32, 14, 
/*54387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 343:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*54400*/       /*SwitchType*/ 20, MVT::v4i32,// ->54422
/*54402*/         OPC_CheckChild1Type, MVT::v4i32,
/*54404*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54406*/         OPC_EmitInteger, MVT::i32, 14, 
/*54409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54412*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 343:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*54422*/       /*SwitchType*/ 20, MVT::v2f32,// ->54444
/*54424*/         OPC_CheckChild1Type, MVT::v2f32,
/*54426*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54428*/         OPC_EmitInteger, MVT::i32, 14, 
/*54431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54434*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 343:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*54444*/       /*SwitchType*/ 20, MVT::v4f32,// ->54466
/*54446*/         OPC_CheckChild1Type, MVT::v4f32,
/*54448*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54450*/         OPC_EmitInteger, MVT::i32, 14, 
/*54453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 343:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*54466*/       /*SwitchType*/ 20, MVT::v4f16,// ->54488
/*54468*/         OPC_CheckChild1Type, MVT::v4f16,
/*54470*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*54472*/         OPC_EmitInteger, MVT::i32, 14, 
/*54475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54478*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEhd), 0,
                      1/*#VTs*/, MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 343:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhd:v4f16 DPR:v4f16:$Vm)
/*54488*/       /*SwitchType*/ 20, MVT::v8f16,// ->54510
/*54490*/         OPC_CheckChild1Type, MVT::v8f16,
/*54492*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*54494*/         OPC_EmitInteger, MVT::i32, 14, 
/*54497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54500*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEhq), 0,
                      1/*#VTs*/, MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 343:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhq:v8f16 QPR:v8f16:$Vm)
/*54510*/       0, // EndSwitchType
/*54511*/     /*Scope*/ 86|128,1/*214*/, /*->54727*/
/*54513*/       OPC_CheckChild0Integer, 91|128,2/*347*/, 
/*54516*/       OPC_RecordChild1, // #0 = $Vm
/*54517*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54544
/*54520*/         OPC_CheckChild1Type, MVT::v4i16,
/*54522*/         OPC_RecordChild2, // #1 = $Vn
/*54523*/         OPC_CheckChild2Type, MVT::v4i16,
/*54525*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54527*/         OPC_EmitInteger, MVT::i32, 14, 
/*54530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 347:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54544*/       /*SwitchType*/ 24, MVT::v2i32,// ->54570
/*54546*/         OPC_CheckChild1Type, MVT::v2i32,
/*54548*/         OPC_RecordChild2, // #1 = $Vn
/*54549*/         OPC_CheckChild2Type, MVT::v2i32,
/*54551*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54553*/         OPC_EmitInteger, MVT::i32, 14, 
/*54556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54559*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 347:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54570*/       /*SwitchType*/ 24, MVT::v8i16,// ->54596
/*54572*/         OPC_CheckChild1Type, MVT::v8i16,
/*54574*/         OPC_RecordChild2, // #1 = $Vn
/*54575*/         OPC_CheckChild2Type, MVT::v8i16,
/*54577*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54579*/         OPC_EmitInteger, MVT::i32, 14, 
/*54582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54585*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 347:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54596*/       /*SwitchType*/ 24, MVT::v4i32,// ->54622
/*54598*/         OPC_CheckChild1Type, MVT::v4i32,
/*54600*/         OPC_RecordChild2, // #1 = $Vn
/*54601*/         OPC_CheckChild2Type, MVT::v4i32,
/*54603*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54605*/         OPC_EmitInteger, MVT::i32, 14, 
/*54608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 347:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54622*/       /*SwitchType*/ 24, MVT::v8i8,// ->54648
/*54624*/         OPC_CheckChild1Type, MVT::v8i8,
/*54626*/         OPC_RecordChild2, // #1 = $Vn
/*54627*/         OPC_CheckChild2Type, MVT::v8i8,
/*54629*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54631*/         OPC_EmitInteger, MVT::i32, 14, 
/*54634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 347:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54648*/       /*SwitchType*/ 24, MVT::v16i8,// ->54674
/*54650*/         OPC_CheckChild1Type, MVT::v16i8,
/*54652*/         OPC_RecordChild2, // #1 = $Vn
/*54653*/         OPC_CheckChild2Type, MVT::v16i8,
/*54655*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54657*/         OPC_EmitInteger, MVT::i32, 14, 
/*54660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 347:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54674*/       /*SwitchType*/ 24, MVT::v1i64,// ->54700
/*54676*/         OPC_CheckChild1Type, MVT::v1i64,
/*54678*/         OPC_RecordChild2, // #1 = $Vn
/*54679*/         OPC_CheckChild2Type, MVT::v1i64,
/*54681*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54683*/         OPC_EmitInteger, MVT::i32, 14, 
/*54686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 347:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54700*/       /*SwitchType*/ 24, MVT::v2i64,// ->54726
/*54702*/         OPC_CheckChild1Type, MVT::v2i64,
/*54704*/         OPC_RecordChild2, // #1 = $Vn
/*54705*/         OPC_CheckChild2Type, MVT::v2i64,
/*54707*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54709*/         OPC_EmitInteger, MVT::i32, 14, 
/*54712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54715*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 347:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54726*/       0, // EndSwitchType
/*54727*/     /*Scope*/ 86|128,1/*214*/, /*->54943*/
/*54729*/       OPC_CheckChild0Integer, 92|128,2/*348*/, 
/*54732*/       OPC_RecordChild1, // #0 = $Vm
/*54733*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54760
/*54736*/         OPC_CheckChild1Type, MVT::v4i16,
/*54738*/         OPC_RecordChild2, // #1 = $Vn
/*54739*/         OPC_CheckChild2Type, MVT::v4i16,
/*54741*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54743*/         OPC_EmitInteger, MVT::i32, 14, 
/*54746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 348:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54760*/       /*SwitchType*/ 24, MVT::v2i32,// ->54786
/*54762*/         OPC_CheckChild1Type, MVT::v2i32,
/*54764*/         OPC_RecordChild2, // #1 = $Vn
/*54765*/         OPC_CheckChild2Type, MVT::v2i32,
/*54767*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54769*/         OPC_EmitInteger, MVT::i32, 14, 
/*54772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 348:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54786*/       /*SwitchType*/ 24, MVT::v8i16,// ->54812
/*54788*/         OPC_CheckChild1Type, MVT::v8i16,
/*54790*/         OPC_RecordChild2, // #1 = $Vn
/*54791*/         OPC_CheckChild2Type, MVT::v8i16,
/*54793*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54795*/         OPC_EmitInteger, MVT::i32, 14, 
/*54798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 348:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54812*/       /*SwitchType*/ 24, MVT::v4i32,// ->54838
/*54814*/         OPC_CheckChild1Type, MVT::v4i32,
/*54816*/         OPC_RecordChild2, // #1 = $Vn
/*54817*/         OPC_CheckChild2Type, MVT::v4i32,
/*54819*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54821*/         OPC_EmitInteger, MVT::i32, 14, 
/*54824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 348:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54838*/       /*SwitchType*/ 24, MVT::v8i8,// ->54864
/*54840*/         OPC_CheckChild1Type, MVT::v8i8,
/*54842*/         OPC_RecordChild2, // #1 = $Vn
/*54843*/         OPC_CheckChild2Type, MVT::v8i8,
/*54845*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54847*/         OPC_EmitInteger, MVT::i32, 14, 
/*54850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 348:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54864*/       /*SwitchType*/ 24, MVT::v16i8,// ->54890
/*54866*/         OPC_CheckChild1Type, MVT::v16i8,
/*54868*/         OPC_RecordChild2, // #1 = $Vn
/*54869*/         OPC_CheckChild2Type, MVT::v16i8,
/*54871*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54873*/         OPC_EmitInteger, MVT::i32, 14, 
/*54876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 348:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54890*/       /*SwitchType*/ 24, MVT::v1i64,// ->54916
/*54892*/         OPC_CheckChild1Type, MVT::v1i64,
/*54894*/         OPC_RecordChild2, // #1 = $Vn
/*54895*/         OPC_CheckChild2Type, MVT::v1i64,
/*54897*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54899*/         OPC_EmitInteger, MVT::i32, 14, 
/*54902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54905*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 348:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54916*/       /*SwitchType*/ 24, MVT::v2i64,// ->54942
/*54918*/         OPC_CheckChild1Type, MVT::v2i64,
/*54920*/         OPC_RecordChild2, // #1 = $Vn
/*54921*/         OPC_CheckChild2Type, MVT::v2i64,
/*54923*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54925*/         OPC_EmitInteger, MVT::i32, 14, 
/*54928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 348:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54942*/       0, // EndSwitchType
/*54943*/     /*Scope*/ 86|128,1/*214*/, /*->55159*/
/*54945*/       OPC_CheckChild0Integer, 85|128,2/*341*/, 
/*54948*/       OPC_RecordChild1, // #0 = $Vm
/*54949*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54976
/*54952*/         OPC_CheckChild1Type, MVT::v4i16,
/*54954*/         OPC_RecordChild2, // #1 = $Vn
/*54955*/         OPC_CheckChild2Type, MVT::v4i16,
/*54957*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54959*/         OPC_EmitInteger, MVT::i32, 14, 
/*54962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 341:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54976*/       /*SwitchType*/ 24, MVT::v2i32,// ->55002
/*54978*/         OPC_CheckChild1Type, MVT::v2i32,
/*54980*/         OPC_RecordChild2, // #1 = $Vn
/*54981*/         OPC_CheckChild2Type, MVT::v2i32,
/*54983*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54985*/         OPC_EmitInteger, MVT::i32, 14, 
/*54988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 341:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*55002*/       /*SwitchType*/ 24, MVT::v8i16,// ->55028
/*55004*/         OPC_CheckChild1Type, MVT::v8i16,
/*55006*/         OPC_RecordChild2, // #1 = $Vn
/*55007*/         OPC_CheckChild2Type, MVT::v8i16,
/*55009*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55011*/         OPC_EmitInteger, MVT::i32, 14, 
/*55014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55017*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 341:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*55028*/       /*SwitchType*/ 24, MVT::v4i32,// ->55054
/*55030*/         OPC_CheckChild1Type, MVT::v4i32,
/*55032*/         OPC_RecordChild2, // #1 = $Vn
/*55033*/         OPC_CheckChild2Type, MVT::v4i32,
/*55035*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55037*/         OPC_EmitInteger, MVT::i32, 14, 
/*55040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 341:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*55054*/       /*SwitchType*/ 24, MVT::v8i8,// ->55080
/*55056*/         OPC_CheckChild1Type, MVT::v8i8,
/*55058*/         OPC_RecordChild2, // #1 = $Vn
/*55059*/         OPC_CheckChild2Type, MVT::v8i8,
/*55061*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55063*/         OPC_EmitInteger, MVT::i32, 14, 
/*55066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 341:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*55080*/       /*SwitchType*/ 24, MVT::v16i8,// ->55106
/*55082*/         OPC_CheckChild1Type, MVT::v16i8,
/*55084*/         OPC_RecordChild2, // #1 = $Vn
/*55085*/         OPC_CheckChild2Type, MVT::v16i8,
/*55087*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55089*/         OPC_EmitInteger, MVT::i32, 14, 
/*55092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55095*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 341:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*55106*/       /*SwitchType*/ 24, MVT::v1i64,// ->55132
/*55108*/         OPC_CheckChild1Type, MVT::v1i64,
/*55110*/         OPC_RecordChild2, // #1 = $Vn
/*55111*/         OPC_CheckChild2Type, MVT::v1i64,
/*55113*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55115*/         OPC_EmitInteger, MVT::i32, 14, 
/*55118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 341:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*55132*/       /*SwitchType*/ 24, MVT::v2i64,// ->55158
/*55134*/         OPC_CheckChild1Type, MVT::v2i64,
/*55136*/         OPC_RecordChild2, // #1 = $Vn
/*55137*/         OPC_CheckChild2Type, MVT::v2i64,
/*55139*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55141*/         OPC_EmitInteger, MVT::i32, 14, 
/*55144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 341:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*55158*/       0, // EndSwitchType
/*55159*/     /*Scope*/ 86|128,1/*214*/, /*->55375*/
/*55161*/       OPC_CheckChild0Integer, 86|128,2/*342*/, 
/*55164*/       OPC_RecordChild1, // #0 = $Vm
/*55165*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->55192
/*55168*/         OPC_CheckChild1Type, MVT::v4i16,
/*55170*/         OPC_RecordChild2, // #1 = $Vn
/*55171*/         OPC_CheckChild2Type, MVT::v4i16,
/*55173*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55175*/         OPC_EmitInteger, MVT::i32, 14, 
/*55178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55181*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 342:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*55192*/       /*SwitchType*/ 24, MVT::v2i32,// ->55218
/*55194*/         OPC_CheckChild1Type, MVT::v2i32,
/*55196*/         OPC_RecordChild2, // #1 = $Vn
/*55197*/         OPC_CheckChild2Type, MVT::v2i32,
/*55199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55201*/         OPC_EmitInteger, MVT::i32, 14, 
/*55204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 342:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*55218*/       /*SwitchType*/ 24, MVT::v8i16,// ->55244
/*55220*/         OPC_CheckChild1Type, MVT::v8i16,
/*55222*/         OPC_RecordChild2, // #1 = $Vn
/*55223*/         OPC_CheckChild2Type, MVT::v8i16,
/*55225*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55227*/         OPC_EmitInteger, MVT::i32, 14, 
/*55230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 342:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*55244*/       /*SwitchType*/ 24, MVT::v4i32,// ->55270
/*55246*/         OPC_CheckChild1Type, MVT::v4i32,
/*55248*/         OPC_RecordChild2, // #1 = $Vn
/*55249*/         OPC_CheckChild2Type, MVT::v4i32,
/*55251*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55253*/         OPC_EmitInteger, MVT::i32, 14, 
/*55256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 342:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*55270*/       /*SwitchType*/ 24, MVT::v8i8,// ->55296
/*55272*/         OPC_CheckChild1Type, MVT::v8i8,
/*55274*/         OPC_RecordChild2, // #1 = $Vn
/*55275*/         OPC_CheckChild2Type, MVT::v8i8,
/*55277*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55279*/         OPC_EmitInteger, MVT::i32, 14, 
/*55282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 342:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*55296*/       /*SwitchType*/ 24, MVT::v16i8,// ->55322
/*55298*/         OPC_CheckChild1Type, MVT::v16i8,
/*55300*/         OPC_RecordChild2, // #1 = $Vn
/*55301*/         OPC_CheckChild2Type, MVT::v16i8,
/*55303*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55305*/         OPC_EmitInteger, MVT::i32, 14, 
/*55308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 342:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*55322*/       /*SwitchType*/ 24, MVT::v1i64,// ->55348
/*55324*/         OPC_CheckChild1Type, MVT::v1i64,
/*55326*/         OPC_RecordChild2, // #1 = $Vn
/*55327*/         OPC_CheckChild2Type, MVT::v1i64,
/*55329*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55331*/         OPC_EmitInteger, MVT::i32, 14, 
/*55334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55337*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 342:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*55348*/       /*SwitchType*/ 24, MVT::v2i64,// ->55374
/*55350*/         OPC_CheckChild1Type, MVT::v2i64,
/*55352*/         OPC_RecordChild2, // #1 = $Vn
/*55353*/         OPC_CheckChild2Type, MVT::v2i64,
/*55355*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55357*/         OPC_EmitInteger, MVT::i32, 14, 
/*55360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55363*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 342:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*55374*/       0, // EndSwitchType
/*55375*/     /*Scope*/ 86|128,1/*214*/, /*->55591*/
/*55377*/       OPC_CheckChild0Integer, 68|128,2/*324*/, 
/*55380*/       OPC_RecordChild1, // #0 = $Vm
/*55381*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->55408
/*55384*/         OPC_CheckChild1Type, MVT::v4i16,
/*55386*/         OPC_RecordChild2, // #1 = $Vn
/*55387*/         OPC_CheckChild2Type, MVT::v4i16,
/*55389*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55391*/         OPC_EmitInteger, MVT::i32, 14, 
/*55394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 324:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*55408*/       /*SwitchType*/ 24, MVT::v2i32,// ->55434
/*55410*/         OPC_CheckChild1Type, MVT::v2i32,
/*55412*/         OPC_RecordChild2, // #1 = $Vn
/*55413*/         OPC_CheckChild2Type, MVT::v2i32,
/*55415*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55417*/         OPC_EmitInteger, MVT::i32, 14, 
/*55420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 324:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*55434*/       /*SwitchType*/ 24, MVT::v8i16,// ->55460
/*55436*/         OPC_CheckChild1Type, MVT::v8i16,
/*55438*/         OPC_RecordChild2, // #1 = $Vn
/*55439*/         OPC_CheckChild2Type, MVT::v8i16,
/*55441*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55443*/         OPC_EmitInteger, MVT::i32, 14, 
/*55446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 324:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*55460*/       /*SwitchType*/ 24, MVT::v4i32,// ->55486
/*55462*/         OPC_CheckChild1Type, MVT::v4i32,
/*55464*/         OPC_RecordChild2, // #1 = $Vn
/*55465*/         OPC_CheckChild2Type, MVT::v4i32,
/*55467*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55469*/         OPC_EmitInteger, MVT::i32, 14, 
/*55472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 324:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*55486*/       /*SwitchType*/ 24, MVT::v8i8,// ->55512
/*55488*/         OPC_CheckChild1Type, MVT::v8i8,
/*55490*/         OPC_RecordChild2, // #1 = $Vn
/*55491*/         OPC_CheckChild2Type, MVT::v8i8,
/*55493*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55495*/         OPC_EmitInteger, MVT::i32, 14, 
/*55498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 324:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*55512*/       /*SwitchType*/ 24, MVT::v16i8,// ->55538
/*55514*/         OPC_CheckChild1Type, MVT::v16i8,
/*55516*/         OPC_RecordChild2, // #1 = $Vn
/*55517*/         OPC_CheckChild2Type, MVT::v16i8,
/*55519*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55521*/         OPC_EmitInteger, MVT::i32, 14, 
/*55524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55527*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 324:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*55538*/       /*SwitchType*/ 24, MVT::v1i64,// ->55564
/*55540*/         OPC_CheckChild1Type, MVT::v1i64,
/*55542*/         OPC_RecordChild2, // #1 = $Vn
/*55543*/         OPC_CheckChild2Type, MVT::v1i64,
/*55545*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55547*/         OPC_EmitInteger, MVT::i32, 14, 
/*55550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 324:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*55564*/       /*SwitchType*/ 24, MVT::v2i64,// ->55590
/*55566*/         OPC_CheckChild1Type, MVT::v2i64,
/*55568*/         OPC_RecordChild2, // #1 = $Vn
/*55569*/         OPC_CheckChild2Type, MVT::v2i64,
/*55571*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55573*/         OPC_EmitInteger, MVT::i32, 14, 
/*55576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 324:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*55590*/       0, // EndSwitchType
/*55591*/     /*Scope*/ 86|128,1/*214*/, /*->55807*/
/*55593*/       OPC_CheckChild0Integer, 70|128,2/*326*/, 
/*55596*/       OPC_RecordChild1, // #0 = $Vm
/*55597*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->55624
/*55600*/         OPC_CheckChild1Type, MVT::v4i16,
/*55602*/         OPC_RecordChild2, // #1 = $Vn
/*55603*/         OPC_CheckChild2Type, MVT::v4i16,
/*55605*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55607*/         OPC_EmitInteger, MVT::i32, 14, 
/*55610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 326:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*55624*/       /*SwitchType*/ 24, MVT::v2i32,// ->55650
/*55626*/         OPC_CheckChild1Type, MVT::v2i32,
/*55628*/         OPC_RecordChild2, // #1 = $Vn
/*55629*/         OPC_CheckChild2Type, MVT::v2i32,
/*55631*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55633*/         OPC_EmitInteger, MVT::i32, 14, 
/*55636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 326:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*55650*/       /*SwitchType*/ 24, MVT::v8i16,// ->55676
/*55652*/         OPC_CheckChild1Type, MVT::v8i16,
/*55654*/         OPC_RecordChild2, // #1 = $Vn
/*55655*/         OPC_CheckChild2Type, MVT::v8i16,
/*55657*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55659*/         OPC_EmitInteger, MVT::i32, 14, 
/*55662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 326:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*55676*/       /*SwitchType*/ 24, MVT::v4i32,// ->55702
/*55678*/         OPC_CheckChild1Type, MVT::v4i32,
/*55680*/         OPC_RecordChild2, // #1 = $Vn
/*55681*/         OPC_CheckChild2Type, MVT::v4i32,
/*55683*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55685*/         OPC_EmitInteger, MVT::i32, 14, 
/*55688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 326:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*55702*/       /*SwitchType*/ 24, MVT::v8i8,// ->55728
/*55704*/         OPC_CheckChild1Type, MVT::v8i8,
/*55706*/         OPC_RecordChild2, // #1 = $Vn
/*55707*/         OPC_CheckChild2Type, MVT::v8i8,
/*55709*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55711*/         OPC_EmitInteger, MVT::i32, 14, 
/*55714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 326:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*55728*/       /*SwitchType*/ 24, MVT::v16i8,// ->55754
/*55730*/         OPC_CheckChild1Type, MVT::v16i8,
/*55732*/         OPC_RecordChild2, // #1 = $Vn
/*55733*/         OPC_CheckChild2Type, MVT::v16i8,
/*55735*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55737*/         OPC_EmitInteger, MVT::i32, 14, 
/*55740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 326:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*55754*/       /*SwitchType*/ 24, MVT::v1i64,// ->55780
/*55756*/         OPC_CheckChild1Type, MVT::v1i64,
/*55758*/         OPC_RecordChild2, // #1 = $Vn
/*55759*/         OPC_CheckChild2Type, MVT::v1i64,
/*55761*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55763*/         OPC_EmitInteger, MVT::i32, 14, 
/*55766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55769*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 326:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*55780*/       /*SwitchType*/ 24, MVT::v2i64,// ->55806
/*55782*/         OPC_CheckChild1Type, MVT::v2i64,
/*55784*/         OPC_RecordChild2, // #1 = $Vn
/*55785*/         OPC_CheckChild2Type, MVT::v2i64,
/*55787*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55789*/         OPC_EmitInteger, MVT::i32, 14, 
/*55792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 326:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*55806*/       0, // EndSwitchType
/*55807*/     /*Scope*/ 86|128,1/*214*/, /*->56023*/
/*55809*/       OPC_CheckChild0Integer, 63|128,2/*319*/, 
/*55812*/       OPC_RecordChild1, // #0 = $Vm
/*55813*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->55840
/*55816*/         OPC_CheckChild1Type, MVT::v4i16,
/*55818*/         OPC_RecordChild2, // #1 = $Vn
/*55819*/         OPC_CheckChild2Type, MVT::v4i16,
/*55821*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55823*/         OPC_EmitInteger, MVT::i32, 14, 
/*55826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 319:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*55840*/       /*SwitchType*/ 24, MVT::v2i32,// ->55866
/*55842*/         OPC_CheckChild1Type, MVT::v2i32,
/*55844*/         OPC_RecordChild2, // #1 = $Vn
/*55845*/         OPC_CheckChild2Type, MVT::v2i32,
/*55847*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55849*/         OPC_EmitInteger, MVT::i32, 14, 
/*55852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 319:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*55866*/       /*SwitchType*/ 24, MVT::v8i16,// ->55892
/*55868*/         OPC_CheckChild1Type, MVT::v8i16,
/*55870*/         OPC_RecordChild2, // #1 = $Vn
/*55871*/         OPC_CheckChild2Type, MVT::v8i16,
/*55873*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55875*/         OPC_EmitInteger, MVT::i32, 14, 
/*55878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 319:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*55892*/       /*SwitchType*/ 24, MVT::v4i32,// ->55918
/*55894*/         OPC_CheckChild1Type, MVT::v4i32,
/*55896*/         OPC_RecordChild2, // #1 = $Vn
/*55897*/         OPC_CheckChild2Type, MVT::v4i32,
/*55899*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55901*/         OPC_EmitInteger, MVT::i32, 14, 
/*55904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55907*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 319:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*55918*/       /*SwitchType*/ 24, MVT::v8i8,// ->55944
/*55920*/         OPC_CheckChild1Type, MVT::v8i8,
/*55922*/         OPC_RecordChild2, // #1 = $Vn
/*55923*/         OPC_CheckChild2Type, MVT::v8i8,
/*55925*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55927*/         OPC_EmitInteger, MVT::i32, 14, 
/*55930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 319:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*55944*/       /*SwitchType*/ 24, MVT::v16i8,// ->55970
/*55946*/         OPC_CheckChild1Type, MVT::v16i8,
/*55948*/         OPC_RecordChild2, // #1 = $Vn
/*55949*/         OPC_CheckChild2Type, MVT::v16i8,
/*55951*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55953*/         OPC_EmitInteger, MVT::i32, 14, 
/*55956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 319:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*55970*/       /*SwitchType*/ 24, MVT::v1i64,// ->55996
/*55972*/         OPC_CheckChild1Type, MVT::v1i64,
/*55974*/         OPC_RecordChild2, // #1 = $Vn
/*55975*/         OPC_CheckChild2Type, MVT::v1i64,
/*55977*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55979*/         OPC_EmitInteger, MVT::i32, 14, 
/*55982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 319:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*55996*/       /*SwitchType*/ 24, MVT::v2i64,// ->56022
/*55998*/         OPC_CheckChild1Type, MVT::v2i64,
/*56000*/         OPC_RecordChild2, // #1 = $Vn
/*56001*/         OPC_CheckChild2Type, MVT::v2i64,
/*56003*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56005*/         OPC_EmitInteger, MVT::i32, 14, 
/*56008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 319:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*56022*/       0, // EndSwitchType
/*56023*/     /*Scope*/ 86|128,1/*214*/, /*->56239*/
/*56025*/       OPC_CheckChild0Integer, 64|128,2/*320*/, 
/*56028*/       OPC_RecordChild1, // #0 = $Vm
/*56029*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->56056
/*56032*/         OPC_CheckChild1Type, MVT::v4i16,
/*56034*/         OPC_RecordChild2, // #1 = $Vn
/*56035*/         OPC_CheckChild2Type, MVT::v4i16,
/*56037*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56039*/         OPC_EmitInteger, MVT::i32, 14, 
/*56042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 320:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*56056*/       /*SwitchType*/ 24, MVT::v2i32,// ->56082
/*56058*/         OPC_CheckChild1Type, MVT::v2i32,
/*56060*/         OPC_RecordChild2, // #1 = $Vn
/*56061*/         OPC_CheckChild2Type, MVT::v2i32,
/*56063*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56065*/         OPC_EmitInteger, MVT::i32, 14, 
/*56068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56071*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 320:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*56082*/       /*SwitchType*/ 24, MVT::v8i16,// ->56108
/*56084*/         OPC_CheckChild1Type, MVT::v8i16,
/*56086*/         OPC_RecordChild2, // #1 = $Vn
/*56087*/         OPC_CheckChild2Type, MVT::v8i16,
/*56089*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56091*/         OPC_EmitInteger, MVT::i32, 14, 
/*56094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 320:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*56108*/       /*SwitchType*/ 24, MVT::v4i32,// ->56134
/*56110*/         OPC_CheckChild1Type, MVT::v4i32,
/*56112*/         OPC_RecordChild2, // #1 = $Vn
/*56113*/         OPC_CheckChild2Type, MVT::v4i32,
/*56115*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56117*/         OPC_EmitInteger, MVT::i32, 14, 
/*56120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 320:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*56134*/       /*SwitchType*/ 24, MVT::v8i8,// ->56160
/*56136*/         OPC_CheckChild1Type, MVT::v8i8,
/*56138*/         OPC_RecordChild2, // #1 = $Vn
/*56139*/         OPC_CheckChild2Type, MVT::v8i8,
/*56141*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56143*/         OPC_EmitInteger, MVT::i32, 14, 
/*56146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 320:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*56160*/       /*SwitchType*/ 24, MVT::v16i8,// ->56186
/*56162*/         OPC_CheckChild1Type, MVT::v16i8,
/*56164*/         OPC_RecordChild2, // #1 = $Vn
/*56165*/         OPC_CheckChild2Type, MVT::v16i8,
/*56167*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56169*/         OPC_EmitInteger, MVT::i32, 14, 
/*56172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 320:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*56186*/       /*SwitchType*/ 24, MVT::v1i64,// ->56212
/*56188*/         OPC_CheckChild1Type, MVT::v1i64,
/*56190*/         OPC_RecordChild2, // #1 = $Vn
/*56191*/         OPC_CheckChild2Type, MVT::v1i64,
/*56193*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56195*/         OPC_EmitInteger, MVT::i32, 14, 
/*56198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 320:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*56212*/       /*SwitchType*/ 24, MVT::v2i64,// ->56238
/*56214*/         OPC_CheckChild1Type, MVT::v2i64,
/*56216*/         OPC_RecordChild2, // #1 = $Vn
/*56217*/         OPC_CheckChild2Type, MVT::v2i64,
/*56219*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56221*/         OPC_EmitInteger, MVT::i32, 14, 
/*56224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 320:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*56238*/       0, // EndSwitchType
/*56239*/     /*Scope*/ 10|128,1/*138*/, /*->56379*/
/*56241*/       OPC_CheckChild0Integer, 1|128,2/*257*/, 
/*56244*/       OPC_RecordChild1, // #0 = $Vm
/*56245*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->56268
/*56248*/         OPC_CheckChild1Type, MVT::v8i8,
/*56250*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56252*/         OPC_EmitInteger, MVT::i32, 14, 
/*56255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56258*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 257:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*56268*/       /*SwitchType*/ 20, MVT::v4i16,// ->56290
/*56270*/         OPC_CheckChild1Type, MVT::v4i16,
/*56272*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56274*/         OPC_EmitInteger, MVT::i32, 14, 
/*56277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 257:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*56290*/       /*SwitchType*/ 20, MVT::v2i32,// ->56312
/*56292*/         OPC_CheckChild1Type, MVT::v2i32,
/*56294*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56296*/         OPC_EmitInteger, MVT::i32, 14, 
/*56299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 257:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*56312*/       /*SwitchType*/ 20, MVT::v16i8,// ->56334
/*56314*/         OPC_CheckChild1Type, MVT::v16i8,
/*56316*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56318*/         OPC_EmitInteger, MVT::i32, 14, 
/*56321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 257:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*56334*/       /*SwitchType*/ 20, MVT::v8i16,// ->56356
/*56336*/         OPC_CheckChild1Type, MVT::v8i16,
/*56338*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56340*/         OPC_EmitInteger, MVT::i32, 14, 
/*56343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56346*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 257:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*56356*/       /*SwitchType*/ 20, MVT::v4i32,// ->56378
/*56358*/         OPC_CheckChild1Type, MVT::v4i32,
/*56360*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56362*/         OPC_EmitInteger, MVT::i32, 14, 
/*56365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 257:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*56378*/       0, // EndSwitchType
/*56379*/     /*Scope*/ 10|128,1/*138*/, /*->56519*/
/*56381*/       OPC_CheckChild0Integer, 50|128,2/*306*/, 
/*56384*/       OPC_RecordChild1, // #0 = $Vm
/*56385*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->56408
/*56388*/         OPC_CheckChild1Type, MVT::v8i8,
/*56390*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56392*/         OPC_EmitInteger, MVT::i32, 14, 
/*56395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56398*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 306:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*56408*/       /*SwitchType*/ 20, MVT::v4i16,// ->56430
/*56410*/         OPC_CheckChild1Type, MVT::v4i16,
/*56412*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56414*/         OPC_EmitInteger, MVT::i32, 14, 
/*56417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 306:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*56430*/       /*SwitchType*/ 20, MVT::v2i32,// ->56452
/*56432*/         OPC_CheckChild1Type, MVT::v2i32,
/*56434*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56436*/         OPC_EmitInteger, MVT::i32, 14, 
/*56439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 306:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*56452*/       /*SwitchType*/ 20, MVT::v16i8,// ->56474
/*56454*/         OPC_CheckChild1Type, MVT::v16i8,
/*56456*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56458*/         OPC_EmitInteger, MVT::i32, 14, 
/*56461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 306:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*56474*/       /*SwitchType*/ 20, MVT::v8i16,// ->56496
/*56476*/         OPC_CheckChild1Type, MVT::v8i16,
/*56478*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56480*/         OPC_EmitInteger, MVT::i32, 14, 
/*56483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 306:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*56496*/       /*SwitchType*/ 20, MVT::v4i32,// ->56518
/*56498*/         OPC_CheckChild1Type, MVT::v4i32,
/*56500*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56502*/         OPC_EmitInteger, MVT::i32, 14, 
/*56505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 306:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*56518*/       0, // EndSwitchType
/*56519*/     /*Scope*/ 10|128,1/*138*/, /*->56659*/
/*56521*/       OPC_CheckChild0Integer, 58|128,2/*314*/, 
/*56524*/       OPC_RecordChild1, // #0 = $Vm
/*56525*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->56548
/*56528*/         OPC_CheckChild1Type, MVT::v8i8,
/*56530*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56532*/         OPC_EmitInteger, MVT::i32, 14, 
/*56535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56538*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 314:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*56548*/       /*SwitchType*/ 20, MVT::v4i16,// ->56570
/*56550*/         OPC_CheckChild1Type, MVT::v4i16,
/*56552*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56554*/         OPC_EmitInteger, MVT::i32, 14, 
/*56557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*56570*/       /*SwitchType*/ 20, MVT::v2i32,// ->56592
/*56572*/         OPC_CheckChild1Type, MVT::v2i32,
/*56574*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56576*/         OPC_EmitInteger, MVT::i32, 14, 
/*56579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*56592*/       /*SwitchType*/ 20, MVT::v16i8,// ->56614
/*56594*/         OPC_CheckChild1Type, MVT::v16i8,
/*56596*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56598*/         OPC_EmitInteger, MVT::i32, 14, 
/*56601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 314:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*56614*/       /*SwitchType*/ 20, MVT::v8i16,// ->56636
/*56616*/         OPC_CheckChild1Type, MVT::v8i16,
/*56618*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56620*/         OPC_EmitInteger, MVT::i32, 14, 
/*56623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*56636*/       /*SwitchType*/ 20, MVT::v4i32,// ->56658
/*56638*/         OPC_CheckChild1Type, MVT::v4i32,
/*56640*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56642*/         OPC_EmitInteger, MVT::i32, 14, 
/*56645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56648*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*56658*/       0, // EndSwitchType
/*56659*/     /*Scope*/ 10|128,1/*138*/, /*->56799*/
/*56661*/       OPC_CheckChild0Integer, 5|128,2/*261*/, 
/*56664*/       OPC_RecordChild1, // #0 = $Vm
/*56665*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->56688
/*56668*/         OPC_CheckChild1Type, MVT::v8i8,
/*56670*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56672*/         OPC_EmitInteger, MVT::i32, 14, 
/*56675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56678*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 261:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*56688*/       /*SwitchType*/ 20, MVT::v4i16,// ->56710
/*56690*/         OPC_CheckChild1Type, MVT::v4i16,
/*56692*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56694*/         OPC_EmitInteger, MVT::i32, 14, 
/*56697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 261:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*56710*/       /*SwitchType*/ 20, MVT::v2i32,// ->56732
/*56712*/         OPC_CheckChild1Type, MVT::v2i32,
/*56714*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56716*/         OPC_EmitInteger, MVT::i32, 14, 
/*56719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 261:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*56732*/       /*SwitchType*/ 20, MVT::v16i8,// ->56754
/*56734*/         OPC_CheckChild1Type, MVT::v16i8,
/*56736*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56738*/         OPC_EmitInteger, MVT::i32, 14, 
/*56741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 261:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*56754*/       /*SwitchType*/ 20, MVT::v8i16,// ->56776
/*56756*/         OPC_CheckChild1Type, MVT::v8i16,
/*56758*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56760*/         OPC_EmitInteger, MVT::i32, 14, 
/*56763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 261:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*56776*/       /*SwitchType*/ 20, MVT::v4i32,// ->56798
/*56778*/         OPC_CheckChild1Type, MVT::v4i32,
/*56780*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56782*/         OPC_EmitInteger, MVT::i32, 14, 
/*56785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 261:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*56798*/       0, // EndSwitchType
/*56799*/     /*Scope*/ 72, /*->56872*/
/*56800*/       OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*56803*/       OPC_RecordChild1, // #0 = $Vm
/*56804*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->56827
/*56807*/         OPC_CheckChild1Type, MVT::v8i16,
/*56809*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56811*/         OPC_EmitInteger, MVT::i32, 14, 
/*56814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 311:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*56827*/       /*SwitchType*/ 20, MVT::v4i16,// ->56849
/*56829*/         OPC_CheckChild1Type, MVT::v4i32,
/*56831*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56833*/         OPC_EmitInteger, MVT::i32, 14, 
/*56836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56839*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 311:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*56849*/       /*SwitchType*/ 20, MVT::v2i32,// ->56871
/*56851*/         OPC_CheckChild1Type, MVT::v2i64,
/*56853*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56855*/         OPC_EmitInteger, MVT::i32, 14, 
/*56858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 311:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*56871*/       0, // EndSwitchType
/*56872*/     /*Scope*/ 72, /*->56945*/
/*56873*/       OPC_CheckChild0Integer, 57|128,2/*313*/, 
/*56876*/       OPC_RecordChild1, // #0 = $Vm
/*56877*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->56900
/*56880*/         OPC_CheckChild1Type, MVT::v8i16,
/*56882*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56884*/         OPC_EmitInteger, MVT::i32, 14, 
/*56887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 313:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*56900*/       /*SwitchType*/ 20, MVT::v4i16,// ->56922
/*56902*/         OPC_CheckChild1Type, MVT::v4i32,
/*56904*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56906*/         OPC_EmitInteger, MVT::i32, 14, 
/*56909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 313:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*56922*/       /*SwitchType*/ 20, MVT::v2i32,// ->56944
/*56924*/         OPC_CheckChild1Type, MVT::v2i64,
/*56926*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56928*/         OPC_EmitInteger, MVT::i32, 14, 
/*56931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56934*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 313:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*56944*/       0, // EndSwitchType
/*56945*/     /*Scope*/ 72, /*->57018*/
/*56946*/       OPC_CheckChild0Integer, 56|128,2/*312*/, 
/*56949*/       OPC_RecordChild1, // #0 = $Vm
/*56950*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->56973
/*56953*/         OPC_CheckChild1Type, MVT::v8i16,
/*56955*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56957*/         OPC_EmitInteger, MVT::i32, 14, 
/*56960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 312:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*56973*/       /*SwitchType*/ 20, MVT::v4i16,// ->56995
/*56975*/         OPC_CheckChild1Type, MVT::v4i32,
/*56977*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56979*/         OPC_EmitInteger, MVT::i32, 14, 
/*56982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 312:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*56995*/       /*SwitchType*/ 20, MVT::v2i32,// ->57017
/*56997*/         OPC_CheckChild1Type, MVT::v2i64,
/*56999*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57001*/         OPC_EmitInteger, MVT::i32, 14, 
/*57004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 312:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*57017*/       0, // EndSwitchType
/*57018*/     /*Scope*/ 62, /*->57081*/
/*57019*/       OPC_CheckChild0Integer, 6|128,2/*262*/, 
/*57022*/       OPC_RecordChild1, // #0 = $Vm
/*57023*/       OPC_SwitchType /*4 cases */, 12, MVT::v2i32,// ->57038
/*57026*/         OPC_CheckChild1Type, MVT::v2f32,
/*57028*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSDf), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 262:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDf:v2i32 DPR:v2f32:$Vm)
/*57038*/       /*SwitchType*/ 12, MVT::v4i32,// ->57052
/*57040*/         OPC_CheckChild1Type, MVT::v4f32,
/*57042*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQf), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 262:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQf:v4i32 QPR:v4f32:$Vm)
/*57052*/       /*SwitchType*/ 12, MVT::v4i16,// ->57066
/*57054*/         OPC_CheckChild1Type, MVT::v4f16,
/*57056*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57058*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSDh), 0,
                      1/*#VTs*/, MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 262:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDh:v4i16 DPR:v4f16:$Vm)
/*57066*/       /*SwitchType*/ 12, MVT::v8i16,// ->57080
/*57068*/         OPC_CheckChild1Type, MVT::v8f16,
/*57070*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQh), 0,
                      1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 262:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQh:v8i16 QPR:v8f16:$Vm)
/*57080*/       0, // EndSwitchType
/*57081*/     /*Scope*/ 62, /*->57144*/
/*57082*/       OPC_CheckChild0Integer, 7|128,2/*263*/, 
/*57085*/       OPC_RecordChild1, // #0 = $Vm
/*57086*/       OPC_SwitchType /*4 cases */, 12, MVT::v2i32,// ->57101
/*57089*/         OPC_CheckChild1Type, MVT::v2f32,
/*57091*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUDf), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 263:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDf:v2i32 DPR:v2f32:$Vm)
/*57101*/       /*SwitchType*/ 12, MVT::v4i32,// ->57115
/*57103*/         OPC_CheckChild1Type, MVT::v4f32,
/*57105*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57107*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQf), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 263:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQf:v4i32 QPR:v4f32:$Vm)
/*57115*/       /*SwitchType*/ 12, MVT::v4i16,// ->57129
/*57117*/         OPC_CheckChild1Type, MVT::v4f16,
/*57119*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUDh), 0,
                      1/*#VTs*/, MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 263:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDh:v4i16 DPR:v4f16:$Vm)
/*57129*/       /*SwitchType*/ 12, MVT::v8i16,// ->57143
/*57131*/         OPC_CheckChild1Type, MVT::v8f16,
/*57133*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQh), 0,
                      1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 263:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQh:v8i16 QPR:v8f16:$Vm)
/*57143*/       0, // EndSwitchType
/*57144*/     /*Scope*/ 62, /*->57207*/
/*57145*/       OPC_CheckChild0Integer, 16|128,2/*272*/, 
/*57148*/       OPC_RecordChild1, // #0 = $Vm
/*57149*/       OPC_SwitchType /*4 cases */, 12, MVT::v2i32,// ->57164
/*57152*/         OPC_CheckChild1Type, MVT::v2f32,
/*57154*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57156*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSDf), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 272:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDf:v2i32 DPR:v2f32:$Vm)
/*57164*/       /*SwitchType*/ 12, MVT::v4i32,// ->57178
/*57166*/         OPC_CheckChild1Type, MVT::v4f32,
/*57168*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQf), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 272:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQf:v4i32 QPR:v4f32:$Vm)
/*57178*/       /*SwitchType*/ 12, MVT::v4i16,// ->57192
/*57180*/         OPC_CheckChild1Type, MVT::v4f16,
/*57182*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSDh), 0,
                      1/*#VTs*/, MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 272:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDh:v4i16 DPR:v4f16:$Vm)
/*57192*/       /*SwitchType*/ 12, MVT::v8i16,// ->57206
/*57194*/         OPC_CheckChild1Type, MVT::v8f16,
/*57196*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQh), 0,
                      1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 272:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQh:v8i16 QPR:v8f16:$Vm)
/*57206*/       0, // EndSwitchType
/*57207*/     /*Scope*/ 62, /*->57270*/
/*57208*/       OPC_CheckChild0Integer, 17|128,2/*273*/, 
/*57211*/       OPC_RecordChild1, // #0 = $Vm
/*57212*/       OPC_SwitchType /*4 cases */, 12, MVT::v2i32,// ->57227
/*57215*/         OPC_CheckChild1Type, MVT::v2f32,
/*57217*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUDf), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 273:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDf:v2i32 DPR:v2f32:$Vm)
/*57227*/       /*SwitchType*/ 12, MVT::v4i32,// ->57241
/*57229*/         OPC_CheckChild1Type, MVT::v4f32,
/*57231*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQf), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 273:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQf:v4i32 QPR:v4f32:$Vm)
/*57241*/       /*SwitchType*/ 12, MVT::v4i16,// ->57255
/*57243*/         OPC_CheckChild1Type, MVT::v4f16,
/*57245*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUDh), 0,
                      1/*#VTs*/, MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 273:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDh:v4i16 DPR:v4f16:$Vm)
/*57255*/       /*SwitchType*/ 12, MVT::v8i16,// ->57269
/*57257*/         OPC_CheckChild1Type, MVT::v8f16,
/*57259*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQh), 0,
                      1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 273:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQh:v8i16 QPR:v8f16:$Vm)
/*57269*/       0, // EndSwitchType
/*57270*/     /*Scope*/ 62, /*->57333*/
/*57271*/       OPC_CheckChild0Integer, 18|128,2/*274*/, 
/*57274*/       OPC_RecordChild1, // #0 = $Vm
/*57275*/       OPC_SwitchType /*4 cases */, 12, MVT::v2i32,// ->57290
/*57278*/         OPC_CheckChild1Type, MVT::v2f32,
/*57280*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSDf), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 274:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDf:v2i32 DPR:v2f32:$Vm)
/*57290*/       /*SwitchType*/ 12, MVT::v4i32,// ->57304
/*57292*/         OPC_CheckChild1Type, MVT::v4f32,
/*57294*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQf), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 274:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQf:v4i32 QPR:v4f32:$Vm)
/*57304*/       /*SwitchType*/ 12, MVT::v4i16,// ->57318
/*57306*/         OPC_CheckChild1Type, MVT::v4f16,
/*57308*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSDh), 0,
                      1/*#VTs*/, MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 274:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDh:v4i16 DPR:v4f16:$Vm)
/*57318*/       /*SwitchType*/ 12, MVT::v8i16,// ->57332
/*57320*/         OPC_CheckChild1Type, MVT::v8f16,
/*57322*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQh), 0,
                      1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 274:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQh:v8i16 QPR:v8f16:$Vm)
/*57332*/       0, // EndSwitchType
/*57333*/     /*Scope*/ 62, /*->57396*/
/*57334*/       OPC_CheckChild0Integer, 19|128,2/*275*/, 
/*57337*/       OPC_RecordChild1, // #0 = $Vm
/*57338*/       OPC_SwitchType /*4 cases */, 12, MVT::v2i32,// ->57353
/*57341*/         OPC_CheckChild1Type, MVT::v2f32,
/*57343*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUDf), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 275:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDf:v2i32 DPR:v2f32:$Vm)
/*57353*/       /*SwitchType*/ 12, MVT::v4i32,// ->57367
/*57355*/         OPC_CheckChild1Type, MVT::v4f32,
/*57357*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQf), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 275:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQf:v4i32 QPR:v4f32:$Vm)
/*57367*/       /*SwitchType*/ 12, MVT::v4i16,// ->57381
/*57369*/         OPC_CheckChild1Type, MVT::v4f16,
/*57371*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57373*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUDh), 0,
                      1/*#VTs*/, MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 275:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDh:v4i16 DPR:v4f16:$Vm)
/*57381*/       /*SwitchType*/ 12, MVT::v8i16,// ->57395
/*57383*/         OPC_CheckChild1Type, MVT::v8f16,
/*57385*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQh), 0,
                      1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 275:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQh:v8i16 QPR:v8f16:$Vm)
/*57395*/       0, // EndSwitchType
/*57396*/     /*Scope*/ 62, /*->57459*/
/*57397*/       OPC_CheckChild0Integer, 14|128,2/*270*/, 
/*57400*/       OPC_RecordChild1, // #0 = $Vm
/*57401*/       OPC_SwitchType /*4 cases */, 12, MVT::v2i32,// ->57416
/*57404*/         OPC_CheckChild1Type, MVT::v2f32,
/*57406*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57408*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSDf), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 270:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDf:v2i32 DPR:v2f32:$Vm)
/*57416*/       /*SwitchType*/ 12, MVT::v4i32,// ->57430
/*57418*/         OPC_CheckChild1Type, MVT::v4f32,
/*57420*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57422*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQf), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 270:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQf:v4i32 QPR:v4f32:$Vm)
/*57430*/       /*SwitchType*/ 12, MVT::v4i16,// ->57444
/*57432*/         OPC_CheckChild1Type, MVT::v4f16,
/*57434*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSDh), 0,
                      1/*#VTs*/, MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 270:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDh:v4i16 DPR:v4f16:$Vm)
/*57444*/       /*SwitchType*/ 12, MVT::v8i16,// ->57458
/*57446*/         OPC_CheckChild1Type, MVT::v8f16,
/*57448*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQh), 0,
                      1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 270:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQh:v8i16 QPR:v8f16:$Vm)
/*57458*/       0, // EndSwitchType
/*57459*/     /*Scope*/ 62, /*->57522*/
/*57460*/       OPC_CheckChild0Integer, 15|128,2/*271*/, 
/*57463*/       OPC_RecordChild1, // #0 = $Vm
/*57464*/       OPC_SwitchType /*4 cases */, 12, MVT::v2i32,// ->57479
/*57467*/         OPC_CheckChild1Type, MVT::v2f32,
/*57469*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUDf), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 271:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDf:v2i32 DPR:v2f32:$Vm)
/*57479*/       /*SwitchType*/ 12, MVT::v4i32,// ->57493
/*57481*/         OPC_CheckChild1Type, MVT::v4f32,
/*57483*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQf), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 271:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQf:v4i32 QPR:v4f32:$Vm)
/*57493*/       /*SwitchType*/ 12, MVT::v4i16,// ->57507
/*57495*/         OPC_CheckChild1Type, MVT::v4f16,
/*57497*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57499*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUDh), 0,
                      1/*#VTs*/, MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 271:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDh:v4i16 DPR:v4f16:$Vm)
/*57507*/       /*SwitchType*/ 12, MVT::v8i16,// ->57521
/*57509*/         OPC_CheckChild1Type, MVT::v8f16,
/*57511*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQh), 0,
                      1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 271:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQh:v8i16 QPR:v8f16:$Vm)
/*57521*/       0, // EndSwitchType
/*57522*/     /*Scope*/ 22, /*->57545*/
/*57523*/       OPC_CheckChild0Integer, 10|128,2/*266*/, 
/*57526*/       OPC_RecordChild1, // #0 = $Vm
/*57527*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*57529*/       OPC_EmitInteger, MVT::i32, 14, 
/*57532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57535*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 266:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*57545*/     /*Scope*/ 24, /*->57570*/
/*57546*/       OPC_CheckChild0Integer, 100|128,2/*356*/, 
/*57549*/       OPC_RecordChild1, // #0 = $Vn
/*57550*/       OPC_RecordChild2, // #1 = $Vm
/*57551*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57553*/       OPC_EmitInteger, MVT::i32, 14, 
/*57556*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57559*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 356:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*57570*/     /*Scope*/ 26, /*->57597*/
/*57571*/       OPC_CheckChild0Integer, 104|128,2/*360*/, 
/*57574*/       OPC_RecordChild1, // #0 = $orig
/*57575*/       OPC_RecordChild2, // #1 = $Vn
/*57576*/       OPC_RecordChild3, // #2 = $Vm
/*57577*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57579*/       OPC_EmitInteger, MVT::i32, 14, 
/*57582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 360:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*57597*/     /*Scope*/ 16, /*->57614*/
/*57598*/       OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*57601*/       OPC_RecordChild1, // #0 = $src
/*57602*/       OPC_RecordChild2, // #1 = $Vm
/*57603*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*57605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESD), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 241:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*57614*/     /*Scope*/ 16, /*->57631*/
/*57615*/       OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*57618*/       OPC_RecordChild1, // #0 = $src
/*57619*/       OPC_RecordChild2, // #1 = $Vm
/*57620*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*57622*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESE), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 242:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*57631*/     /*Scope*/ 14, /*->57646*/
/*57632*/       OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*57635*/       OPC_RecordChild1, // #0 = $Vm
/*57636*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*57638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESIMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*57646*/     /*Scope*/ 14, /*->57661*/
/*57647*/       OPC_CheckChild0Integer, 116|128,1/*244*/, 
/*57650*/       OPC_RecordChild1, // #0 = $Vm
/*57651*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*57653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 244:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*57661*/     /*Scope*/ 16, /*->57678*/
/*57662*/       OPC_CheckChild0Integer, 122|128,1/*250*/, 
/*57665*/       OPC_RecordChild1, // #0 = $src
/*57666*/       OPC_RecordChild2, // #1 = $Vm
/*57667*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*57669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 250:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*57678*/     /*Scope*/ 16, /*->57695*/
/*57679*/       OPC_CheckChild0Integer, 125|128,1/*253*/, 
/*57682*/       OPC_RecordChild1, // #0 = $src
/*57683*/       OPC_RecordChild2, // #1 = $Vm
/*57684*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*57686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 253:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*57695*/     /*Scope*/ 18, /*->57714*/
/*57696*/       OPC_CheckChild0Integer, 121|128,1/*249*/, 
/*57699*/       OPC_RecordChild1, // #0 = $src
/*57700*/       OPC_RecordChild2, // #1 = $Vn
/*57701*/       OPC_RecordChild3, // #2 = $Vm
/*57702*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*57704*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 249:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*57714*/     /*Scope*/ 18, /*->57733*/
/*57715*/       OPC_CheckChild0Integer, 123|128,1/*251*/, 
/*57718*/       OPC_RecordChild1, // #0 = $src
/*57719*/       OPC_RecordChild2, // #1 = $Vn
/*57720*/       OPC_RecordChild3, // #2 = $Vm
/*57721*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*57723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 251:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*57733*/     /*Scope*/ 18, /*->57752*/
/*57734*/       OPC_CheckChild0Integer, 124|128,1/*252*/, 
/*57737*/       OPC_RecordChild1, // #0 = $src
/*57738*/       OPC_RecordChild2, // #1 = $Vn
/*57739*/       OPC_RecordChild3, // #2 = $Vm
/*57740*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*57742*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H2), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 252:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*57752*/     /*Scope*/ 18, /*->57771*/
/*57753*/       OPC_CheckChild0Integer, 126|128,1/*254*/, 
/*57756*/       OPC_RecordChild1, // #0 = $src
/*57757*/       OPC_RecordChild2, // #1 = $Vn
/*57758*/       OPC_RecordChild3, // #2 = $Vm
/*57759*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*57761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 254:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*57771*/     /*Scope*/ 44, /*->57816*/
/*57772*/       OPC_CheckChild0Integer, 117|128,1/*245*/, 
/*57775*/       OPC_RecordChild1, // #0 = $hash_abcd
/*57776*/       OPC_RecordChild2, // #1 = $hash_e
/*57777*/       OPC_RecordChild3, // #2 = $wk
/*57778*/       OPC_EmitInteger, MVT::i64, 0, 
/*57781*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*57784*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*57793*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57796*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*57806*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1C), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 245:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*57816*/     /*Scope*/ 44, /*->57861*/
/*57817*/       OPC_CheckChild0Integer, 119|128,1/*247*/, 
/*57820*/       OPC_RecordChild1, // #0 = $hash_abcd
/*57821*/       OPC_RecordChild2, // #1 = $hash_e
/*57822*/       OPC_RecordChild3, // #2 = $wk
/*57823*/       OPC_EmitInteger, MVT::i64, 0, 
/*57826*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*57829*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*57838*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57841*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*57851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1M), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 247:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*57861*/     /*Scope*/ 44, /*->57906*/
/*57862*/       OPC_CheckChild0Integer, 120|128,1/*248*/, 
/*57865*/       OPC_RecordChild1, // #0 = $hash_abcd
/*57866*/       OPC_RecordChild2, // #1 = $hash_e
/*57867*/       OPC_RecordChild3, // #2 = $wk
/*57868*/       OPC_EmitInteger, MVT::i64, 0, 
/*57871*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*57874*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*57883*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57886*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*57896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1P), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 248:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*57906*/     /*Scope*/ 10|128,1/*138*/, /*->58046*/
/*57908*/       OPC_CheckChild0Integer, 11|128,2/*267*/, 
/*57911*/       OPC_RecordChild1, // #0 = $Vm
/*57912*/       OPC_Scope, 32, /*->57946*/ // 4 children in Scope
/*57914*/         OPC_CheckChild1Type, MVT::v2i32,
/*57916*/         OPC_RecordChild2, // #1 = $SIMM
/*57917*/         OPC_MoveChild, 2,
/*57919*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57922*/         OPC_MoveParent,
/*57923*/         OPC_CheckType, MVT::v2f32,
/*57925*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57927*/         OPC_EmitConvertToTarget, 1,
/*57929*/         OPC_EmitInteger, MVT::i32, 14, 
/*57932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 267:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*57946*/       /*Scope*/ 32, /*->57979*/
/*57947*/         OPC_CheckChild1Type, MVT::v4i16,
/*57949*/         OPC_RecordChild2, // #1 = $SIMM
/*57950*/         OPC_MoveChild, 2,
/*57952*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57955*/         OPC_MoveParent,
/*57956*/         OPC_CheckType, MVT::v4f16,
/*57958*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*57960*/         OPC_EmitConvertToTarget, 1,
/*57962*/         OPC_EmitInteger, MVT::i32, 14, 
/*57965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57968*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2hd), 0,
                      1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 267:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*57979*/       /*Scope*/ 32, /*->58012*/
/*57980*/         OPC_CheckChild1Type, MVT::v4i32,
/*57982*/         OPC_RecordChild2, // #1 = $SIMM
/*57983*/         OPC_MoveChild, 2,
/*57985*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57988*/         OPC_MoveParent,
/*57989*/         OPC_CheckType, MVT::v4f32,
/*57991*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57993*/         OPC_EmitConvertToTarget, 1,
/*57995*/         OPC_EmitInteger, MVT::i32, 14, 
/*57998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58001*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 267:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*58012*/       /*Scope*/ 32, /*->58045*/
/*58013*/         OPC_CheckChild1Type, MVT::v8i16,
/*58015*/         OPC_RecordChild2, // #1 = $SIMM
/*58016*/         OPC_MoveChild, 2,
/*58018*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58021*/         OPC_MoveParent,
/*58022*/         OPC_CheckType, MVT::v8f16,
/*58024*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*58026*/         OPC_EmitConvertToTarget, 1,
/*58028*/         OPC_EmitInteger, MVT::i32, 14, 
/*58031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2hq), 0,
                      1/*#VTs*/, MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 267:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*58045*/       0, /*End of Scope*/
/*58046*/     /*Scope*/ 10|128,1/*138*/, /*->58186*/
/*58048*/       OPC_CheckChild0Integer, 12|128,2/*268*/, 
/*58051*/       OPC_RecordChild1, // #0 = $Vm
/*58052*/       OPC_Scope, 32, /*->58086*/ // 4 children in Scope
/*58054*/         OPC_CheckChild1Type, MVT::v2i32,
/*58056*/         OPC_RecordChild2, // #1 = $SIMM
/*58057*/         OPC_MoveChild, 2,
/*58059*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58062*/         OPC_MoveParent,
/*58063*/         OPC_CheckType, MVT::v2f32,
/*58065*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58067*/         OPC_EmitConvertToTarget, 1,
/*58069*/         OPC_EmitInteger, MVT::i32, 14, 
/*58072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58075*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 268:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*58086*/       /*Scope*/ 32, /*->58119*/
/*58087*/         OPC_CheckChild1Type, MVT::v4i16,
/*58089*/         OPC_RecordChild2, // #1 = $SIMM
/*58090*/         OPC_MoveChild, 2,
/*58092*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58095*/         OPC_MoveParent,
/*58096*/         OPC_CheckType, MVT::v4f16,
/*58098*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*58100*/         OPC_EmitConvertToTarget, 1,
/*58102*/         OPC_EmitInteger, MVT::i32, 14, 
/*58105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2hd), 0,
                      1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 268:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*58119*/       /*Scope*/ 32, /*->58152*/
/*58120*/         OPC_CheckChild1Type, MVT::v4i32,
/*58122*/         OPC_RecordChild2, // #1 = $SIMM
/*58123*/         OPC_MoveChild, 2,
/*58125*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58128*/         OPC_MoveParent,
/*58129*/         OPC_CheckType, MVT::v4f32,
/*58131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58133*/         OPC_EmitConvertToTarget, 1,
/*58135*/         OPC_EmitInteger, MVT::i32, 14, 
/*58138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58141*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 268:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*58152*/       /*Scope*/ 32, /*->58185*/
/*58153*/         OPC_CheckChild1Type, MVT::v8i16,
/*58155*/         OPC_RecordChild2, // #1 = $SIMM
/*58156*/         OPC_MoveChild, 2,
/*58158*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58161*/         OPC_MoveParent,
/*58162*/         OPC_CheckType, MVT::v8f16,
/*58164*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*58166*/         OPC_EmitConvertToTarget, 1,
/*58168*/         OPC_EmitInteger, MVT::i32, 14, 
/*58171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2hq), 0,
                      1/*#VTs*/, MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 268:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*58185*/       0, /*End of Scope*/
/*58186*/     /*Scope*/ 110, /*->58297*/
/*58187*/       OPC_CheckChild0Integer, 75|128,2/*331*/, 
/*58190*/       OPC_RecordChild1, // #0 = $Vn
/*58191*/       OPC_SwitchType /*4 cases */, 24, MVT::v2f32,// ->58218
/*58194*/         OPC_CheckChild1Type, MVT::v2f32,
/*58196*/         OPC_RecordChild2, // #1 = $Vm
/*58197*/         OPC_CheckChild2Type, MVT::v2f32,
/*58199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58201*/         OPC_EmitInteger, MVT::i32, 14, 
/*58204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 331:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*58218*/       /*SwitchType*/ 24, MVT::v4f32,// ->58244
/*58220*/         OPC_CheckChild1Type, MVT::v4f32,
/*58222*/         OPC_RecordChild2, // #1 = $Vm
/*58223*/         OPC_CheckChild2Type, MVT::v4f32,
/*58225*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58227*/         OPC_EmitInteger, MVT::i32, 14, 
/*58230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 331:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*58244*/       /*SwitchType*/ 24, MVT::v4f16,// ->58270
/*58246*/         OPC_CheckChild1Type, MVT::v4f16,
/*58248*/         OPC_RecordChild2, // #1 = $Vm
/*58249*/         OPC_CheckChild2Type, MVT::v4f16,
/*58251*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*58253*/         OPC_EmitInteger, MVT::i32, 14, 
/*58256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPShd), 0,
                      1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 331:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*58270*/       /*SwitchType*/ 24, MVT::v8f16,// ->58296
/*58272*/         OPC_CheckChild1Type, MVT::v8f16,
/*58274*/         OPC_RecordChild2, // #1 = $Vm
/*58275*/         OPC_CheckChild2Type, MVT::v8f16,
/*58277*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*58279*/         OPC_EmitInteger, MVT::i32, 14, 
/*58282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPShq), 0,
                      1/*#VTs*/, MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 331:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*58296*/       0, // EndSwitchType
/*58297*/     /*Scope*/ 110, /*->58408*/
/*58298*/       OPC_CheckChild0Integer, 88|128,2/*344*/, 
/*58301*/       OPC_RecordChild1, // #0 = $Vn
/*58302*/       OPC_SwitchType /*4 cases */, 24, MVT::v2f32,// ->58329
/*58305*/         OPC_CheckChild1Type, MVT::v2f32,
/*58307*/         OPC_RecordChild2, // #1 = $Vm
/*58308*/         OPC_CheckChild2Type, MVT::v2f32,
/*58310*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58312*/         OPC_EmitInteger, MVT::i32, 14, 
/*58315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 344:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*58329*/       /*SwitchType*/ 24, MVT::v4f32,// ->58355
/*58331*/         OPC_CheckChild1Type, MVT::v4f32,
/*58333*/         OPC_RecordChild2, // #1 = $Vm
/*58334*/         OPC_CheckChild2Type, MVT::v4f32,
/*58336*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58338*/         OPC_EmitInteger, MVT::i32, 14, 
/*58341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 344:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*58355*/       /*SwitchType*/ 24, MVT::v4f16,// ->58381
/*58357*/         OPC_CheckChild1Type, MVT::v4f16,
/*58359*/         OPC_RecordChild2, // #1 = $Vm
/*58360*/         OPC_CheckChild2Type, MVT::v4f16,
/*58362*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*58364*/         OPC_EmitInteger, MVT::i32, 14, 
/*58367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTShd), 0,
                      1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 344:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*58381*/       /*SwitchType*/ 24, MVT::v8f16,// ->58407
/*58383*/         OPC_CheckChild1Type, MVT::v8f16,
/*58385*/         OPC_RecordChild2, // #1 = $Vm
/*58386*/         OPC_CheckChild2Type, MVT::v8f16,
/*58388*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*58390*/         OPC_EmitInteger, MVT::i32, 14, 
/*58393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTShq), 0,
                      1/*#VTs*/, MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 344:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*58407*/       0, // EndSwitchType
/*58408*/     /*Scope*/ 22, /*->58431*/
/*58409*/       OPC_CheckChild0Integer, 13|128,2/*269*/, 
/*58412*/       OPC_RecordChild1, // #0 = $Vm
/*58413*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*58415*/       OPC_EmitInteger, MVT::i32, 14, 
/*58418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 269:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*58431*/     /*Scope*/ 62, /*->58494*/
/*58432*/       OPC_CheckChild0Integer, 80|128,2/*336*/, 
/*58435*/       OPC_RecordChild1, // #0 = $Vm
/*58436*/       OPC_SwitchType /*4 cases */, 12, MVT::v2f32,// ->58451
/*58439*/         OPC_CheckChild1Type, MVT::v2f32,
/*58441*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58443*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNDf), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 336:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDf:v2f32 DPR:v2f32:$Vm)
/*58451*/       /*SwitchType*/ 12, MVT::v4f32,// ->58465
/*58453*/         OPC_CheckChild1Type, MVT::v4f32,
/*58455*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQf), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 336:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQf:v4f32 QPR:v4f32:$Vm)
/*58465*/       /*SwitchType*/ 12, MVT::v4f16,// ->58479
/*58467*/         OPC_CheckChild1Type, MVT::v4f16,
/*58469*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNDh), 0,
                      1/*#VTs*/, MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 336:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDh:v4f16 DPR:v4f16:$Vm)
/*58479*/       /*SwitchType*/ 12, MVT::v8f16,// ->58493
/*58481*/         OPC_CheckChild1Type, MVT::v8f16,
/*58483*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQh), 0,
                      1/*#VTs*/, MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 336:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQh:v8f16 QPR:v8f16:$Vm)
/*58493*/       0, // EndSwitchType
/*58494*/     /*Scope*/ 62, /*->58557*/
/*58495*/       OPC_CheckChild0Integer, 82|128,2/*338*/, 
/*58498*/       OPC_RecordChild1, // #0 = $Vm
/*58499*/       OPC_SwitchType /*4 cases */, 12, MVT::v2f32,// ->58514
/*58502*/         OPC_CheckChild1Type, MVT::v2f32,
/*58504*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNDf), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 338:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDf:v2f32 DPR:v2f32:$Vm)
/*58514*/       /*SwitchType*/ 12, MVT::v4f32,// ->58528
/*58516*/         OPC_CheckChild1Type, MVT::v4f32,
/*58518*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58520*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQf), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 338:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQf:v4f32 QPR:v4f32:$Vm)
/*58528*/       /*SwitchType*/ 12, MVT::v4f16,// ->58542
/*58530*/         OPC_CheckChild1Type, MVT::v4f16,
/*58532*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNDh), 0,
                      1/*#VTs*/, MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 338:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDh:v4f16 DPR:v4f16:$Vm)
/*58542*/       /*SwitchType*/ 12, MVT::v8f16,// ->58556
/*58544*/         OPC_CheckChild1Type, MVT::v8f16,
/*58546*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQh), 0,
                      1/*#VTs*/, MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 338:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQh:v8f16 QPR:v8f16:$Vm)
/*58556*/       0, // EndSwitchType
/*58557*/     /*Scope*/ 62, /*->58620*/
/*58558*/       OPC_CheckChild0Integer, 78|128,2/*334*/, 
/*58561*/       OPC_RecordChild1, // #0 = $Vm
/*58562*/       OPC_SwitchType /*4 cases */, 12, MVT::v2f32,// ->58577
/*58565*/         OPC_CheckChild1Type, MVT::v2f32,
/*58567*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANDf), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 334:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANDf:v2f32 DPR:v2f32:$Vm)
/*58577*/       /*SwitchType*/ 12, MVT::v4f32,// ->58591
/*58579*/         OPC_CheckChild1Type, MVT::v4f32,
/*58581*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQf), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 334:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQf:v4f32 QPR:v4f32:$Vm)
/*58591*/       /*SwitchType*/ 12, MVT::v4f16,// ->58605
/*58593*/         OPC_CheckChild1Type, MVT::v4f16,
/*58595*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58597*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANDh), 0,
                      1/*#VTs*/, MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 334:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANDh:v4f16 DPR:v4f16:$Vm)
/*58605*/       /*SwitchType*/ 12, MVT::v8f16,// ->58619
/*58607*/         OPC_CheckChild1Type, MVT::v8f16,
/*58609*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQh), 0,
                      1/*#VTs*/, MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 334:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANQh:v8f16 QPR:v8f16:$Vm)
/*58619*/       0, // EndSwitchType
/*58620*/     /*Scope*/ 62, /*->58683*/
/*58621*/       OPC_CheckChild0Integer, 83|128,2/*339*/, 
/*58624*/       OPC_RecordChild1, // #0 = $Vm
/*58625*/       OPC_SwitchType /*4 cases */, 12, MVT::v2f32,// ->58640
/*58628*/         OPC_CheckChild1Type, MVT::v2f32,
/*58630*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNDf), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 339:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDf:v2f32 DPR:v2f32:$Vm)
/*58640*/       /*SwitchType*/ 12, MVT::v4f32,// ->58654
/*58642*/         OPC_CheckChild1Type, MVT::v4f32,
/*58644*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQf), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 339:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQf:v4f32 QPR:v4f32:$Vm)
/*58654*/       /*SwitchType*/ 12, MVT::v4f16,// ->58668
/*58656*/         OPC_CheckChild1Type, MVT::v4f16,
/*58658*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNDh), 0,
                      1/*#VTs*/, MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 339:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDh:v4f16 DPR:v4f16:$Vm)
/*58668*/       /*SwitchType*/ 12, MVT::v8f16,// ->58682
/*58670*/         OPC_CheckChild1Type, MVT::v8f16,
/*58672*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58674*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQh), 0,
                      1/*#VTs*/, MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 339:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQh:v8f16 QPR:v8f16:$Vm)
/*58682*/       0, // EndSwitchType
/*58683*/     /*Scope*/ 62, /*->58746*/
/*58684*/       OPC_CheckChild0Integer, 79|128,2/*335*/, 
/*58687*/       OPC_RecordChild1, // #0 = $Vm
/*58688*/       OPC_SwitchType /*4 cases */, 12, MVT::v2f32,// ->58703
/*58691*/         OPC_CheckChild1Type, MVT::v2f32,
/*58693*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNDf), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 335:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDf:v2f32 DPR:v2f32:$Vm)
/*58703*/       /*SwitchType*/ 12, MVT::v4f32,// ->58717
/*58705*/         OPC_CheckChild1Type, MVT::v4f32,
/*58707*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQf), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 335:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQf:v4f32 QPR:v4f32:$Vm)
/*58717*/       /*SwitchType*/ 12, MVT::v4f16,// ->58731
/*58719*/         OPC_CheckChild1Type, MVT::v4f16,
/*58721*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58723*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNDh), 0,
                      1/*#VTs*/, MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 335:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDh:v4f16 DPR:v4f16:$Vm)
/*58731*/       /*SwitchType*/ 12, MVT::v8f16,// ->58745
/*58733*/         OPC_CheckChild1Type, MVT::v8f16,
/*58735*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58737*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQh), 0,
                      1/*#VTs*/, MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 335:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQh:v8f16 QPR:v8f16:$Vm)
/*58745*/       0, // EndSwitchType
/*58746*/     /*Scope*/ 62, /*->58809*/
/*58747*/       OPC_CheckChild0Integer, 81|128,2/*337*/, 
/*58750*/       OPC_RecordChild1, // #0 = $Vm
/*58751*/       OPC_SwitchType /*4 cases */, 12, MVT::v2f32,// ->58766
/*58754*/         OPC_CheckChild1Type, MVT::v2f32,
/*58756*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58758*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNDf), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 337:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDf:v2f32 DPR:v2f32:$Vm)
/*58766*/       /*SwitchType*/ 12, MVT::v4f32,// ->58780
/*58768*/         OPC_CheckChild1Type, MVT::v4f32,
/*58770*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQf), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 337:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQf:v4f32 QPR:v4f32:$Vm)
/*58780*/       /*SwitchType*/ 12, MVT::v4f16,// ->58794
/*58782*/         OPC_CheckChild1Type, MVT::v4f16,
/*58784*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNDh), 0,
                      1/*#VTs*/, MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 337:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDh:v4f16 DPR:v4f16:$Vm)
/*58794*/       /*SwitchType*/ 12, MVT::v8f16,// ->58808
/*58796*/         OPC_CheckChild1Type, MVT::v8f16,
/*58798*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*58800*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQh), 0,
                      1/*#VTs*/, MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 337:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQh:v8f16 QPR:v8f16:$Vm)
/*58808*/       0, // EndSwitchType
/*58809*/     0, /*End of Scope*/
/*58810*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->59101
/*58814*/     OPC_Scope, 6|128,1/*134*/, /*->58951*/ // 2 children in Scope
/*58817*/       OPC_MoveChild, 0,
/*58819*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*58822*/       OPC_RecordChild0, // #0 = $Rm
/*58823*/       OPC_RecordChild1, // #1 = $rot
/*58824*/       OPC_MoveChild, 1,
/*58826*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58829*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*58831*/       OPC_CheckType, MVT::i32,
/*58833*/       OPC_MoveParent,
/*58834*/       OPC_MoveParent,
/*58835*/       OPC_MoveChild, 1,
/*58837*/       OPC_Scope, 55, /*->58894*/ // 2 children in Scope
/*58839*/         OPC_CheckValueType, MVT::i8,
/*58841*/         OPC_MoveParent,
/*58842*/         OPC_Scope, 24, /*->58868*/ // 2 children in Scope
/*58844*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*58846*/           OPC_EmitConvertToTarget, 1,
/*58848*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*58851*/           OPC_EmitInteger, MVT::i32, 14, 
/*58854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58857*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*58868*/         /*Scope*/ 24, /*->58893*/
/*58869*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58871*/           OPC_EmitConvertToTarget, 1,
/*58873*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*58876*/           OPC_EmitInteger, MVT::i32, 14, 
/*58879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*58893*/         0, /*End of Scope*/
/*58894*/       /*Scope*/ 55, /*->58950*/
/*58895*/         OPC_CheckValueType, MVT::i16,
/*58897*/         OPC_MoveParent,
/*58898*/         OPC_Scope, 24, /*->58924*/ // 2 children in Scope
/*58900*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*58902*/           OPC_EmitConvertToTarget, 1,
/*58904*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*58907*/           OPC_EmitInteger, MVT::i32, 14, 
/*58910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58913*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*58924*/         /*Scope*/ 24, /*->58949*/
/*58925*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58927*/           OPC_EmitConvertToTarget, 1,
/*58929*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*58932*/           OPC_EmitInteger, MVT::i32, 14, 
/*58935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58938*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*58949*/         0, /*End of Scope*/
/*58950*/       0, /*End of Scope*/
/*58951*/     /*Scope*/ 19|128,1/*147*/, /*->59100*/
/*58953*/       OPC_RecordChild0, // #0 = $Src
/*58954*/       OPC_MoveChild, 1,
/*58956*/       OPC_Scope, 70, /*->59028*/ // 2 children in Scope
/*58958*/         OPC_CheckValueType, MVT::i8,
/*58960*/         OPC_MoveParent,
/*58961*/         OPC_Scope, 22, /*->58985*/ // 3 children in Scope
/*58963*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*58965*/           OPC_EmitInteger, MVT::i32, 0, 
/*58968*/           OPC_EmitInteger, MVT::i32, 14, 
/*58971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58974*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*58985*/         /*Scope*/ 18, /*->59004*/
/*58986*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58988*/           OPC_EmitInteger, MVT::i32, 14, 
/*58991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58994*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*59004*/         /*Scope*/ 22, /*->59027*/
/*59005*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59007*/           OPC_EmitInteger, MVT::i32, 0, 
/*59010*/           OPC_EmitInteger, MVT::i32, 14, 
/*59013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59016*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*59027*/         0, /*End of Scope*/
/*59028*/       /*Scope*/ 70, /*->59099*/
/*59029*/         OPC_CheckValueType, MVT::i16,
/*59031*/         OPC_MoveParent,
/*59032*/         OPC_Scope, 22, /*->59056*/ // 3 children in Scope
/*59034*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*59036*/           OPC_EmitInteger, MVT::i32, 0, 
/*59039*/           OPC_EmitInteger, MVT::i32, 14, 
/*59042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*59056*/         /*Scope*/ 18, /*->59075*/
/*59057*/           OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59059*/           OPC_EmitInteger, MVT::i32, 14, 
/*59062*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59065*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*59075*/         /*Scope*/ 22, /*->59098*/
/*59076*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59078*/           OPC_EmitInteger, MVT::i32, 0, 
/*59081*/           OPC_EmitInteger, MVT::i32, 14, 
/*59084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59087*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*59098*/         0, /*End of Scope*/
/*59099*/       0, /*End of Scope*/
/*59100*/     0, /*End of Scope*/
/*59101*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::CALLSEQ_END),// ->59167
/*59104*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*59105*/     OPC_CaptureGlueInput,
/*59106*/     OPC_RecordChild1, // #1 = $amt1
/*59107*/     OPC_MoveChild, 1,
/*59109*/     OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::TargetConstant),// ->59139
/*59113*/       OPC_MoveParent,
/*59114*/       OPC_RecordChild2, // #2 = $amt2
/*59115*/       OPC_MoveChild, 2,
/*59117*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*59120*/       OPC_MoveParent,
/*59121*/       OPC_EmitMergeInputChains1_0,
/*59122*/       OPC_EmitInteger, MVT::i32, 14, 
/*59125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*59139*/     /*SwitchOpcode*/ 24, TARGET_VAL(ISD::Constant),// ->59166
/*59142*/       OPC_MoveParent,
/*59143*/       OPC_RecordChild2, // #2 = $amt2
/*59144*/       OPC_MoveChild, 2,
/*59146*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59149*/       OPC_MoveParent,
/*59150*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59152*/       OPC_EmitMergeInputChains1_0,
/*59153*/       OPC_EmitConvertToTarget, 1,
/*59155*/       OPC_EmitConvertToTarget, 2,
/*59157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*59166*/     0, // EndSwitchOpcode
/*59167*/   /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->59203
/*59170*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*59171*/     OPC_CaptureGlueInput,
/*59172*/     OPC_RecordChild1, // #1 = $dst
/*59173*/     OPC_RecordChild2, // #2 = $src
/*59174*/     OPC_RecordChild3, // #3 = $size
/*59175*/     OPC_MoveChild, 3,
/*59177*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59180*/     OPC_MoveParent,
/*59181*/     OPC_RecordChild4, // #4 = $alignment
/*59182*/     OPC_MoveChild, 4,
/*59184*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59187*/     OPC_MoveParent,
/*59188*/     OPC_EmitMergeInputChains1_0,
/*59189*/     OPC_EmitConvertToTarget, 3,
/*59191*/     OPC_EmitConvertToTarget, 4,
/*59193*/     OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*59203*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::BFI),// ->59265
/*59206*/     OPC_RecordChild0, // #0 = $src
/*59207*/     OPC_RecordChild1, // #1 = $Rn
/*59208*/     OPC_RecordChild2, // #2 = $imm
/*59209*/     OPC_MoveChild, 2,
/*59211*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59214*/     OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*59216*/     OPC_MoveParent,
/*59217*/     OPC_Scope, 22, /*->59241*/ // 2 children in Scope
/*59219*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*59221*/       OPC_EmitConvertToTarget, 2,
/*59223*/       OPC_EmitInteger, MVT::i32, 14, 
/*59226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*59241*/     /*Scope*/ 22, /*->59264*/
/*59242*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59244*/       OPC_EmitConvertToTarget, 2,
/*59246*/       OPC_EmitInteger, MVT::i32, 14, 
/*59249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*59264*/     0, /*End of Scope*/
/*59265*/   /*SwitchOpcode*/ 41|128,1/*169*/, TARGET_VAL(ISD::ADDC),// ->59438
/*59269*/     OPC_RecordChild0, // #0 = $lhs
/*59270*/     OPC_RecordChild1, // #1 = $rhs
/*59271*/     OPC_Scope, 9|128,1/*137*/, /*->59411*/ // 2 children in Scope
/*59274*/       OPC_MoveChild, 1,
/*59276*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59279*/       OPC_Scope, 30, /*->59311*/ // 4 children in Scope
/*59281*/         OPC_CheckPredicate, 6, // Predicate_imm0_7
/*59283*/         OPC_MoveParent,
/*59284*/         OPC_CheckType, MVT::i32,
/*59286*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59288*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59291*/         OPC_EmitConvertToTarget, 1,
/*59293*/         OPC_EmitInteger, MVT::i32, 14, 
/*59296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59299*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*59311*/       /*Scope*/ 30, /*->59342*/
/*59312*/         OPC_CheckPredicate, 7, // Predicate_imm8_255
/*59314*/         OPC_MoveParent,
/*59315*/         OPC_CheckType, MVT::i32,
/*59317*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59319*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59322*/         OPC_EmitConvertToTarget, 1,
/*59324*/         OPC_EmitInteger, MVT::i32, 14, 
/*59327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*59342*/       /*Scope*/ 33, /*->59376*/
/*59343*/         OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*59345*/         OPC_MoveParent,
/*59346*/         OPC_CheckType, MVT::i32,
/*59348*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59350*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59353*/         OPC_EmitConvertToTarget, 1,
/*59355*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*59358*/         OPC_EmitInteger, MVT::i32, 14, 
/*59361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59364*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*59376*/       /*Scope*/ 33, /*->59410*/
/*59377*/         OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*59379*/         OPC_MoveParent,
/*59380*/         OPC_CheckType, MVT::i32,
/*59382*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59384*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59387*/         OPC_EmitConvertToTarget, 1,
/*59389*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*59392*/         OPC_EmitInteger, MVT::i32, 14, 
/*59395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59398*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*59410*/       0, /*End of Scope*/
/*59411*/     /*Scope*/ 25, /*->59437*/
/*59412*/       OPC_CheckType, MVT::i32,
/*59414*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59416*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59419*/       OPC_EmitInteger, MVT::i32, 14, 
/*59422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*59437*/     0, /*End of Scope*/
/*59438*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::INTRET_FLAG),// ->59500
/*59441*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*59442*/     OPC_CaptureGlueInput,
/*59443*/     OPC_RecordChild1, // #1 = $imm
/*59444*/     OPC_MoveChild, 1,
/*59446*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59449*/     OPC_Scope, 26, /*->59477*/ // 2 children in Scope
/*59451*/       OPC_CheckPredicate, 49, // Predicate_imm0_255
/*59453*/       OPC_CheckType, MVT::i32,
/*59455*/       OPC_MoveParent,
/*59456*/       OPC_CheckPatternPredicate, 50, // (!Subtarget->isMClass()) && (Subtarget->isThumb2())
/*59458*/       OPC_EmitMergeInputChains1_0,
/*59459*/       OPC_EmitConvertToTarget, 1,
/*59461*/       OPC_EmitInteger, MVT::i32, 14, 
/*59464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59467*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*59477*/     /*Scope*/ 21, /*->59499*/
/*59478*/       OPC_MoveParent,
/*59479*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59481*/       OPC_EmitMergeInputChains1_0,
/*59482*/       OPC_EmitConvertToTarget, 1,
/*59484*/       OPC_EmitInteger, MVT::i32, 14, 
/*59487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*59499*/     0, /*End of Scope*/
/*59500*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::CALLSEQ_START),// ->59547
/*59503*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*59504*/     OPC_RecordChild1, // #1 = $amt
/*59505*/     OPC_MoveChild, 1,
/*59507*/     OPC_SwitchOpcode /*2 cases */, 18, TARGET_VAL(ISD::TargetConstant),// ->59529
/*59511*/       OPC_MoveParent,
/*59512*/       OPC_EmitMergeInputChains1_0,
/*59513*/       OPC_EmitInteger, MVT::i32, 14, 
/*59516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59519*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*59529*/     /*SwitchOpcode*/ 14, TARGET_VAL(ISD::Constant),// ->59546
/*59532*/       OPC_MoveParent,
/*59533*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59535*/       OPC_EmitMergeInputChains1_0,
/*59536*/       OPC_EmitConvertToTarget, 1,
/*59538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*59546*/     0, // EndSwitchOpcode
/*59547*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::CALL),// ->59673
/*59550*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*59551*/     OPC_CaptureGlueInput,
/*59552*/     OPC_RecordChild1, // #1 = $func
/*59553*/     OPC_Scope, 80, /*->59635*/ // 2 children in Scope
/*59555*/       OPC_MoveChild, 1,
/*59557*/       OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::TargetGlobalAddress),// ->59596
/*59561*/         OPC_MoveParent,
/*59562*/         OPC_Scope, 11, /*->59575*/ // 2 children in Scope
/*59564*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59566*/           OPC_EmitMergeInputChains1_0,
/*59567*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*59575*/         /*Scope*/ 19, /*->59595*/
/*59576*/           OPC_CheckPatternPredicate, 51, // (Subtarget->hasV5TOps()) && (!Subtarget->isMClass()) && (Subtarget->isThumb())
/*59578*/           OPC_EmitMergeInputChains1_0,
/*59579*/           OPC_EmitInteger, MVT::i32, 14, 
/*59582*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59585*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*59595*/         0, /*End of Scope*/
/*59596*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::TargetExternalSymbol),// ->59634
/*59599*/         OPC_MoveParent,
/*59600*/         OPC_Scope, 11, /*->59613*/ // 2 children in Scope
/*59602*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59604*/           OPC_EmitMergeInputChains1_0,
/*59605*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*59613*/         /*Scope*/ 19, /*->59633*/
/*59614*/           OPC_CheckPatternPredicate, 51, // (Subtarget->hasV5TOps()) && (!Subtarget->isMClass()) && (Subtarget->isThumb())
/*59616*/           OPC_EmitMergeInputChains1_0,
/*59617*/           OPC_EmitInteger, MVT::i32, 14, 
/*59620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59623*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*59633*/         0, /*End of Scope*/
/*59634*/       0, // EndSwitchOpcode
/*59635*/     /*Scope*/ 36, /*->59672*/
/*59636*/       OPC_CheckChild1Type, MVT::i32,
/*59638*/       OPC_Scope, 11, /*->59651*/ // 2 children in Scope
/*59640*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*59642*/         OPC_EmitMergeInputChains1_0,
/*59643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*59651*/       /*Scope*/ 19, /*->59671*/
/*59652*/         OPC_CheckPatternPredicate, 52, // (Subtarget->hasV5TOps()) && (Subtarget->isThumb())
/*59654*/         OPC_EmitMergeInputChains1_0,
/*59655*/         OPC_EmitInteger, MVT::i32, 14, 
/*59658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59661*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$dst)
/*59671*/       0, /*End of Scope*/
/*59672*/     0, /*End of Scope*/
/*59673*/   /*SwitchOpcode*/ 53, TARGET_VAL(ARMISD::CALL_PRED),// ->59729
/*59676*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*59677*/     OPC_CaptureGlueInput,
/*59678*/     OPC_RecordChild1, // #1 = $func
/*59679*/     OPC_Scope, 25, /*->59706*/ // 2 children in Scope
/*59681*/       OPC_MoveChild, 1,
/*59683*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*59686*/       OPC_MoveParent,
/*59687*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59689*/       OPC_EmitMergeInputChains1_0,
/*59690*/       OPC_EmitInteger, MVT::i32, 14, 
/*59693*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59696*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*59706*/     /*Scope*/ 21, /*->59728*/
/*59707*/       OPC_CheckChild1Type, MVT::i32,
/*59709*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*59711*/       OPC_EmitMergeInputChains1_0,
/*59712*/       OPC_EmitInteger, MVT::i32, 14, 
/*59715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*59728*/     0, /*End of Scope*/
/*59729*/   /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::CALL_NOLINK),// ->59813
/*59732*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*59733*/     OPC_CaptureGlueInput,
/*59734*/     OPC_RecordChild1, // #1 = $func
/*59735*/     OPC_Scope, 34, /*->59771*/ // 2 children in Scope
/*59737*/       OPC_MoveChild, 1,
/*59739*/       OPC_SwitchOpcode /*2 cases */, 12, TARGET_VAL(ISD::TargetGlobalAddress),// ->59755
/*59743*/         OPC_MoveParent,
/*59744*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59746*/         OPC_EmitMergeInputChains1_0,
/*59747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*59755*/       /*SwitchOpcode*/ 12, TARGET_VAL(ISD::TargetExternalSymbol),// ->59770
/*59758*/         OPC_MoveParent,
/*59759*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59761*/         OPC_EmitMergeInputChains1_0,
/*59762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*59770*/       0, // EndSwitchOpcode
/*59771*/     /*Scope*/ 40, /*->59812*/
/*59772*/       OPC_CheckChild1Type, MVT::i32,
/*59774*/       OPC_Scope, 11, /*->59787*/ // 3 children in Scope
/*59776*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*59778*/         OPC_EmitMergeInputChains1_0,
/*59779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*59787*/       /*Scope*/ 11, /*->59799*/
/*59788*/         OPC_CheckPatternPredicate, 54, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*59790*/         OPC_EmitMergeInputChains1_0,
/*59791*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*59799*/       /*Scope*/ 11, /*->59811*/
/*59800*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59802*/         OPC_EmitMergeInputChains1_0,
/*59803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*59811*/       0, /*End of Scope*/
/*59812*/     0, /*End of Scope*/
/*59813*/   /*SwitchOpcode*/ 25, TARGET_VAL(ARMISD::MEMCPY),// ->59841
/*59816*/     OPC_RecordNode, // #0 = 'ARMmemcopy' chained node
/*59817*/     OPC_CaptureGlueInput,
/*59818*/     OPC_RecordChild1, // #1 = $dst
/*59819*/     OPC_RecordChild2, // #2 = $src
/*59820*/     OPC_RecordChild3, // #3 = $nreg
/*59821*/     OPC_MoveChild, 3,
/*59823*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59826*/     OPC_MoveParent,
/*59827*/     OPC_EmitMergeInputChains1_0,
/*59828*/     OPC_EmitConvertToTarget, 3,
/*59830*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MEMCPY), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 4, 
              // Src: (ARMmemcopy:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg) - Complexity = 6
              // Dst: (MEMCPY:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg)
/*59841*/   /*SwitchOpcode*/ 46|128,1/*174*/, TARGET_VAL(ARMISD::Wrapper),// ->60019
/*59845*/     OPC_RecordChild0, // #0 = $src
/*59846*/     OPC_MoveChild, 0,
/*59848*/     OPC_SwitchOpcode /*3 cases */, 49, TARGET_VAL(ISD::TargetGlobalAddress),// ->59901
/*59852*/       OPC_MoveParent,
/*59853*/       OPC_CheckType, MVT::i32,
/*59855*/       OPC_Scope, 10, /*->59867*/ // 4 children in Scope
/*59857*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*59859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*59867*/       /*Scope*/ 10, /*->59878*/
/*59868*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*59870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*59878*/       /*Scope*/ 10, /*->59889*/
/*59879*/         OPC_CheckPatternPredicate, 55, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*59881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*59889*/       /*Scope*/ 10, /*->59900*/
/*59890*/         OPC_CheckPatternPredicate, 56, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*59892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*59900*/       0, /*End of Scope*/
/*59901*/     /*SwitchOpcode*/ 49, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->59953
/*59904*/       OPC_MoveParent,
/*59905*/       OPC_CheckType, MVT::i32,
/*59907*/       OPC_Scope, 10, /*->59919*/ // 4 children in Scope
/*59909*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*59911*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*59919*/       /*Scope*/ 10, /*->59930*/
/*59920*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*59922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$src)
/*59930*/       /*Scope*/ 10, /*->59941*/
/*59931*/         OPC_CheckPatternPredicate, 55, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*59933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$addr)
/*59941*/       /*Scope*/ 10, /*->59952*/
/*59942*/         OPC_CheckPatternPredicate, 56, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*59944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*59952*/       0, /*End of Scope*/
/*59953*/     /*SwitchOpcode*/ 62, TARGET_VAL(ISD::TargetConstantPool),// ->60018
/*59956*/       OPC_MoveParent,
/*59957*/       OPC_CheckType, MVT::i32,
/*59959*/       OPC_Scope, 18, /*->59979*/ // 3 children in Scope
/*59961*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59963*/         OPC_EmitInteger, MVT::i32, 14, 
/*59966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59969*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*59979*/       /*Scope*/ 18, /*->59998*/
/*59980*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59982*/         OPC_EmitInteger, MVT::i32, 14, 
/*59985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59988*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*59998*/       /*Scope*/ 18, /*->60017*/
/*59999*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60001*/         OPC_EmitInteger, MVT::i32, 14, 
/*60004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*60017*/       0, /*End of Scope*/
/*60018*/     0, // EndSwitchOpcode
/*60019*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::WrapperPIC),// ->60131
/*60022*/     OPC_RecordChild0, // #0 = $addr
/*60023*/     OPC_MoveChild, 0,
/*60025*/     OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::TargetGlobalAddress),// ->60078
/*60029*/       OPC_MoveParent,
/*60030*/       OPC_CheckType, MVT::i32,
/*60032*/       OPC_Scope, 10, /*->60044*/ // 4 children in Scope
/*60034*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*60044*/       /*Scope*/ 10, /*->60055*/
/*60045*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*60047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*60055*/       /*Scope*/ 10, /*->60066*/
/*60056*/         OPC_CheckPatternPredicate, 55, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*60058*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*60066*/       /*Scope*/ 10, /*->60077*/
/*60067*/         OPC_CheckPatternPredicate, 56, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*60069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*60077*/       0, /*End of Scope*/
/*60078*/     /*SwitchOpcode*/ 49, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->60130
/*60081*/       OPC_MoveParent,
/*60082*/       OPC_CheckType, MVT::i32,
/*60084*/       OPC_Scope, 10, /*->60096*/ // 4 children in Scope
/*60086*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*60096*/       /*Scope*/ 10, /*->60107*/
/*60097*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*60099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*60107*/       /*Scope*/ 10, /*->60118*/
/*60108*/         OPC_CheckPatternPredicate, 55, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*60110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*60118*/       /*Scope*/ 10, /*->60129*/
/*60119*/         OPC_CheckPatternPredicate, 56, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*60121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$dst)
/*60129*/       0, /*End of Scope*/
/*60130*/     0, // EndSwitchOpcode
/*60131*/   /*SwitchOpcode*/ 68, TARGET_VAL(ARMISD::WrapperJT),// ->60202
/*60134*/     OPC_RecordChild0, // #0 = $dst
/*60135*/     OPC_MoveChild, 0,
/*60137*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*60140*/     OPC_MoveParent,
/*60141*/     OPC_CheckType, MVT::i32,
/*60143*/     OPC_Scope, 18, /*->60163*/ // 3 children in Scope
/*60145*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60147*/       OPC_EmitInteger, MVT::i32, 14, 
/*60150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst)
/*60163*/     /*Scope*/ 18, /*->60182*/
/*60164*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60166*/       OPC_EmitInteger, MVT::i32, 14, 
/*60169*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60172*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst)
/*60182*/     /*Scope*/ 18, /*->60201*/
/*60183*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60185*/       OPC_EmitInteger, MVT::i32, 14, 
/*60188*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60191*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst)
/*60201*/     0, /*End of Scope*/
/*60202*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::TC_RETURN),// ->60254
/*60205*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*60206*/     OPC_CaptureGlueInput,
/*60207*/     OPC_RecordChild1, // #1 = $dst
/*60208*/     OPC_Scope, 32, /*->60242*/ // 2 children in Scope
/*60210*/       OPC_MoveChild, 1,
/*60212*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->60227
/*60216*/         OPC_CheckType, MVT::i32,
/*60218*/         OPC_MoveParent,
/*60219*/         OPC_EmitMergeInputChains1_0,
/*60220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*60227*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->60241
/*60230*/         OPC_CheckType, MVT::i32,
/*60232*/         OPC_MoveParent,
/*60233*/         OPC_EmitMergeInputChains1_0,
/*60234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*60241*/       0, // EndSwitchOpcode
/*60242*/     /*Scope*/ 10, /*->60253*/
/*60243*/       OPC_CheckChild1Type, MVT::i32,
/*60245*/       OPC_EmitMergeInputChains1_0,
/*60246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*60253*/     0, /*End of Scope*/
/*60254*/   /*SwitchOpcode*/ 78, TARGET_VAL(ARMISD::tCALL),// ->60335
/*60257*/     OPC_RecordNode, // #0 = 'ARMtcall' chained node
/*60258*/     OPC_CaptureGlueInput,
/*60259*/     OPC_RecordChild1, // #1 = $func
/*60260*/     OPC_Scope, 50, /*->60312*/ // 2 children in Scope
/*60262*/       OPC_MoveChild, 1,
/*60264*/       OPC_SwitchOpcode /*2 cases */, 20, TARGET_VAL(ISD::TargetGlobalAddress),// ->60288
/*60268*/         OPC_MoveParent,
/*60269*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60271*/         OPC_EmitMergeInputChains1_0,
/*60272*/         OPC_EmitInteger, MVT::i32, 14, 
/*60275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*60288*/       /*SwitchOpcode*/ 20, TARGET_VAL(ISD::TargetExternalSymbol),// ->60311
/*60291*/         OPC_MoveParent,
/*60292*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*60294*/         OPC_EmitMergeInputChains1_0,
/*60295*/         OPC_EmitInteger, MVT::i32, 14, 
/*60298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60301*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*60311*/       0, // EndSwitchOpcode
/*60312*/     /*Scope*/ 21, /*->60334*/
/*60313*/       OPC_CheckChild1Type, MVT::i32,
/*60315*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasV5TOps()) && (Subtarget->isThumb())
/*60317*/       OPC_EmitMergeInputChains1_0,
/*60318*/       OPC_EmitInteger, MVT::i32, 14, 
/*60321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*60334*/     0, /*End of Scope*/
/*60335*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::BR2_JT),// ->60362
/*60338*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*60339*/     OPC_RecordChild1, // #1 = $target
/*60340*/     OPC_CheckChild1Type, MVT::i32,
/*60342*/     OPC_RecordChild2, // #2 = $index
/*60343*/     OPC_RecordChild3, // #3 = $jt
/*60344*/     OPC_MoveChild, 3,
/*60346*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*60349*/     OPC_MoveParent,
/*60350*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60352*/     OPC_EmitMergeInputChains1_0,
/*60353*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt) - Complexity = 6
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt)
/*60362*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEs),// ->60523
/*60366*/     OPC_RecordChild0, // #0 = $V
/*60367*/     OPC_Scope, 30, /*->60399*/ // 4 children in Scope
/*60369*/       OPC_CheckChild0Type, MVT::v8i8,
/*60371*/       OPC_RecordChild1, // #1 = $lane
/*60372*/       OPC_MoveChild, 1,
/*60374*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60377*/       OPC_MoveParent,
/*60378*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60380*/       OPC_EmitConvertToTarget, 1,
/*60382*/       OPC_EmitInteger, MVT::i32, 14, 
/*60385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*60399*/     /*Scope*/ 30, /*->60430*/
/*60400*/       OPC_CheckChild0Type, MVT::v4i16,
/*60402*/       OPC_RecordChild1, // #1 = $lane
/*60403*/       OPC_MoveChild, 1,
/*60405*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60408*/       OPC_MoveParent,
/*60409*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60411*/       OPC_EmitConvertToTarget, 1,
/*60413*/       OPC_EmitInteger, MVT::i32, 14, 
/*60416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*60430*/     /*Scope*/ 45, /*->60476*/
/*60431*/       OPC_CheckChild0Type, MVT::v16i8,
/*60433*/       OPC_RecordChild1, // #1 = $lane
/*60434*/       OPC_MoveChild, 1,
/*60436*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60439*/       OPC_MoveParent,
/*60440*/       OPC_EmitConvertToTarget, 1,
/*60442*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*60445*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*60454*/       OPC_EmitConvertToTarget, 1,
/*60456*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*60459*/       OPC_EmitInteger, MVT::i32, 14, 
/*60462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*60476*/     /*Scope*/ 45, /*->60522*/
/*60477*/       OPC_CheckChild0Type, MVT::v8i16,
/*60479*/       OPC_RecordChild1, // #1 = $lane
/*60480*/       OPC_MoveChild, 1,
/*60482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60485*/       OPC_MoveParent,
/*60486*/       OPC_EmitConvertToTarget, 1,
/*60488*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*60491*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*60500*/       OPC_EmitConvertToTarget, 1,
/*60502*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*60505*/       OPC_EmitInteger, MVT::i32, 14, 
/*60508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*60522*/     0, /*End of Scope*/
/*60523*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEu),// ->60684
/*60527*/     OPC_RecordChild0, // #0 = $V
/*60528*/     OPC_Scope, 30, /*->60560*/ // 4 children in Scope
/*60530*/       OPC_CheckChild0Type, MVT::v8i8,
/*60532*/       OPC_RecordChild1, // #1 = $lane
/*60533*/       OPC_MoveChild, 1,
/*60535*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60538*/       OPC_MoveParent,
/*60539*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60541*/       OPC_EmitConvertToTarget, 1,
/*60543*/       OPC_EmitInteger, MVT::i32, 14, 
/*60546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*60560*/     /*Scope*/ 30, /*->60591*/
/*60561*/       OPC_CheckChild0Type, MVT::v4i16,
/*60563*/       OPC_RecordChild1, // #1 = $lane
/*60564*/       OPC_MoveChild, 1,
/*60566*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60569*/       OPC_MoveParent,
/*60570*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60572*/       OPC_EmitConvertToTarget, 1,
/*60574*/       OPC_EmitInteger, MVT::i32, 14, 
/*60577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*60591*/     /*Scope*/ 45, /*->60637*/
/*60592*/       OPC_CheckChild0Type, MVT::v16i8,
/*60594*/       OPC_RecordChild1, // #1 = $lane
/*60595*/       OPC_MoveChild, 1,
/*60597*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60600*/       OPC_MoveParent,
/*60601*/       OPC_EmitConvertToTarget, 1,
/*60603*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*60606*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*60615*/       OPC_EmitConvertToTarget, 1,
/*60617*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*60620*/       OPC_EmitInteger, MVT::i32, 14, 
/*60623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*60637*/     /*Scope*/ 45, /*->60683*/
/*60638*/       OPC_CheckChild0Type, MVT::v8i16,
/*60640*/       OPC_RecordChild1, // #1 = $lane
/*60641*/       OPC_MoveChild, 1,
/*60643*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60646*/       OPC_MoveParent,
/*60647*/       OPC_EmitConvertToTarget, 1,
/*60649*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*60652*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*60661*/       OPC_EmitConvertToTarget, 1,
/*60663*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*60666*/       OPC_EmitInteger, MVT::i32, 14, 
/*60669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*60683*/     0, /*End of Scope*/
/*60684*/   /*SwitchOpcode*/ 122|128,1/*250*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->60938
/*60688*/     OPC_RecordChild0, // #0 = $V
/*60689*/     OPC_Scope, 64, /*->60755*/ // 5 children in Scope
/*60691*/       OPC_CheckChild0Type, MVT::v2i32,
/*60693*/       OPC_RecordChild1, // #1 = $lane
/*60694*/       OPC_MoveChild, 1,
/*60696*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60699*/       OPC_MoveParent,
/*60700*/       OPC_CheckType, MVT::i32,
/*60702*/       OPC_Scope, 21, /*->60725*/ // 2 children in Scope
/*60704*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->isSwift()) && (Subtarget->hasVFP2())
/*60706*/         OPC_EmitConvertToTarget, 1,
/*60708*/         OPC_EmitInteger, MVT::i32, 14, 
/*60711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60714*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*60725*/       /*Scope*/ 28, /*->60754*/
/*60726*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*60728*/         OPC_EmitConvertToTarget, 1,
/*60730*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*60733*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60742*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*60745*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*60754*/       0, /*End of Scope*/
/*60755*/     /*Scope*/ 81, /*->60837*/
/*60756*/       OPC_CheckChild0Type, MVT::v4i32,
/*60758*/       OPC_RecordChild1, // #1 = $lane
/*60759*/       OPC_MoveChild, 1,
/*60761*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60764*/       OPC_MoveParent,
/*60765*/       OPC_CheckType, MVT::i32,
/*60767*/       OPC_Scope, 38, /*->60807*/ // 2 children in Scope
/*60769*/         OPC_CheckPatternPredicate, 59, // (!Subtarget->isSwift()) && (Subtarget->hasNEON())
/*60771*/         OPC_EmitConvertToTarget, 1,
/*60773*/         OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*60776*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60785*/         OPC_EmitConvertToTarget, 1,
/*60787*/         OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*60790*/         OPC_EmitInteger, MVT::i32, 14, 
/*60793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60796*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*60807*/       /*Scope*/ 28, /*->60836*/
/*60808*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*60810*/         OPC_EmitConvertToTarget, 1,
/*60812*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*60815*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60824*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*60827*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*60836*/       0, /*End of Scope*/
/*60837*/     /*Scope*/ 23, /*->60861*/
/*60838*/       OPC_RecordChild1, // #1 = $src2
/*60839*/       OPC_MoveChild, 1,
/*60841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60844*/       OPC_MoveParent,
/*60845*/       OPC_CheckType, MVT::f64,
/*60847*/       OPC_EmitConvertToTarget, 1,
/*60849*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*60852*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*60861*/     /*Scope*/ 37, /*->60899*/
/*60862*/       OPC_CheckChild0Type, MVT::v2f32,
/*60864*/       OPC_RecordChild1, // #1 = $src2
/*60865*/       OPC_MoveChild, 1,
/*60867*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60870*/       OPC_MoveParent,
/*60871*/       OPC_CheckType, MVT::f32,
/*60873*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60876*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*60885*/       OPC_EmitConvertToTarget, 1,
/*60887*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*60890*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*60899*/     /*Scope*/ 37, /*->60937*/
/*60900*/       OPC_CheckChild0Type, MVT::v4f32,
/*60902*/       OPC_RecordChild1, // #1 = $src2
/*60903*/       OPC_MoveChild, 1,
/*60905*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60908*/       OPC_MoveParent,
/*60909*/       OPC_CheckType, MVT::f32,
/*60911*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*60914*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*60923*/       OPC_EmitConvertToTarget, 1,
/*60925*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*60928*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*60937*/     0, /*End of Scope*/
/*60938*/   /*SwitchOpcode*/ 21|128,3/*405*/, TARGET_VAL(ISD::FP_TO_SINT),// ->61347
/*60942*/     OPC_Scope, 56|128,1/*184*/, /*->61129*/ // 2 children in Scope
/*60945*/       OPC_MoveChild, 0,
/*60947*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::FROUND),// ->61008
/*60951*/         OPC_RecordChild0, // #0 = $a
/*60952*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->60980
/*60955*/           OPC_MoveParent,
/*60956*/           OPC_CheckType, MVT::i32,
/*60958*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*60960*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTASS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*60968*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*60971*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*60980*/         /*SwitchType*/ 25, MVT::f64,// ->61007
/*60982*/           OPC_MoveParent,
/*60983*/           OPC_CheckType, MVT::i32,
/*60985*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*60987*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTASD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*60995*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*60998*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*61007*/         0, // EndSwitchType
/*61008*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FCEIL),// ->61068
/*61011*/         OPC_RecordChild0, // #0 = $a
/*61012*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->61040
/*61015*/           OPC_MoveParent,
/*61016*/           OPC_CheckType, MVT::i32,
/*61018*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*61020*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61028*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61031*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*61040*/         /*SwitchType*/ 25, MVT::f64,// ->61067
/*61042*/           OPC_MoveParent,
/*61043*/           OPC_CheckType, MVT::i32,
/*61045*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*61047*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61055*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61058*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*61067*/         0, // EndSwitchType
/*61068*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FFLOOR),// ->61128
/*61071*/         OPC_RecordChild0, // #0 = $a
/*61072*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->61100
/*61075*/           OPC_MoveParent,
/*61076*/           OPC_CheckType, MVT::i32,
/*61078*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*61080*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61088*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61091*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*61100*/         /*SwitchType*/ 25, MVT::f64,// ->61127
/*61102*/           OPC_MoveParent,
/*61103*/           OPC_CheckType, MVT::i32,
/*61105*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*61107*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61115*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61118*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*61127*/         0, // EndSwitchType
/*61128*/       0, // EndSwitchOpcode
/*61129*/     /*Scope*/ 87|128,1/*215*/, /*->61346*/
/*61131*/       OPC_RecordChild0, // #0 = $a
/*61132*/       OPC_SwitchType /*5 cases */, 122, MVT::i32,// ->61257
/*61135*/         OPC_Scope, 32, /*->61169*/ // 2 children in Scope
/*61137*/           OPC_CheckChild0Type, MVT::f64,
/*61139*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*61141*/           OPC_EmitInteger, MVT::i32, 14, 
/*61144*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61147*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZD), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61157*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61160*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*61169*/         /*Scope*/ 86, /*->61256*/
/*61170*/           OPC_CheckChild0Type, MVT::f32,
/*61172*/           OPC_Scope, 30, /*->61204*/ // 2 children in Scope
/*61174*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*61176*/             OPC_EmitInteger, MVT::i32, 14, 
/*61179*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61182*/             OPC_EmitNode, TARGET_VAL(ARM::VTOSIZS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61192*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61195*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*61204*/           /*Scope*/ 50, /*->61255*/
/*61205*/             OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*61207*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*61214*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61217*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*61227*/             OPC_EmitInteger, MVT::i32, 14, 
/*61230*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61233*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*61243*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61246*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*61255*/           0, /*End of Scope*/
/*61256*/         0, /*End of Scope*/
/*61257*/       /*SwitchType*/ 20, MVT::v2i32,// ->61279
/*61259*/         OPC_CheckChild0Type, MVT::v2f32,
/*61261*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61263*/         OPC_EmitInteger, MVT::i32, 14, 
/*61266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*61279*/       /*SwitchType*/ 20, MVT::v4i32,// ->61301
/*61281*/         OPC_CheckChild0Type, MVT::v4f32,
/*61283*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61285*/         OPC_EmitInteger, MVT::i32, 14, 
/*61288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*61301*/       /*SwitchType*/ 20, MVT::v4i16,// ->61323
/*61303*/         OPC_CheckChild0Type, MVT::v4f16,
/*61305*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*61307*/         OPC_EmitInteger, MVT::i32, 14, 
/*61310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2sd), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sd:v4i16 DPR:v4f16:$Vm)
/*61323*/       /*SwitchType*/ 20, MVT::v8i16,// ->61345
/*61325*/         OPC_CheckChild0Type, MVT::v8f16,
/*61327*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*61329*/         OPC_EmitInteger, MVT::i32, 14, 
/*61332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61335*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2sq), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sq:v8i16 QPR:v8f16:$Vm)
/*61345*/       0, // EndSwitchType
/*61346*/     0, /*End of Scope*/
/*61347*/   /*SwitchOpcode*/ 21|128,3/*405*/, TARGET_VAL(ISD::FP_TO_UINT),// ->61756
/*61351*/     OPC_Scope, 56|128,1/*184*/, /*->61538*/ // 2 children in Scope
/*61354*/       OPC_MoveChild, 0,
/*61356*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::FROUND),// ->61417
/*61360*/         OPC_RecordChild0, // #0 = $a
/*61361*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->61389
/*61364*/           OPC_MoveParent,
/*61365*/           OPC_CheckType, MVT::i32,
/*61367*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*61369*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTAUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61377*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61380*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*61389*/         /*SwitchType*/ 25, MVT::f64,// ->61416
/*61391*/           OPC_MoveParent,
/*61392*/           OPC_CheckType, MVT::i32,
/*61394*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*61396*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTAUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61404*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61407*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*61416*/         0, // EndSwitchType
/*61417*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FCEIL),// ->61477
/*61420*/         OPC_RecordChild0, // #0 = $a
/*61421*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->61449
/*61424*/           OPC_MoveParent,
/*61425*/           OPC_CheckType, MVT::i32,
/*61427*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*61429*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61437*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61440*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*61449*/         /*SwitchType*/ 25, MVT::f64,// ->61476
/*61451*/           OPC_MoveParent,
/*61452*/           OPC_CheckType, MVT::i32,
/*61454*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*61456*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61464*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61467*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*61476*/         0, // EndSwitchType
/*61477*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FFLOOR),// ->61537
/*61480*/         OPC_RecordChild0, // #0 = $a
/*61481*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->61509
/*61484*/           OPC_MoveParent,
/*61485*/           OPC_CheckType, MVT::i32,
/*61487*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*61489*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61497*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61500*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*61509*/         /*SwitchType*/ 25, MVT::f64,// ->61536
/*61511*/           OPC_MoveParent,
/*61512*/           OPC_CheckType, MVT::i32,
/*61514*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*61516*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61524*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61527*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*61536*/         0, // EndSwitchType
/*61537*/       0, // EndSwitchOpcode
/*61538*/     /*Scope*/ 87|128,1/*215*/, /*->61755*/
/*61540*/       OPC_RecordChild0, // #0 = $a
/*61541*/       OPC_SwitchType /*5 cases */, 122, MVT::i32,// ->61666
/*61544*/         OPC_Scope, 32, /*->61578*/ // 2 children in Scope
/*61546*/           OPC_CheckChild0Type, MVT::f64,
/*61548*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*61550*/           OPC_EmitInteger, MVT::i32, 14, 
/*61553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61556*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZD), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61566*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61569*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*61578*/         /*Scope*/ 86, /*->61665*/
/*61579*/           OPC_CheckChild0Type, MVT::f32,
/*61581*/           OPC_Scope, 30, /*->61613*/ // 2 children in Scope
/*61583*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*61585*/             OPC_EmitInteger, MVT::i32, 14, 
/*61588*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61591*/             OPC_EmitNode, TARGET_VAL(ARM::VTOUIZS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61601*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61604*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*61613*/           /*Scope*/ 50, /*->61664*/
/*61614*/             OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*61616*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*61623*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61626*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*61636*/             OPC_EmitInteger, MVT::i32, 14, 
/*61639*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61642*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*61652*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61655*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*61664*/           0, /*End of Scope*/
/*61665*/         0, /*End of Scope*/
/*61666*/       /*SwitchType*/ 20, MVT::v2i32,// ->61688
/*61668*/         OPC_CheckChild0Type, MVT::v2f32,
/*61670*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61672*/         OPC_EmitInteger, MVT::i32, 14, 
/*61675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61678*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*61688*/       /*SwitchType*/ 20, MVT::v4i32,// ->61710
/*61690*/         OPC_CheckChild0Type, MVT::v4f32,
/*61692*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61694*/         OPC_EmitInteger, MVT::i32, 14, 
/*61697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*61710*/       /*SwitchType*/ 20, MVT::v4i16,// ->61732
/*61712*/         OPC_CheckChild0Type, MVT::v4f16,
/*61714*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*61716*/         OPC_EmitInteger, MVT::i32, 14, 
/*61719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2ud), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2ud:v4i16 DPR:v4f16:$Vm)
/*61732*/       /*SwitchType*/ 20, MVT::v8i16,// ->61754
/*61734*/         OPC_CheckChild0Type, MVT::v8f16,
/*61736*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*61738*/         OPC_EmitInteger, MVT::i32, 14, 
/*61741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2uq), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2uq:v8i16 QPR:v8f16:$Vm)
/*61754*/       0, // EndSwitchType
/*61755*/     0, /*End of Scope*/
/*61756*/   /*SwitchOpcode*/ 70|128,2/*326*/, TARGET_VAL(ISD::Constant),// ->62086
/*61760*/     OPC_RecordNode, // #0 = $imm
/*61761*/     OPC_CheckType, MVT::i32,
/*61763*/     OPC_Scope, 26, /*->61791*/ // 11 children in Scope
/*61765*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*61767*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*61769*/       OPC_EmitConvertToTarget, 0,
/*61771*/       OPC_EmitInteger, MVT::i32, 14, 
/*61774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61780*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*61791*/     /*Scope*/ 26, /*->61818*/
/*61792*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*61794*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61796*/       OPC_EmitConvertToTarget, 0,
/*61798*/       OPC_EmitInteger, MVT::i32, 14, 
/*61801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*61818*/     /*Scope*/ 22, /*->61841*/
/*61819*/       OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*61821*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*61823*/       OPC_EmitConvertToTarget, 0,
/*61825*/       OPC_EmitInteger, MVT::i32, 14, 
/*61828*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61831*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*61841*/     /*Scope*/ 29, /*->61871*/
/*61842*/       OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*61844*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61846*/       OPC_EmitConvertToTarget, 0,
/*61848*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*61851*/       OPC_EmitInteger, MVT::i32, 14, 
/*61854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*61871*/     /*Scope*/ 14, /*->61886*/
/*61872*/       OPC_CheckPredicate, 79, // Predicate_arm_i32imm
/*61874*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61876*/       OPC_EmitConvertToTarget, 0,
/*61878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*61886*/     /*Scope*/ 26, /*->61913*/
/*61887*/       OPC_CheckPredicate, 49, // Predicate_imm0_255
/*61889*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61891*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61894*/       OPC_EmitConvertToTarget, 0,
/*61896*/       OPC_EmitInteger, MVT::i32, 14, 
/*61899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*61913*/     /*Scope*/ 22, /*->61936*/
/*61914*/       OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*61916*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*61918*/       OPC_EmitConvertToTarget, 0,
/*61920*/       OPC_EmitInteger, MVT::i32, 14, 
/*61923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*61936*/     /*Scope*/ 29, /*->61966*/
/*61937*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*61939*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*61941*/       OPC_EmitConvertToTarget, 0,
/*61943*/       OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*61946*/       OPC_EmitInteger, MVT::i32, 14, 
/*61949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*61966*/     /*Scope*/ 55, /*->62022*/
/*61967*/       OPC_CheckPredicate, 80, // Predicate_thumb_immshifted
/*61969*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61971*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61974*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61977*/       OPC_EmitConvertToTarget, 0,
/*61979*/       OPC_EmitNodeXForm, 18, 3, // thumb_immshifted_val
/*61982*/       OPC_EmitInteger, MVT::i32, 14, 
/*61985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61988*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*61999*/       OPC_EmitConvertToTarget, 0,
/*62001*/       OPC_EmitNodeXForm, 19, 8, // thumb_immshifted_shamt
/*62004*/       OPC_EmitInteger, MVT::i32, 14, 
/*62007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*62022*/     /*Scope*/ 49, /*->62072*/
/*62023*/       OPC_CheckPredicate, 81, // Predicate_imm0_255_comp
/*62025*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62027*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*62030*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*62033*/       OPC_EmitConvertToTarget, 0,
/*62035*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*62038*/       OPC_EmitInteger, MVT::i32, 14, 
/*62041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62044*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*62055*/       OPC_EmitInteger, MVT::i32, 14, 
/*62058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62061*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*62072*/     /*Scope*/ 12, /*->62085*/
/*62073*/       OPC_CheckPatternPredicate, 61, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*62075*/       OPC_EmitConvertToTarget, 0,
/*62077*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*62085*/     0, /*End of Scope*/
/*62086*/   /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TRAP),// ->62122
/*62089*/     OPC_RecordNode, // #0 = 'trap' chained node
/*62090*/     OPC_Scope, 9, /*->62101*/ // 3 children in Scope
/*62092*/       OPC_CheckPatternPredicate, 62, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*62094*/       OPC_EmitMergeInputChains1_0,
/*62095*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*62101*/     /*Scope*/ 9, /*->62111*/
/*62102*/       OPC_CheckPatternPredicate, 63, // (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb())
/*62104*/       OPC_EmitMergeInputChains1_0,
/*62105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*62111*/     /*Scope*/ 9, /*->62121*/
/*62112*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*62114*/       OPC_EmitMergeInputChains1_0,
/*62115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*62121*/     0, /*End of Scope*/
/*62122*/   /*SwitchOpcode*/ 58, TARGET_VAL(ARMISD::RET_FLAG),// ->62183
/*62125*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*62126*/     OPC_CaptureGlueInput,
/*62127*/     OPC_Scope, 17, /*->62146*/ // 3 children in Scope
/*62129*/       OPC_CheckPatternPredicate, 53, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*62131*/       OPC_EmitMergeInputChains1_0,
/*62132*/       OPC_EmitInteger, MVT::i32, 14, 
/*62135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62138*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*62146*/     /*Scope*/ 17, /*->62164*/
/*62147*/       OPC_CheckPatternPredicate, 54, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*62149*/       OPC_EmitMergeInputChains1_0,
/*62150*/       OPC_EmitInteger, MVT::i32, 14, 
/*62153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*62164*/     /*Scope*/ 17, /*->62182*/
/*62165*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*62167*/       OPC_EmitMergeInputChains1_0,
/*62168*/       OPC_EmitInteger, MVT::i32, 14, 
/*62171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*62182*/     0, /*End of Scope*/
/*62183*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::BRIND),// ->62233
/*62186*/     OPC_RecordNode, // #0 = 'brind' chained node
/*62187*/     OPC_RecordChild1, // #1 = $dst
/*62188*/     OPC_CheckChild1Type, MVT::i32,
/*62190*/     OPC_Scope, 10, /*->62202*/ // 3 children in Scope
/*62192*/       OPC_CheckPatternPredicate, 53, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*62194*/       OPC_EmitMergeInputChains1_0,
/*62195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*62202*/     /*Scope*/ 10, /*->62213*/
/*62203*/       OPC_CheckPatternPredicate, 54, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*62205*/       OPC_EmitMergeInputChains1_0,
/*62206*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*62213*/     /*Scope*/ 18, /*->62232*/
/*62214*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*62216*/       OPC_EmitMergeInputChains1_0,
/*62217*/       OPC_EmitInteger, MVT::i32, 14, 
/*62220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*62232*/     0, /*End of Scope*/
/*62233*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BR),// ->62295
/*62236*/     OPC_RecordNode, // #0 = 'br' chained node
/*62237*/     OPC_RecordChild1, // #1 = $target
/*62238*/     OPC_MoveChild, 1,
/*62240*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*62243*/     OPC_MoveParent,
/*62244*/     OPC_Scope, 10, /*->62256*/ // 3 children in Scope
/*62246*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62248*/       OPC_EmitMergeInputChains1_0,
/*62249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*62256*/     /*Scope*/ 18, /*->62275*/
/*62257*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62259*/       OPC_EmitMergeInputChains1_0,
/*62260*/       OPC_EmitInteger, MVT::i32, 14, 
/*62263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*62275*/     /*Scope*/ 18, /*->62294*/
/*62276*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62278*/       OPC_EmitMergeInputChains1_0,
/*62279*/       OPC_EmitInteger, MVT::i32, 14, 
/*62282*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62285*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*62294*/     0, /*End of Scope*/
/*62295*/   /*SwitchOpcode*/ 40, TARGET_VAL(ARMISD::RRX),// ->62338
/*62298*/     OPC_CaptureGlueInput,
/*62299*/     OPC_RecordChild0, // #0 = $Rm
/*62300*/     OPC_CheckType, MVT::i32,
/*62302*/     OPC_Scope, 10, /*->62314*/ // 2 children in Scope
/*62304*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*62314*/     /*Scope*/ 22, /*->62337*/
/*62315*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62317*/       OPC_EmitInteger, MVT::i32, 14, 
/*62320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*62337*/     0, /*End of Scope*/
/*62338*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRL_FLAG),// ->62378
/*62341*/     OPC_RecordChild0, // #0 = $src
/*62342*/     OPC_CheckType, MVT::i32,
/*62344*/     OPC_Scope, 11, /*->62357*/ // 2 children in Scope
/*62346*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*62357*/     /*Scope*/ 19, /*->62377*/
/*62358*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62360*/       OPC_EmitInteger, MVT::i32, 14, 
/*62363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*62377*/     0, /*End of Scope*/
/*62378*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRA_FLAG),// ->62418
/*62381*/     OPC_RecordChild0, // #0 = $src
/*62382*/     OPC_CheckType, MVT::i32,
/*62384*/     OPC_Scope, 11, /*->62397*/ // 2 children in Scope
/*62386*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*62397*/     /*Scope*/ 19, /*->62417*/
/*62398*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62400*/       OPC_EmitInteger, MVT::i32, 14, 
/*62403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*62417*/     0, /*End of Scope*/
/*62418*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::MULHS),// ->62467
/*62421*/     OPC_RecordChild0, // #0 = $Rn
/*62422*/     OPC_RecordChild1, // #1 = $Rm
/*62423*/     OPC_CheckType, MVT::i32,
/*62425*/     OPC_Scope, 19, /*->62446*/ // 2 children in Scope
/*62427*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*62429*/       OPC_EmitInteger, MVT::i32, 14, 
/*62432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*62446*/     /*Scope*/ 19, /*->62466*/
/*62447*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*62449*/       OPC_EmitInteger, MVT::i32, 14, 
/*62452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62455*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*62466*/     0, /*End of Scope*/
/*62467*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SDIV),// ->62516
/*62470*/     OPC_RecordChild0, // #0 = $Rn
/*62471*/     OPC_RecordChild1, // #1 = $Rm
/*62472*/     OPC_CheckType, MVT::i32,
/*62474*/     OPC_Scope, 19, /*->62495*/ // 2 children in Scope
/*62476*/       OPC_CheckPatternPredicate, 64, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*62478*/       OPC_EmitInteger, MVT::i32, 14, 
/*62481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*62495*/     /*Scope*/ 19, /*->62515*/
/*62496*/       OPC_CheckPatternPredicate, 65, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*62498*/       OPC_EmitInteger, MVT::i32, 14, 
/*62501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*62515*/     0, /*End of Scope*/
/*62516*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::UDIV),// ->62565
/*62519*/     OPC_RecordChild0, // #0 = $Rn
/*62520*/     OPC_RecordChild1, // #1 = $Rm
/*62521*/     OPC_CheckType, MVT::i32,
/*62523*/     OPC_Scope, 19, /*->62544*/ // 2 children in Scope
/*62525*/       OPC_CheckPatternPredicate, 64, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*62527*/       OPC_EmitInteger, MVT::i32, 14, 
/*62530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*62544*/     /*Scope*/ 19, /*->62564*/
/*62545*/       OPC_CheckPatternPredicate, 65, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*62547*/       OPC_EmitInteger, MVT::i32, 14, 
/*62550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*62564*/     0, /*End of Scope*/
/*62565*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::CTLZ),// ->62734
/*62569*/     OPC_RecordChild0, // #0 = $Rm
/*62570*/     OPC_SwitchType /*7 cases */, 40, MVT::i32,// ->62613
/*62573*/       OPC_Scope, 18, /*->62593*/ // 2 children in Scope
/*62575*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*62577*/         OPC_EmitInteger, MVT::i32, 14, 
/*62580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*62593*/       /*Scope*/ 18, /*->62612*/
/*62594*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62596*/         OPC_EmitInteger, MVT::i32, 14, 
/*62599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62602*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*62612*/       0, /*End of Scope*/
/*62613*/     /*SwitchType*/ 18, MVT::v8i8,// ->62633
/*62615*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62617*/       OPC_EmitInteger, MVT::i32, 14, 
/*62620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62623*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*62633*/     /*SwitchType*/ 18, MVT::v4i16,// ->62653
/*62635*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62637*/       OPC_EmitInteger, MVT::i32, 14, 
/*62640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62643*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*62653*/     /*SwitchType*/ 18, MVT::v2i32,// ->62673
/*62655*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62657*/       OPC_EmitInteger, MVT::i32, 14, 
/*62660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62663*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*62673*/     /*SwitchType*/ 18, MVT::v16i8,// ->62693
/*62675*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62677*/       OPC_EmitInteger, MVT::i32, 14, 
/*62680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*62693*/     /*SwitchType*/ 18, MVT::v8i16,// ->62713
/*62695*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62697*/       OPC_EmitInteger, MVT::i32, 14, 
/*62700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*62713*/     /*SwitchType*/ 18, MVT::v4i32,// ->62733
/*62715*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62717*/       OPC_EmitInteger, MVT::i32, 14, 
/*62720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*62733*/     0, // EndSwitchType
/*62734*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::BITREVERSE),// ->62780
/*62737*/     OPC_RecordChild0, // #0 = $Rm
/*62738*/     OPC_CheckType, MVT::i32,
/*62740*/     OPC_Scope, 18, /*->62760*/ // 2 children in Scope
/*62742*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*62744*/       OPC_EmitInteger, MVT::i32, 14, 
/*62747*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62750*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*62760*/     /*Scope*/ 18, /*->62779*/
/*62761*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62763*/       OPC_EmitInteger, MVT::i32, 14, 
/*62766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*62779*/     0, /*End of Scope*/
/*62780*/   /*SwitchOpcode*/ 62, TARGET_VAL(ISD::BSWAP),// ->62845
/*62783*/     OPC_RecordChild0, // #0 = $Rm
/*62784*/     OPC_CheckType, MVT::i32,
/*62786*/     OPC_Scope, 18, /*->62806*/ // 3 children in Scope
/*62788*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*62790*/       OPC_EmitInteger, MVT::i32, 14, 
/*62793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*62806*/     /*Scope*/ 18, /*->62825*/
/*62807*/       OPC_CheckPatternPredicate, 15, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62809*/       OPC_EmitInteger, MVT::i32, 14, 
/*62812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*62825*/     /*Scope*/ 18, /*->62844*/
/*62826*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62828*/       OPC_EmitInteger, MVT::i32, 14, 
/*62831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62834*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*62844*/     0, /*End of Scope*/
/*62845*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::THREAD_POINTER),// ->62872
/*62848*/     OPC_CheckType, MVT::i32,
/*62850*/     OPC_Scope, 9, /*->62861*/ // 2 children in Scope
/*62852*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62854*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*62861*/     /*Scope*/ 9, /*->62871*/
/*62862*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*62864*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*62871*/     0, /*End of Scope*/
/*62872*/   /*SwitchOpcode*/ 48, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->62923
/*62875*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*62876*/     OPC_RecordChild1, // #1 = $src
/*62877*/     OPC_CheckChild1Type, MVT::i32,
/*62879*/     OPC_RecordChild2, // #2 = $scratch
/*62880*/     OPC_CheckChild2Type, MVT::i32,
/*62882*/     OPC_Scope, 12, /*->62896*/ // 3 children in Scope
/*62884*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62886*/       OPC_EmitMergeInputChains1_0,
/*62887*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*62896*/     /*Scope*/ 12, /*->62909*/
/*62897*/       OPC_CheckPatternPredicate, 66, // (!Subtarget->isTargetWindows()) && (Subtarget->isThumb())
/*62899*/       OPC_EmitMergeInputChains1_0,
/*62900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*62909*/     /*Scope*/ 12, /*->62922*/
/*62910*/       OPC_CheckPatternPredicate, 67, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*62912*/       OPC_EmitMergeInputChains1_0,
/*62913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_WIN_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_WIN_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*62922*/     0, /*End of Scope*/
/*62923*/   /*SwitchOpcode*/ 42, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->62968
/*62926*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*62927*/     OPC_RecordChild1, // #1 = $zero
/*62928*/     OPC_CheckChild1Type, MVT::i32,
/*62930*/     OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*62932*/     OPC_EmitMergeInputChains1_0,
/*62933*/     OPC_EmitInteger, MVT::i32, 15, 
/*62936*/     OPC_EmitInteger, MVT::i32, 0, 
/*62939*/     OPC_EmitInteger, MVT::i32, 7, 
/*62942*/     OPC_EmitInteger, MVT::i32, 10, 
/*62945*/     OPC_EmitInteger, MVT::i32, 5, 
/*62948*/     OPC_EmitInteger, MVT::i32, 14, 
/*62951*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62954*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*62968*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::ADDE),// ->62999
/*62971*/     OPC_CaptureGlueInput,
/*62972*/     OPC_RecordChild0, // #0 = $Rn
/*62973*/     OPC_RecordChild1, // #1 = $Rm
/*62974*/     OPC_CheckType, MVT::i32,
/*62976*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62978*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*62981*/     OPC_EmitInteger, MVT::i32, 14, 
/*62984*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62987*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*62999*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::SUBE),// ->63030
/*63002*/     OPC_CaptureGlueInput,
/*63003*/     OPC_RecordChild0, // #0 = $Rn
/*63004*/     OPC_RecordChild1, // #1 = $Rm
/*63005*/     OPC_CheckType, MVT::i32,
/*63007*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63009*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*63012*/     OPC_EmitInteger, MVT::i32, 14, 
/*63015*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63018*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*63030*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBC),// ->63060
/*63033*/     OPC_RecordChild0, // #0 = $lhs
/*63034*/     OPC_RecordChild1, // #1 = $rhs
/*63035*/     OPC_CheckType, MVT::i32,
/*63037*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63039*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*63042*/     OPC_EmitInteger, MVT::i32, 14, 
/*63045*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63048*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*63060*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::CMPFP),// ->63110
/*63063*/     OPC_RecordChild0, // #0 = $Dd
/*63064*/     OPC_Scope, 21, /*->63087*/ // 2 children in Scope
/*63066*/       OPC_CheckChild0Type, MVT::f64,
/*63068*/       OPC_RecordChild1, // #1 = $Dm
/*63069*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63071*/       OPC_EmitInteger, MVT::i32, 14, 
/*63074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63077*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*63087*/     /*Scope*/ 21, /*->63109*/
/*63088*/       OPC_CheckChild0Type, MVT::f32,
/*63090*/       OPC_RecordChild1, // #1 = $Sm
/*63091*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63093*/       OPC_EmitInteger, MVT::i32, 14, 
/*63096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*63109*/     0, /*End of Scope*/
/*63110*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::CMPFPw0),// ->63156
/*63113*/     OPC_RecordChild0, // #0 = $Dd
/*63114*/     OPC_Scope, 19, /*->63135*/ // 2 children in Scope
/*63116*/       OPC_CheckChild0Type, MVT::f64,
/*63118*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63120*/       OPC_EmitInteger, MVT::i32, 14, 
/*63123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*63135*/     /*Scope*/ 19, /*->63155*/
/*63136*/       OPC_CheckChild0Type, MVT::f32,
/*63138*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63140*/       OPC_EmitInteger, MVT::i32, 14, 
/*63143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*63155*/     0, /*End of Scope*/
/*63156*/   /*SwitchOpcode*/ 72|128,13/*1736*/, TARGET_VAL(ISD::BITCAST),// ->64896
/*63160*/     OPC_Scope, 23, /*->63185*/ // 3 children in Scope
/*63162*/       OPC_RecordChild0, // #0 = $Sn
/*63163*/       OPC_CheckChild0Type, MVT::f32,
/*63165*/       OPC_CheckType, MVT::i32,
/*63167*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*63169*/       OPC_EmitInteger, MVT::i32, 14, 
/*63172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*63185*/     /*Scope*/ 34, /*->63220*/
/*63186*/       OPC_MoveChild, 0,
/*63188*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*63191*/       OPC_RecordChild0, // #0 = $src
/*63192*/       OPC_CheckChild0Type, MVT::v2i32,
/*63194*/       OPC_RecordChild1, // #1 = $lane
/*63195*/       OPC_MoveChild, 1,
/*63197*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63200*/       OPC_MoveParent,
/*63201*/       OPC_CheckType, MVT::i32,
/*63203*/       OPC_MoveParent,
/*63204*/       OPC_CheckType, MVT::f32,
/*63206*/       OPC_EmitConvertToTarget, 1,
/*63208*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63211*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*63220*/     /*Scope*/ 9|128,13/*1673*/, /*->64895*/
/*63222*/       OPC_RecordChild0, // #0 = $src
/*63223*/       OPC_Scope, 125, /*->63350*/ // 13 children in Scope
/*63225*/         OPC_CheckChild0Type, MVT::v1i64,
/*63227*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->63233
/*63230*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*63233*/         /*SwitchType*/ 27, MVT::v2i32,// ->63262
/*63235*/           OPC_Scope, 5, /*->63242*/ // 2 children in Scope
/*63237*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63239*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*63242*/           /*Scope*/ 18, /*->63261*/
/*63243*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63245*/             OPC_EmitInteger, MVT::i32, 14, 
/*63248*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63251*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*63261*/           0, /*End of Scope*/
/*63262*/         /*SwitchType*/ 27, MVT::v4i16,// ->63291
/*63264*/           OPC_Scope, 5, /*->63271*/ // 2 children in Scope
/*63266*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63268*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*63271*/           /*Scope*/ 18, /*->63290*/
/*63272*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63274*/             OPC_EmitInteger, MVT::i32, 14, 
/*63277*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63280*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*63290*/           0, /*End of Scope*/
/*63291*/         /*SwitchType*/ 27, MVT::v8i8,// ->63320
/*63293*/           OPC_Scope, 5, /*->63300*/ // 2 children in Scope
/*63295*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63297*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*63300*/           /*Scope*/ 18, /*->63319*/
/*63301*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63303*/             OPC_EmitInteger, MVT::i32, 14, 
/*63306*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63309*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*63319*/           0, /*End of Scope*/
/*63320*/         /*SwitchType*/ 27, MVT::v2f32,// ->63349
/*63322*/           OPC_Scope, 5, /*->63329*/ // 2 children in Scope
/*63324*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63326*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*63329*/           /*Scope*/ 18, /*->63348*/
/*63330*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63332*/             OPC_EmitInteger, MVT::i32, 14, 
/*63335*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63338*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*63348*/           0, /*End of Scope*/
/*63349*/         0, // EndSwitchType
/*63350*/       /*Scope*/ 125, /*->63476*/
/*63351*/         OPC_CheckChild0Type, MVT::v2i32,
/*63353*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->63383
/*63356*/           OPC_Scope, 5, /*->63363*/ // 2 children in Scope
/*63358*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63360*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*63363*/           /*Scope*/ 18, /*->63382*/
/*63364*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63366*/             OPC_EmitInteger, MVT::i32, 14, 
/*63369*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63372*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*63382*/           0, /*End of Scope*/
/*63383*/         /*SwitchType*/ 27, MVT::v1i64,// ->63412
/*63385*/           OPC_Scope, 5, /*->63392*/ // 2 children in Scope
/*63387*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63389*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*63392*/           /*Scope*/ 18, /*->63411*/
/*63393*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63395*/             OPC_EmitInteger, MVT::i32, 14, 
/*63398*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63401*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*63411*/           0, /*End of Scope*/
/*63412*/         /*SwitchType*/ 27, MVT::v4i16,// ->63441
/*63414*/           OPC_Scope, 5, /*->63421*/ // 2 children in Scope
/*63416*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63418*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*63421*/           /*Scope*/ 18, /*->63440*/
/*63422*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63424*/             OPC_EmitInteger, MVT::i32, 14, 
/*63427*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63430*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*63440*/           0, /*End of Scope*/
/*63441*/         /*SwitchType*/ 27, MVT::v8i8,// ->63470
/*63443*/           OPC_Scope, 5, /*->63450*/ // 2 children in Scope
/*63445*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63447*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*63450*/           /*Scope*/ 18, /*->63469*/
/*63451*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63453*/             OPC_EmitInteger, MVT::i32, 14, 
/*63456*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63459*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*63469*/           0, /*End of Scope*/
/*63470*/         /*SwitchType*/ 3, MVT::v2f32,// ->63475
/*63472*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*63475*/         0, // EndSwitchType
/*63476*/       /*Scope*/ 21|128,1/*149*/, /*->63627*/
/*63478*/         OPC_CheckChild0Type, MVT::v4i16,
/*63480*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->63510
/*63483*/           OPC_Scope, 5, /*->63490*/ // 2 children in Scope
/*63485*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63487*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*63490*/           /*Scope*/ 18, /*->63509*/
/*63491*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63493*/             OPC_EmitInteger, MVT::i32, 14, 
/*63496*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63499*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*63509*/           0, /*End of Scope*/
/*63510*/         /*SwitchType*/ 27, MVT::v1i64,// ->63539
/*63512*/           OPC_Scope, 5, /*->63519*/ // 2 children in Scope
/*63514*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63516*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*63519*/           /*Scope*/ 18, /*->63538*/
/*63520*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63522*/             OPC_EmitInteger, MVT::i32, 14, 
/*63525*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63528*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*63538*/           0, /*End of Scope*/
/*63539*/         /*SwitchType*/ 27, MVT::v2i32,// ->63568
/*63541*/           OPC_Scope, 5, /*->63548*/ // 2 children in Scope
/*63543*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63545*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*63548*/           /*Scope*/ 18, /*->63567*/
/*63549*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63551*/             OPC_EmitInteger, MVT::i32, 14, 
/*63554*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63557*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*63567*/           0, /*End of Scope*/
/*63568*/         /*SwitchType*/ 27, MVT::v8i8,// ->63597
/*63570*/           OPC_Scope, 5, /*->63577*/ // 2 children in Scope
/*63572*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63574*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*63577*/           /*Scope*/ 18, /*->63596*/
/*63578*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63580*/             OPC_EmitInteger, MVT::i32, 14, 
/*63583*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63586*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*63596*/           0, /*End of Scope*/
/*63597*/         /*SwitchType*/ 27, MVT::v2f32,// ->63626
/*63599*/           OPC_Scope, 5, /*->63606*/ // 2 children in Scope
/*63601*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63603*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*63606*/           /*Scope*/ 18, /*->63625*/
/*63607*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63609*/             OPC_EmitInteger, MVT::i32, 14, 
/*63612*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63615*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*63625*/           0, /*End of Scope*/
/*63626*/         0, // EndSwitchType
/*63627*/       /*Scope*/ 21|128,1/*149*/, /*->63778*/
/*63629*/         OPC_CheckChild0Type, MVT::v8i8,
/*63631*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->63661
/*63634*/           OPC_Scope, 5, /*->63641*/ // 2 children in Scope
/*63636*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63638*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*63641*/           /*Scope*/ 18, /*->63660*/
/*63642*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63644*/             OPC_EmitInteger, MVT::i32, 14, 
/*63647*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63650*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*63660*/           0, /*End of Scope*/
/*63661*/         /*SwitchType*/ 27, MVT::v1i64,// ->63690
/*63663*/           OPC_Scope, 5, /*->63670*/ // 2 children in Scope
/*63665*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63667*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*63670*/           /*Scope*/ 18, /*->63689*/
/*63671*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63673*/             OPC_EmitInteger, MVT::i32, 14, 
/*63676*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63679*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*63689*/           0, /*End of Scope*/
/*63690*/         /*SwitchType*/ 27, MVT::v2i32,// ->63719
/*63692*/           OPC_Scope, 5, /*->63699*/ // 2 children in Scope
/*63694*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63696*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*63699*/           /*Scope*/ 18, /*->63718*/
/*63700*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63702*/             OPC_EmitInteger, MVT::i32, 14, 
/*63705*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63708*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*63718*/           0, /*End of Scope*/
/*63719*/         /*SwitchType*/ 27, MVT::v4i16,// ->63748
/*63721*/           OPC_Scope, 5, /*->63728*/ // 2 children in Scope
/*63723*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63725*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*63728*/           /*Scope*/ 18, /*->63747*/
/*63729*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63731*/             OPC_EmitInteger, MVT::i32, 14, 
/*63734*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63737*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*63747*/           0, /*End of Scope*/
/*63748*/         /*SwitchType*/ 27, MVT::v2f32,// ->63777
/*63750*/           OPC_Scope, 5, /*->63757*/ // 2 children in Scope
/*63752*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63754*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*63757*/           /*Scope*/ 18, /*->63776*/
/*63758*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63760*/             OPC_EmitInteger, MVT::i32, 14, 
/*63763*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63766*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*63776*/           0, /*End of Scope*/
/*63777*/         0, // EndSwitchType
/*63778*/       /*Scope*/ 125, /*->63904*/
/*63779*/         OPC_CheckChild0Type, MVT::v2f32,
/*63781*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->63811
/*63784*/           OPC_Scope, 5, /*->63791*/ // 2 children in Scope
/*63786*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63788*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*63791*/           /*Scope*/ 18, /*->63810*/
/*63792*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63794*/             OPC_EmitInteger, MVT::i32, 14, 
/*63797*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63800*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*63810*/           0, /*End of Scope*/
/*63811*/         /*SwitchType*/ 27, MVT::v1i64,// ->63840
/*63813*/           OPC_Scope, 5, /*->63820*/ // 2 children in Scope
/*63815*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63817*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*63820*/           /*Scope*/ 18, /*->63839*/
/*63821*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63823*/             OPC_EmitInteger, MVT::i32, 14, 
/*63826*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63829*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*63839*/           0, /*End of Scope*/
/*63840*/         /*SwitchType*/ 3, MVT::v2i32,// ->63845
/*63842*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*63845*/         /*SwitchType*/ 27, MVT::v4i16,// ->63874
/*63847*/           OPC_Scope, 5, /*->63854*/ // 2 children in Scope
/*63849*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63851*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*63854*/           /*Scope*/ 18, /*->63873*/
/*63855*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63857*/             OPC_EmitInteger, MVT::i32, 14, 
/*63860*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63863*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*63873*/           0, /*End of Scope*/
/*63874*/         /*SwitchType*/ 27, MVT::v8i8,// ->63903
/*63876*/           OPC_Scope, 5, /*->63883*/ // 2 children in Scope
/*63878*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63880*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*63883*/           /*Scope*/ 18, /*->63902*/
/*63884*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63886*/             OPC_EmitInteger, MVT::i32, 14, 
/*63889*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63892*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*63902*/           0, /*End of Scope*/
/*63903*/         0, // EndSwitchType
/*63904*/       /*Scope*/ 57, /*->63962*/
/*63905*/         OPC_CheckChild0Type, MVT::i32,
/*63907*/         OPC_CheckType, MVT::f32,
/*63909*/         OPC_Scope, 18, /*->63929*/ // 2 children in Scope
/*63911*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*63913*/           OPC_EmitInteger, MVT::i32, 14, 
/*63916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63919*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*63929*/         /*Scope*/ 31, /*->63961*/
/*63930*/           OPC_CheckPatternPredicate, 69, // (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON())
/*63932*/           OPC_EmitInteger, MVT::i32, 14, 
/*63935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63938*/           OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*63949*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63952*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*63961*/         0, /*End of Scope*/
/*63962*/       /*Scope*/ 125, /*->64088*/
/*63963*/         OPC_CheckChild0Type, MVT::f64,
/*63965*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->63971
/*63968*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*63971*/         /*SwitchType*/ 27, MVT::v2i32,// ->64000
/*63973*/           OPC_Scope, 5, /*->63980*/ // 2 children in Scope
/*63975*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*63977*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*63980*/           /*Scope*/ 18, /*->63999*/
/*63981*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*63983*/             OPC_EmitInteger, MVT::i32, 14, 
/*63986*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63989*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*63999*/           0, /*End of Scope*/
/*64000*/         /*SwitchType*/ 27, MVT::v4i16,// ->64029
/*64002*/           OPC_Scope, 5, /*->64009*/ // 2 children in Scope
/*64004*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64006*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*64009*/           /*Scope*/ 18, /*->64028*/
/*64010*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64012*/             OPC_EmitInteger, MVT::i32, 14, 
/*64015*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64018*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*64028*/           0, /*End of Scope*/
/*64029*/         /*SwitchType*/ 27, MVT::v8i8,// ->64058
/*64031*/           OPC_Scope, 5, /*->64038*/ // 2 children in Scope
/*64033*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64035*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*64038*/           /*Scope*/ 18, /*->64057*/
/*64039*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64041*/             OPC_EmitInteger, MVT::i32, 14, 
/*64044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64047*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*64057*/           0, /*End of Scope*/
/*64058*/         /*SwitchType*/ 27, MVT::v2f32,// ->64087
/*64060*/           OPC_Scope, 5, /*->64067*/ // 2 children in Scope
/*64062*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64064*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*64067*/           /*Scope*/ 18, /*->64086*/
/*64068*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64070*/             OPC_EmitInteger, MVT::i32, 14, 
/*64073*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64076*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*64086*/           0, /*End of Scope*/
/*64087*/         0, // EndSwitchType
/*64088*/       /*Scope*/ 125, /*->64214*/
/*64089*/         OPC_CheckChild0Type, MVT::v4i32,
/*64091*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->64121
/*64094*/           OPC_Scope, 5, /*->64101*/ // 2 children in Scope
/*64096*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64098*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*64101*/           /*Scope*/ 18, /*->64120*/
/*64102*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64104*/             OPC_EmitInteger, MVT::i32, 14, 
/*64107*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64110*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*64120*/           0, /*End of Scope*/
/*64121*/         /*SwitchType*/ 27, MVT::v8i16,// ->64150
/*64123*/           OPC_Scope, 5, /*->64130*/ // 2 children in Scope
/*64125*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64127*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*64130*/           /*Scope*/ 18, /*->64149*/
/*64131*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64133*/             OPC_EmitInteger, MVT::i32, 14, 
/*64136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64139*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*64149*/           0, /*End of Scope*/
/*64150*/         /*SwitchType*/ 27, MVT::v16i8,// ->64179
/*64152*/           OPC_Scope, 5, /*->64159*/ // 2 children in Scope
/*64154*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64156*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*64159*/           /*Scope*/ 18, /*->64178*/
/*64160*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64162*/             OPC_EmitInteger, MVT::i32, 14, 
/*64165*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64168*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*64178*/           0, /*End of Scope*/
/*64179*/         /*SwitchType*/ 3, MVT::v4f32,// ->64184
/*64181*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*64184*/         /*SwitchType*/ 27, MVT::v2f64,// ->64213
/*64186*/           OPC_Scope, 5, /*->64193*/ // 2 children in Scope
/*64188*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64190*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*64193*/           /*Scope*/ 18, /*->64212*/
/*64194*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64196*/             OPC_EmitInteger, MVT::i32, 14, 
/*64199*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64202*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*64212*/           0, /*End of Scope*/
/*64213*/         0, // EndSwitchType
/*64214*/       /*Scope*/ 21|128,1/*149*/, /*->64365*/
/*64216*/         OPC_CheckChild0Type, MVT::v8i16,
/*64218*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->64248
/*64221*/           OPC_Scope, 5, /*->64228*/ // 2 children in Scope
/*64223*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64225*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*64228*/           /*Scope*/ 18, /*->64247*/
/*64229*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64231*/             OPC_EmitInteger, MVT::i32, 14, 
/*64234*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64237*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*64247*/           0, /*End of Scope*/
/*64248*/         /*SwitchType*/ 27, MVT::v4i32,// ->64277
/*64250*/           OPC_Scope, 5, /*->64257*/ // 2 children in Scope
/*64252*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64254*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*64257*/           /*Scope*/ 18, /*->64276*/
/*64258*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64260*/             OPC_EmitInteger, MVT::i32, 14, 
/*64263*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64266*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*64276*/           0, /*End of Scope*/
/*64277*/         /*SwitchType*/ 27, MVT::v16i8,// ->64306
/*64279*/           OPC_Scope, 5, /*->64286*/ // 2 children in Scope
/*64281*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64283*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*64286*/           /*Scope*/ 18, /*->64305*/
/*64287*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64289*/             OPC_EmitInteger, MVT::i32, 14, 
/*64292*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64295*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*64305*/           0, /*End of Scope*/
/*64306*/         /*SwitchType*/ 27, MVT::v4f32,// ->64335
/*64308*/           OPC_Scope, 5, /*->64315*/ // 2 children in Scope
/*64310*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64312*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*64315*/           /*Scope*/ 18, /*->64334*/
/*64316*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64318*/             OPC_EmitInteger, MVT::i32, 14, 
/*64321*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64324*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*64334*/           0, /*End of Scope*/
/*64335*/         /*SwitchType*/ 27, MVT::v2f64,// ->64364
/*64337*/           OPC_Scope, 5, /*->64344*/ // 2 children in Scope
/*64339*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64341*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*64344*/           /*Scope*/ 18, /*->64363*/
/*64345*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64347*/             OPC_EmitInteger, MVT::i32, 14, 
/*64350*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64353*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*64363*/           0, /*End of Scope*/
/*64364*/         0, // EndSwitchType
/*64365*/       /*Scope*/ 21|128,1/*149*/, /*->64516*/
/*64367*/         OPC_CheckChild0Type, MVT::v16i8,
/*64369*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->64399
/*64372*/           OPC_Scope, 5, /*->64379*/ // 2 children in Scope
/*64374*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64376*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*64379*/           /*Scope*/ 18, /*->64398*/
/*64380*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64382*/             OPC_EmitInteger, MVT::i32, 14, 
/*64385*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64388*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*64398*/           0, /*End of Scope*/
/*64399*/         /*SwitchType*/ 27, MVT::v4i32,// ->64428
/*64401*/           OPC_Scope, 5, /*->64408*/ // 2 children in Scope
/*64403*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64405*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*64408*/           /*Scope*/ 18, /*->64427*/
/*64409*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64411*/             OPC_EmitInteger, MVT::i32, 14, 
/*64414*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64417*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*64427*/           0, /*End of Scope*/
/*64428*/         /*SwitchType*/ 27, MVT::v8i16,// ->64457
/*64430*/           OPC_Scope, 5, /*->64437*/ // 2 children in Scope
/*64432*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64434*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*64437*/           /*Scope*/ 18, /*->64456*/
/*64438*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64440*/             OPC_EmitInteger, MVT::i32, 14, 
/*64443*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64446*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*64456*/           0, /*End of Scope*/
/*64457*/         /*SwitchType*/ 27, MVT::v4f32,// ->64486
/*64459*/           OPC_Scope, 5, /*->64466*/ // 2 children in Scope
/*64461*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64463*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*64466*/           /*Scope*/ 18, /*->64485*/
/*64467*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64469*/             OPC_EmitInteger, MVT::i32, 14, 
/*64472*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64475*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*64485*/           0, /*End of Scope*/
/*64486*/         /*SwitchType*/ 27, MVT::v2f64,// ->64515
/*64488*/           OPC_Scope, 5, /*->64495*/ // 2 children in Scope
/*64490*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64492*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*64495*/           /*Scope*/ 18, /*->64514*/
/*64496*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64498*/             OPC_EmitInteger, MVT::i32, 14, 
/*64501*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64504*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*64514*/           0, /*End of Scope*/
/*64515*/         0, // EndSwitchType
/*64516*/       /*Scope*/ 125, /*->64642*/
/*64517*/         OPC_CheckChild0Type, MVT::v2f64,
/*64519*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->64525
/*64522*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*64525*/         /*SwitchType*/ 27, MVT::v4i32,// ->64554
/*64527*/           OPC_Scope, 5, /*->64534*/ // 2 children in Scope
/*64529*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64531*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*64534*/           /*Scope*/ 18, /*->64553*/
/*64535*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64537*/             OPC_EmitInteger, MVT::i32, 14, 
/*64540*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64543*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*64553*/           0, /*End of Scope*/
/*64554*/         /*SwitchType*/ 27, MVT::v8i16,// ->64583
/*64556*/           OPC_Scope, 5, /*->64563*/ // 2 children in Scope
/*64558*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64560*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*64563*/           /*Scope*/ 18, /*->64582*/
/*64564*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64566*/             OPC_EmitInteger, MVT::i32, 14, 
/*64569*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64572*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*64582*/           0, /*End of Scope*/
/*64583*/         /*SwitchType*/ 27, MVT::v16i8,// ->64612
/*64585*/           OPC_Scope, 5, /*->64592*/ // 2 children in Scope
/*64587*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64589*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*64592*/           /*Scope*/ 18, /*->64611*/
/*64593*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64595*/             OPC_EmitInteger, MVT::i32, 14, 
/*64598*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64601*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*64611*/           0, /*End of Scope*/
/*64612*/         /*SwitchType*/ 27, MVT::v4f32,// ->64641
/*64614*/           OPC_Scope, 5, /*->64621*/ // 2 children in Scope
/*64616*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64618*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*64621*/           /*Scope*/ 18, /*->64640*/
/*64622*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64624*/             OPC_EmitInteger, MVT::i32, 14, 
/*64627*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64630*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*64640*/           0, /*End of Scope*/
/*64641*/         0, // EndSwitchType
/*64642*/       /*Scope*/ 125, /*->64768*/
/*64643*/         OPC_CheckChild0Type, MVT::v4f32,
/*64645*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->64675
/*64648*/           OPC_Scope, 5, /*->64655*/ // 2 children in Scope
/*64650*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64652*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*64655*/           /*Scope*/ 18, /*->64674*/
/*64656*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64658*/             OPC_EmitInteger, MVT::i32, 14, 
/*64661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64664*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*64674*/           0, /*End of Scope*/
/*64675*/         /*SwitchType*/ 3, MVT::v4i32,// ->64680
/*64677*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*64680*/         /*SwitchType*/ 27, MVT::v8i16,// ->64709
/*64682*/           OPC_Scope, 5, /*->64689*/ // 2 children in Scope
/*64684*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64686*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*64689*/           /*Scope*/ 18, /*->64708*/
/*64690*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64692*/             OPC_EmitInteger, MVT::i32, 14, 
/*64695*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64698*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*64708*/           0, /*End of Scope*/
/*64709*/         /*SwitchType*/ 27, MVT::v16i8,// ->64738
/*64711*/           OPC_Scope, 5, /*->64718*/ // 2 children in Scope
/*64713*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64715*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*64718*/           /*Scope*/ 18, /*->64737*/
/*64719*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64721*/             OPC_EmitInteger, MVT::i32, 14, 
/*64724*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64727*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*64737*/           0, /*End of Scope*/
/*64738*/         /*SwitchType*/ 27, MVT::v2f64,// ->64767
/*64740*/           OPC_Scope, 5, /*->64747*/ // 2 children in Scope
/*64742*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64744*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*64747*/           /*Scope*/ 18, /*->64766*/
/*64748*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64750*/             OPC_EmitInteger, MVT::i32, 14, 
/*64753*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64756*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*64766*/           0, /*End of Scope*/
/*64767*/         0, // EndSwitchType
/*64768*/       /*Scope*/ 125, /*->64894*/
/*64769*/         OPC_CheckChild0Type, MVT::v2i64,
/*64771*/         OPC_SwitchType /*5 cases */, 27, MVT::v4i32,// ->64801
/*64774*/           OPC_Scope, 5, /*->64781*/ // 2 children in Scope
/*64776*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64778*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*64781*/           /*Scope*/ 18, /*->64800*/
/*64782*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64784*/             OPC_EmitInteger, MVT::i32, 14, 
/*64787*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64790*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*64800*/           0, /*End of Scope*/
/*64801*/         /*SwitchType*/ 27, MVT::v8i16,// ->64830
/*64803*/           OPC_Scope, 5, /*->64810*/ // 2 children in Scope
/*64805*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64807*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*64810*/           /*Scope*/ 18, /*->64829*/
/*64811*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64813*/             OPC_EmitInteger, MVT::i32, 14, 
/*64816*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64819*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*64829*/           0, /*End of Scope*/
/*64830*/         /*SwitchType*/ 27, MVT::v16i8,// ->64859
/*64832*/           OPC_Scope, 5, /*->64839*/ // 2 children in Scope
/*64834*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64836*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*64839*/           /*Scope*/ 18, /*->64858*/
/*64840*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64842*/             OPC_EmitInteger, MVT::i32, 14, 
/*64845*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64848*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*64858*/           0, /*End of Scope*/
/*64859*/         /*SwitchType*/ 27, MVT::v4f32,// ->64888
/*64861*/           OPC_Scope, 5, /*->64868*/ // 2 children in Scope
/*64863*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*64865*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*64868*/           /*Scope*/ 18, /*->64887*/
/*64869*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*64871*/             OPC_EmitInteger, MVT::i32, 14, 
/*64874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64877*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*64887*/           0, /*End of Scope*/
/*64888*/         /*SwitchType*/ 3, MVT::v2f64,// ->64893
/*64890*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*64893*/         0, // EndSwitchType
/*64894*/       0, /*End of Scope*/
/*64895*/     0, /*End of Scope*/
/*64896*/   /*SwitchOpcode*/ 18, TARGET_VAL(ARMISD::FMSTAT),// ->64917
/*64899*/     OPC_CaptureGlueInput,
/*64900*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*64902*/     OPC_EmitInteger, MVT::i32, 14, 
/*64905*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64908*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*64917*/   /*SwitchOpcode*/ 67, TARGET_VAL(ISD::FP_TO_FP16),// ->64987
/*64920*/     OPC_RecordChild0, // #0 = $a
/*64921*/     OPC_CheckType, MVT::i32,
/*64923*/     OPC_Scope, 30, /*->64955*/ // 2 children in Scope
/*64925*/       OPC_CheckChild0Type, MVT::f32,
/*64927*/       OPC_EmitInteger, MVT::i32, 14, 
/*64930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64933*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*64943*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*64946*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*64955*/     /*Scope*/ 30, /*->64986*/
/*64956*/       OPC_CheckChild0Type, MVT::f64,
/*64958*/       OPC_EmitInteger, MVT::i32, 14, 
/*64961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64964*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBDH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*64974*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*64977*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*64986*/     0, /*End of Scope*/
/*64987*/   /*SwitchOpcode*/ 9, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->64999
/*64990*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*64991*/     OPC_EmitMergeInputChains1_0,
/*64992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*64999*/   /*SwitchOpcode*/ 11, TARGET_VAL(ARMISD::WIN__DBZCHK),// ->65013
/*65002*/     OPC_RecordNode, // #0 = 'win__dbzchk' chained node
/*65003*/     OPC_RecordChild1, // #1 = $divisor
/*65004*/     OPC_EmitMergeInputChains1_0,
/*65005*/     OPC_MorphNodeTo, TARGET_VAL(ARM::WIN__DBZCHK), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (win__dbzchk GPR:i32:$divisor) - Complexity = 3
              // Dst: (WIN__DBZCHK:i32 GPR:i32:$divisor)
/*65013*/   /*SwitchOpcode*/ 76, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->65092
/*65016*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*65017*/     OPC_RecordChild1, // #1 = $src
/*65018*/     OPC_CheckChild1Type, MVT::i32,
/*65020*/     OPC_RecordChild2, // #2 = $val
/*65021*/     OPC_CheckChild2Type, MVT::i32,
/*65023*/     OPC_CheckType, MVT::i32,
/*65025*/     OPC_Scope, 12, /*->65039*/ // 5 children in Scope
/*65027*/       OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (!Subtarget->isThumb())
/*65029*/       OPC_EmitMergeInputChains1_0,
/*65030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*65039*/     /*Scope*/ 12, /*->65052*/
/*65040*/       OPC_CheckPatternPredicate, 71, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*65042*/       OPC_EmitMergeInputChains1_0,
/*65043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*65052*/     /*Scope*/ 12, /*->65065*/
/*65053*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*65055*/       OPC_EmitMergeInputChains1_0,
/*65056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*65065*/     /*Scope*/ 12, /*->65078*/
/*65066*/       OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP2()) && (Subtarget->isThumb2())
/*65068*/       OPC_EmitMergeInputChains1_0,
/*65069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*65078*/     /*Scope*/ 12, /*->65091*/
/*65079*/       OPC_CheckPatternPredicate, 73, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*65081*/       OPC_EmitMergeInputChains1_0,
/*65082*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*65091*/     0, /*End of Scope*/
/*65092*/   /*SwitchOpcode*/ 8, TARGET_VAL(ARMISD::EH_SJLJ_SETUP_DISPATCH),// ->65103
/*65095*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setup_dispatch' chained node
/*65096*/     OPC_EmitMergeInputChains1_0,
/*65097*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setup_dispatch), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMeh_sjlj_setup_dispatch) - Complexity = 3
              // Dst: (Int_eh_sjlj_setup_dispatch)
/*65103*/   /*SwitchOpcode*/ 54|128,3/*438*/, TARGET_VAL(ISD::SINT_TO_FP),// ->65545
/*65107*/     OPC_Scope, 73|128,1/*201*/, /*->65311*/ // 2 children in Scope
/*65110*/       OPC_MoveChild, 0,
/*65112*/       OPC_SwitchOpcode /*2 cases */, 98, TARGET_VAL(ISD::LOAD),// ->65214
/*65116*/         OPC_RecordMemRef,
/*65117*/         OPC_RecordNode, // #0 = 'ld' chained node
/*65118*/         OPC_RecordChild1, // #1 = $a
/*65119*/         OPC_CheckChild1Type, MVT::i32,
/*65121*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*65123*/         OPC_CheckPredicate, 52, // Predicate_load
/*65125*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*65127*/         OPC_CheckType, MVT::i32,
/*65129*/         OPC_MoveParent,
/*65130*/         OPC_SwitchType /*2 cases */, 39, MVT::f64,// ->65172
/*65133*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*65135*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*65138*/           OPC_EmitMergeInputChains1_0,
/*65139*/           OPC_EmitInteger, MVT::i32, 14, 
/*65142*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65145*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*65156*/           OPC_EmitInteger, MVT::i32, 14, 
/*65159*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65162*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*65172*/         /*SwitchType*/ 39, MVT::f32,// ->65213
/*65174*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*65176*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*65179*/           OPC_EmitMergeInputChains1_0,
/*65180*/           OPC_EmitInteger, MVT::i32, 14, 
/*65183*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65186*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*65197*/           OPC_EmitInteger, MVT::i32, 14, 
/*65200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*65213*/         0, // EndSwitchType
/*65214*/       /*SwitchOpcode*/ 93, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->65310
/*65217*/         OPC_RecordChild0, // #0 = $src
/*65218*/         OPC_Scope, 44, /*->65264*/ // 2 children in Scope
/*65220*/           OPC_CheckChild0Type, MVT::v2i32,
/*65222*/           OPC_RecordChild1, // #1 = $lane
/*65223*/           OPC_MoveChild, 1,
/*65225*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65228*/           OPC_MoveParent,
/*65229*/           OPC_MoveParent,
/*65230*/           OPC_CheckType, MVT::f64,
/*65232*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65234*/           OPC_EmitConvertToTarget, 1,
/*65236*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*65239*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*65248*/           OPC_EmitInteger, MVT::i32, 14, 
/*65251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65254*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*65264*/         /*Scope*/ 44, /*->65309*/
/*65265*/           OPC_CheckChild0Type, MVT::v4i32,
/*65267*/           OPC_RecordChild1, // #1 = $lane
/*65268*/           OPC_MoveChild, 1,
/*65270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65273*/           OPC_MoveParent,
/*65274*/           OPC_MoveParent,
/*65275*/           OPC_CheckType, MVT::f64,
/*65277*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65279*/           OPC_EmitConvertToTarget, 1,
/*65281*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*65284*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*65293*/           OPC_EmitInteger, MVT::i32, 14, 
/*65296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65299*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*65309*/         0, /*End of Scope*/
/*65310*/       0, // EndSwitchOpcode
/*65311*/     /*Scope*/ 103|128,1/*231*/, /*->65544*/
/*65313*/       OPC_RecordChild0, // #0 = $a
/*65314*/       OPC_Scope, 6|128,1/*134*/, /*->65451*/ // 5 children in Scope
/*65317*/         OPC_CheckChild0Type, MVT::i32,
/*65319*/         OPC_SwitchType /*2 cases */, 30, MVT::f64,// ->65352
/*65322*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*65324*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*65327*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*65336*/           OPC_EmitInteger, MVT::i32, 14, 
/*65339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*65352*/         /*SwitchType*/ 96, MVT::f32,// ->65450
/*65354*/           OPC_Scope, 30, /*->65386*/ // 2 children in Scope
/*65356*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*65358*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*65361*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*65370*/             OPC_EmitInteger, MVT::i32, 14, 
/*65373*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65376*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*65386*/           /*Scope*/ 62, /*->65449*/
/*65387*/             OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65389*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65396*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*65399*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*65408*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65411*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*65421*/             OPC_EmitInteger, MVT::i32, 14, 
/*65424*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65427*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65437*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65440*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*65449*/           0, /*End of Scope*/
/*65450*/         0, // EndSwitchType
/*65451*/       /*Scope*/ 22, /*->65474*/
/*65452*/         OPC_CheckChild0Type, MVT::v2i32,
/*65454*/         OPC_CheckType, MVT::v2f32,
/*65456*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65458*/         OPC_EmitInteger, MVT::i32, 14, 
/*65461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*65474*/       /*Scope*/ 22, /*->65497*/
/*65475*/         OPC_CheckChild0Type, MVT::v4i32,
/*65477*/         OPC_CheckType, MVT::v4f32,
/*65479*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65481*/         OPC_EmitInteger, MVT::i32, 14, 
/*65484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*65497*/       /*Scope*/ 22, /*->65520*/
/*65498*/         OPC_CheckChild0Type, MVT::v4i16,
/*65500*/         OPC_CheckType, MVT::v4f16,
/*65502*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*65504*/         OPC_EmitInteger, MVT::i32, 14, 
/*65507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2hd), 0,
                      1/*#VTs*/, MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hd:v4f16 DPR:v4i16:$Vm)
/*65520*/       /*Scope*/ 22, /*->65543*/
/*65521*/         OPC_CheckChild0Type, MVT::v8i16,
/*65523*/         OPC_CheckType, MVT::v8f16,
/*65525*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*65527*/         OPC_EmitInteger, MVT::i32, 14, 
/*65530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2hq), 0,
                      1/*#VTs*/, MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hq:v8f16 QPR:v8i16:$Vm)
/*65543*/       0, /*End of Scope*/
/*65544*/     0, /*End of Scope*/
/*65545*/   /*SwitchOpcode*/ 54|128,3/*438*/, TARGET_VAL(ISD::UINT_TO_FP),// ->65987
/*65549*/     OPC_Scope, 73|128,1/*201*/, /*->65753*/ // 2 children in Scope
/*65552*/       OPC_MoveChild, 0,
/*65554*/       OPC_SwitchOpcode /*2 cases */, 98, TARGET_VAL(ISD::LOAD),// ->65656
/*65558*/         OPC_RecordMemRef,
/*65559*/         OPC_RecordNode, // #0 = 'ld' chained node
/*65560*/         OPC_RecordChild1, // #1 = $a
/*65561*/         OPC_CheckChild1Type, MVT::i32,
/*65563*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*65565*/         OPC_CheckPredicate, 52, // Predicate_load
/*65567*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*65569*/         OPC_CheckType, MVT::i32,
/*65571*/         OPC_MoveParent,
/*65572*/         OPC_SwitchType /*2 cases */, 39, MVT::f64,// ->65614
/*65575*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*65577*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*65580*/           OPC_EmitMergeInputChains1_0,
/*65581*/           OPC_EmitInteger, MVT::i32, 14, 
/*65584*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65587*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*65598*/           OPC_EmitInteger, MVT::i32, 14, 
/*65601*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65604*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*65614*/         /*SwitchType*/ 39, MVT::f32,// ->65655
/*65616*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*65618*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*65621*/           OPC_EmitMergeInputChains1_0,
/*65622*/           OPC_EmitInteger, MVT::i32, 14, 
/*65625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65628*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*65639*/           OPC_EmitInteger, MVT::i32, 14, 
/*65642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*65655*/         0, // EndSwitchType
/*65656*/       /*SwitchOpcode*/ 93, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->65752
/*65659*/         OPC_RecordChild0, // #0 = $src
/*65660*/         OPC_Scope, 44, /*->65706*/ // 2 children in Scope
/*65662*/           OPC_CheckChild0Type, MVT::v2i32,
/*65664*/           OPC_RecordChild1, // #1 = $lane
/*65665*/           OPC_MoveChild, 1,
/*65667*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65670*/           OPC_MoveParent,
/*65671*/           OPC_MoveParent,
/*65672*/           OPC_CheckType, MVT::f64,
/*65674*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65676*/           OPC_EmitConvertToTarget, 1,
/*65678*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*65681*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*65690*/           OPC_EmitInteger, MVT::i32, 14, 
/*65693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65696*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*65706*/         /*Scope*/ 44, /*->65751*/
/*65707*/           OPC_CheckChild0Type, MVT::v4i32,
/*65709*/           OPC_RecordChild1, // #1 = $lane
/*65710*/           OPC_MoveChild, 1,
/*65712*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65715*/           OPC_MoveParent,
/*65716*/           OPC_MoveParent,
/*65717*/           OPC_CheckType, MVT::f64,
/*65719*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65721*/           OPC_EmitConvertToTarget, 1,
/*65723*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*65726*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*65735*/           OPC_EmitInteger, MVT::i32, 14, 
/*65738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65741*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*65751*/         0, /*End of Scope*/
/*65752*/       0, // EndSwitchOpcode
/*65753*/     /*Scope*/ 103|128,1/*231*/, /*->65986*/
/*65755*/       OPC_RecordChild0, // #0 = $a
/*65756*/       OPC_Scope, 6|128,1/*134*/, /*->65893*/ // 5 children in Scope
/*65759*/         OPC_CheckChild0Type, MVT::i32,
/*65761*/         OPC_SwitchType /*2 cases */, 30, MVT::f64,// ->65794
/*65764*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*65766*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*65769*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*65778*/           OPC_EmitInteger, MVT::i32, 14, 
/*65781*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65784*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*65794*/         /*SwitchType*/ 96, MVT::f32,// ->65892
/*65796*/           OPC_Scope, 30, /*->65828*/ // 2 children in Scope
/*65798*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*65800*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*65803*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*65812*/             OPC_EmitInteger, MVT::i32, 14, 
/*65815*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65818*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*65828*/           /*Scope*/ 62, /*->65891*/
/*65829*/             OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65831*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65838*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*65841*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*65850*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65853*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*65863*/             OPC_EmitInteger, MVT::i32, 14, 
/*65866*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65869*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65879*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65882*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*65891*/           0, /*End of Scope*/
/*65892*/         0, // EndSwitchType
/*65893*/       /*Scope*/ 22, /*->65916*/
/*65894*/         OPC_CheckChild0Type, MVT::v2i32,
/*65896*/         OPC_CheckType, MVT::v2f32,
/*65898*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65900*/         OPC_EmitInteger, MVT::i32, 14, 
/*65903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*65916*/       /*Scope*/ 22, /*->65939*/
/*65917*/         OPC_CheckChild0Type, MVT::v4i32,
/*65919*/         OPC_CheckType, MVT::v4f32,
/*65921*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65923*/         OPC_EmitInteger, MVT::i32, 14, 
/*65926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65929*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*65939*/       /*Scope*/ 22, /*->65962*/
/*65940*/         OPC_CheckChild0Type, MVT::v4i16,
/*65942*/         OPC_CheckType, MVT::v4f16,
/*65944*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*65946*/         OPC_EmitInteger, MVT::i32, 14, 
/*65949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65952*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2hd), 0,
                      1/*#VTs*/, MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hd:v4f16 DPR:v4i16:$Vm)
/*65962*/       /*Scope*/ 22, /*->65985*/
/*65963*/         OPC_CheckChild0Type, MVT::v8i16,
/*65965*/         OPC_CheckType, MVT::v8f16,
/*65967*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*65969*/         OPC_EmitInteger, MVT::i32, 14, 
/*65972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2hq), 0,
                      1/*#VTs*/, MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hq:v8f16 QPR:v8i16:$Vm)
/*65985*/       0, /*End of Scope*/
/*65986*/     0, /*End of Scope*/
/*65987*/   /*SwitchOpcode*/ 96|128,21/*2784*/, TARGET_VAL(ISD::FADD),// ->68775
/*65991*/     OPC_Scope, 113, /*->66106*/ // 22 children in Scope
/*65993*/       OPC_MoveChild, 0,
/*65995*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65998*/       OPC_MoveChild, 0,
/*66000*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66003*/       OPC_RecordChild0, // #0 = $Dn
/*66004*/       OPC_RecordChild1, // #1 = $Dm
/*66005*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66007*/       OPC_MoveParent,
/*66008*/       OPC_MoveParent,
/*66009*/       OPC_RecordChild1, // #2 = $Ddin
/*66010*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*66012*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->66059
/*66015*/         OPC_Scope, 20, /*->66037*/ // 2 children in Scope
/*66017*/           OPC_CheckPatternPredicate, 74, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66019*/           OPC_EmitInteger, MVT::i32, 14, 
/*66022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66025*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66037*/         /*Scope*/ 20, /*->66058*/
/*66038*/           OPC_CheckPatternPredicate, 75, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66040*/           OPC_EmitInteger, MVT::i32, 14, 
/*66043*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66046*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66058*/         0, /*End of Scope*/
/*66059*/       /*SwitchType*/ 44, MVT::f32,// ->66105
/*66061*/         OPC_Scope, 20, /*->66083*/ // 2 children in Scope
/*66063*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66065*/           OPC_EmitInteger, MVT::i32, 14, 
/*66068*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66071*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66083*/         /*Scope*/ 20, /*->66104*/
/*66084*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66086*/           OPC_EmitInteger, MVT::i32, 14, 
/*66089*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66092*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66104*/         0, /*End of Scope*/
/*66105*/       0, // EndSwitchType
/*66106*/     /*Scope*/ 113, /*->66220*/
/*66107*/       OPC_RecordChild0, // #0 = $Ddin
/*66108*/       OPC_MoveChild, 1,
/*66110*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66113*/       OPC_MoveChild, 0,
/*66115*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66118*/       OPC_RecordChild0, // #1 = $Dn
/*66119*/       OPC_RecordChild1, // #2 = $Dm
/*66120*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66122*/       OPC_MoveParent,
/*66123*/       OPC_MoveParent,
/*66124*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*66126*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->66173
/*66129*/         OPC_Scope, 20, /*->66151*/ // 2 children in Scope
/*66131*/           OPC_CheckPatternPredicate, 74, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66133*/           OPC_EmitInteger, MVT::i32, 14, 
/*66136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66139*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66151*/         /*Scope*/ 20, /*->66172*/
/*66152*/           OPC_CheckPatternPredicate, 75, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66154*/           OPC_EmitInteger, MVT::i32, 14, 
/*66157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66160*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66172*/         0, /*End of Scope*/
/*66173*/       /*SwitchType*/ 44, MVT::f32,// ->66219
/*66175*/         OPC_Scope, 20, /*->66197*/ // 2 children in Scope
/*66177*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66179*/           OPC_EmitInteger, MVT::i32, 14, 
/*66182*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66185*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66197*/         /*Scope*/ 20, /*->66218*/
/*66198*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66200*/           OPC_EmitInteger, MVT::i32, 14, 
/*66203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66206*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66218*/         0, /*End of Scope*/
/*66219*/       0, // EndSwitchType
/*66220*/     /*Scope*/ 59, /*->66280*/
/*66221*/       OPC_MoveChild, 0,
/*66223*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66226*/       OPC_RecordChild0, // #0 = $Dn
/*66227*/       OPC_RecordChild1, // #1 = $Dm
/*66228*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66230*/       OPC_MoveParent,
/*66231*/       OPC_RecordChild1, // #2 = $Ddin
/*66232*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*66234*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66257
/*66237*/         OPC_CheckPatternPredicate, 74, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66239*/         OPC_EmitInteger, MVT::i32, 14, 
/*66242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66257*/       /*SwitchType*/ 20, MVT::f32,// ->66279
/*66259*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66261*/         OPC_EmitInteger, MVT::i32, 14, 
/*66264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66279*/       0, // EndSwitchType
/*66280*/     /*Scope*/ 59, /*->66340*/
/*66281*/       OPC_RecordChild0, // #0 = $dstin
/*66282*/       OPC_MoveChild, 1,
/*66284*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66287*/       OPC_RecordChild0, // #1 = $a
/*66288*/       OPC_RecordChild1, // #2 = $b
/*66289*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66291*/       OPC_MoveParent,
/*66292*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*66294*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66317
/*66297*/         OPC_CheckPatternPredicate, 74, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66299*/         OPC_EmitInteger, MVT::i32, 14, 
/*66302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66317*/       /*SwitchType*/ 20, MVT::f32,// ->66339
/*66319*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66321*/         OPC_EmitInteger, MVT::i32, 14, 
/*66324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66339*/       0, // EndSwitchType
/*66340*/     /*Scope*/ 59, /*->66400*/
/*66341*/       OPC_MoveChild, 0,
/*66343*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66346*/       OPC_RecordChild0, // #0 = $Dn
/*66347*/       OPC_RecordChild1, // #1 = $Dm
/*66348*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66350*/       OPC_MoveParent,
/*66351*/       OPC_RecordChild1, // #2 = $Ddin
/*66352*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*66354*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66377
/*66357*/         OPC_CheckPatternPredicate, 75, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66359*/         OPC_EmitInteger, MVT::i32, 14, 
/*66362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66377*/       /*SwitchType*/ 20, MVT::f32,// ->66399
/*66379*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66381*/         OPC_EmitInteger, MVT::i32, 14, 
/*66384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66399*/       0, // EndSwitchType
/*66400*/     /*Scope*/ 97|128,2/*353*/, /*->66755*/
/*66402*/       OPC_RecordChild0, // #0 = $dstin
/*66403*/       OPC_MoveChild, 1,
/*66405*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66408*/       OPC_RecordChild0, // #1 = $a
/*66409*/       OPC_RecordChild1, // #2 = $b
/*66410*/       OPC_Scope, 51, /*->66463*/ // 2 children in Scope
/*66412*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66414*/         OPC_MoveParent,
/*66415*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*66417*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66440
/*66420*/           OPC_CheckPatternPredicate, 75, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66422*/           OPC_EmitInteger, MVT::i32, 14, 
/*66425*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66428*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66440*/         /*SwitchType*/ 20, MVT::f32,// ->66462
/*66442*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66444*/           OPC_EmitInteger, MVT::i32, 14, 
/*66447*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66450*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66462*/         0, // EndSwitchType
/*66463*/       /*Scope*/ 33|128,2/*289*/, /*->66754*/
/*66465*/         OPC_MoveParent,
/*66466*/         OPC_CheckType, MVT::f32,
/*66468*/         OPC_Scope, 12|128,1/*140*/, /*->66611*/ // 2 children in Scope
/*66471*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66473*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66480*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66483*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66492*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66495*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66505*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66512*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66515*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66524*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66527*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66537*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66544*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66547*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66556*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66559*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66569*/           OPC_EmitInteger, MVT::i32, 14, 
/*66572*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66575*/           OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66587*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66590*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66599*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66602*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66611*/         /*Scope*/ 12|128,1/*140*/, /*->66753*/
/*66613*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66615*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66622*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66625*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66634*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66637*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66647*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66654*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66657*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66666*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66669*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66679*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66686*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66689*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66698*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66701*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66711*/           OPC_EmitInteger, MVT::i32, 14, 
/*66714*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66717*/           OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66729*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66732*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66741*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66744*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66753*/         0, /*End of Scope*/
/*66754*/       0, /*End of Scope*/
/*66755*/     /*Scope*/ 41|128,2/*297*/, /*->67054*/
/*66757*/       OPC_MoveChild, 0,
/*66759*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66762*/       OPC_RecordChild0, // #0 = $a
/*66763*/       OPC_RecordChild1, // #1 = $b
/*66764*/       OPC_MoveParent,
/*66765*/       OPC_RecordChild1, // #2 = $acc
/*66766*/       OPC_CheckType, MVT::f32,
/*66768*/       OPC_Scope, 12|128,1/*140*/, /*->66911*/ // 2 children in Scope
/*66771*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66773*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66780*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66783*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66792*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66795*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*66805*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66812*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66815*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66824*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66827*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*66837*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66844*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66847*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66856*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66859*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*66869*/         OPC_EmitInteger, MVT::i32, 14, 
/*66872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66875*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66887*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66890*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66899*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66902*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66911*/       /*Scope*/ 12|128,1/*140*/, /*->67053*/
/*66913*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66915*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66922*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66925*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66934*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66937*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*66947*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66954*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66957*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66966*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66969*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*66979*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66986*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66989*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66998*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67001*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*67011*/         OPC_EmitInteger, MVT::i32, 14, 
/*67014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67017*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*67029*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67032*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*67041*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67044*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67053*/       0, /*End of Scope*/
/*67054*/     /*Scope*/ 38|128,2/*294*/, /*->67350*/
/*67056*/       OPC_RecordChild0, // #0 = $Dn
/*67057*/       OPC_Scope, 29|128,1/*157*/, /*->67217*/ // 2 children in Scope
/*67060*/         OPC_RecordChild1, // #1 = $Dm
/*67061*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67083
/*67064*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*67066*/           OPC_EmitInteger, MVT::i32, 14, 
/*67069*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67072*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67083*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->67216
/*67086*/           OPC_Scope, 19, /*->67107*/ // 2 children in Scope
/*67088*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*67090*/             OPC_EmitInteger, MVT::i32, 14, 
/*67093*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67096*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67107*/           /*Scope*/ 107, /*->67215*/
/*67108*/             OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67110*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67117*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67120*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*67129*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67132*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*67142*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*67149*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67152*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*67161*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67164*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*67174*/             OPC_EmitInteger, MVT::i32, 14, 
/*67177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67180*/             OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*67191*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67194*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*67203*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67206*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67215*/           0, /*End of Scope*/
/*67216*/         0, // EndSwitchType
/*67217*/       /*Scope*/ 2|128,1/*130*/, /*->67349*/
/*67219*/         OPC_MoveChild, 1,
/*67221*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67224*/         OPC_Scope, 74, /*->67300*/ // 2 children in Scope
/*67226*/           OPC_RecordChild0, // #1 = $Vn
/*67227*/           OPC_MoveChild, 1,
/*67229*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67232*/           OPC_RecordChild0, // #2 = $Vm
/*67233*/           OPC_CheckChild0Type, MVT::v2f32,
/*67235*/           OPC_RecordChild1, // #3 = $lane
/*67236*/           OPC_MoveChild, 1,
/*67238*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67241*/           OPC_MoveParent,
/*67242*/           OPC_MoveParent,
/*67243*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67245*/           OPC_MoveParent,
/*67246*/           OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*67248*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->67274
/*67251*/             OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67253*/             OPC_EmitConvertToTarget, 3,
/*67255*/             OPC_EmitInteger, MVT::i32, 14, 
/*67258*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67261*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67274*/           /*SwitchType*/ 23, MVT::v4f32,// ->67299
/*67276*/             OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67278*/             OPC_EmitConvertToTarget, 3,
/*67280*/             OPC_EmitInteger, MVT::i32, 14, 
/*67283*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67286*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67299*/           0, // EndSwitchType
/*67300*/         /*Scope*/ 47, /*->67348*/
/*67301*/           OPC_MoveChild, 0,
/*67303*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67306*/           OPC_RecordChild0, // #1 = $Vm
/*67307*/           OPC_CheckChild0Type, MVT::v2f32,
/*67309*/           OPC_RecordChild1, // #2 = $lane
/*67310*/           OPC_MoveChild, 1,
/*67312*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67315*/           OPC_MoveParent,
/*67316*/           OPC_MoveParent,
/*67317*/           OPC_RecordChild1, // #3 = $Vn
/*67318*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67320*/           OPC_MoveParent,
/*67321*/           OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*67323*/           OPC_CheckType, MVT::v2f32,
/*67325*/           OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67327*/           OPC_EmitConvertToTarget, 2,
/*67329*/           OPC_EmitInteger, MVT::i32, 14, 
/*67332*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67335*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67348*/         0, /*End of Scope*/
/*67349*/       0, /*End of Scope*/
/*67350*/     /*Scope*/ 105, /*->67456*/
/*67351*/       OPC_MoveChild, 0,
/*67353*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67356*/       OPC_Scope, 48, /*->67406*/ // 2 children in Scope
/*67358*/         OPC_RecordChild0, // #0 = $Vn
/*67359*/         OPC_MoveChild, 1,
/*67361*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67364*/         OPC_RecordChild0, // #1 = $Vm
/*67365*/         OPC_CheckChild0Type, MVT::v2f32,
/*67367*/         OPC_RecordChild1, // #2 = $lane
/*67368*/         OPC_MoveChild, 1,
/*67370*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67373*/         OPC_MoveParent,
/*67374*/         OPC_MoveParent,
/*67375*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67377*/         OPC_MoveParent,
/*67378*/         OPC_RecordChild1, // #3 = $src1
/*67379*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*67381*/         OPC_CheckType, MVT::v2f32,
/*67383*/         OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67385*/         OPC_EmitConvertToTarget, 2,
/*67387*/         OPC_EmitInteger, MVT::i32, 14, 
/*67390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67406*/       /*Scope*/ 48, /*->67455*/
/*67407*/         OPC_MoveChild, 0,
/*67409*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67412*/         OPC_RecordChild0, // #0 = $Vm
/*67413*/         OPC_CheckChild0Type, MVT::v2f32,
/*67415*/         OPC_RecordChild1, // #1 = $lane
/*67416*/         OPC_MoveChild, 1,
/*67418*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67421*/         OPC_MoveParent,
/*67422*/         OPC_MoveParent,
/*67423*/         OPC_RecordChild1, // #2 = $Vn
/*67424*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67426*/         OPC_MoveParent,
/*67427*/         OPC_RecordChild1, // #3 = $src1
/*67428*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*67430*/         OPC_CheckType, MVT::v2f32,
/*67432*/         OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67434*/         OPC_EmitConvertToTarget, 1,
/*67436*/         OPC_EmitInteger, MVT::i32, 14, 
/*67439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67455*/       0, /*End of Scope*/
/*67456*/     /*Scope*/ 53, /*->67510*/
/*67457*/       OPC_RecordChild0, // #0 = $src1
/*67458*/       OPC_MoveChild, 1,
/*67460*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67463*/       OPC_MoveChild, 0,
/*67465*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67468*/       OPC_RecordChild0, // #1 = $Vm
/*67469*/       OPC_CheckChild0Type, MVT::v2f32,
/*67471*/       OPC_RecordChild1, // #2 = $lane
/*67472*/       OPC_MoveChild, 1,
/*67474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67477*/       OPC_MoveParent,
/*67478*/       OPC_MoveParent,
/*67479*/       OPC_RecordChild1, // #3 = $Vn
/*67480*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67482*/       OPC_MoveParent,
/*67483*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*67485*/       OPC_CheckType, MVT::v4f32,
/*67487*/       OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67489*/       OPC_EmitConvertToTarget, 2,
/*67491*/       OPC_EmitInteger, MVT::i32, 14, 
/*67494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67497*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67510*/     /*Scope*/ 105, /*->67616*/
/*67511*/       OPC_MoveChild, 0,
/*67513*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67516*/       OPC_Scope, 48, /*->67566*/ // 2 children in Scope
/*67518*/         OPC_RecordChild0, // #0 = $Vn
/*67519*/         OPC_MoveChild, 1,
/*67521*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67524*/         OPC_RecordChild0, // #1 = $Vm
/*67525*/         OPC_CheckChild0Type, MVT::v2f32,
/*67527*/         OPC_RecordChild1, // #2 = $lane
/*67528*/         OPC_MoveChild, 1,
/*67530*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67533*/         OPC_MoveParent,
/*67534*/         OPC_MoveParent,
/*67535*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67537*/         OPC_MoveParent,
/*67538*/         OPC_RecordChild1, // #3 = $src1
/*67539*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*67541*/         OPC_CheckType, MVT::v4f32,
/*67543*/         OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67545*/         OPC_EmitConvertToTarget, 2,
/*67547*/         OPC_EmitInteger, MVT::i32, 14, 
/*67550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67566*/       /*Scope*/ 48, /*->67615*/
/*67567*/         OPC_MoveChild, 0,
/*67569*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67572*/         OPC_RecordChild0, // #0 = $Vm
/*67573*/         OPC_CheckChild0Type, MVT::v2f32,
/*67575*/         OPC_RecordChild1, // #1 = $lane
/*67576*/         OPC_MoveChild, 1,
/*67578*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67581*/         OPC_MoveParent,
/*67582*/         OPC_MoveParent,
/*67583*/         OPC_RecordChild1, // #2 = $Vn
/*67584*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67586*/         OPC_MoveParent,
/*67587*/         OPC_RecordChild1, // #3 = $src1
/*67588*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*67590*/         OPC_CheckType, MVT::v4f32,
/*67592*/         OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67594*/         OPC_EmitConvertToTarget, 1,
/*67596*/         OPC_EmitInteger, MVT::i32, 14, 
/*67599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67602*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67615*/       0, /*End of Scope*/
/*67616*/     /*Scope*/ 10|128,1/*138*/, /*->67756*/
/*67618*/       OPC_RecordChild0, // #0 = $src1
/*67619*/       OPC_MoveChild, 1,
/*67621*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67624*/       OPC_Scope, 64, /*->67690*/ // 2 children in Scope
/*67626*/         OPC_RecordChild0, // #1 = $src2
/*67627*/         OPC_MoveChild, 1,
/*67629*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67632*/         OPC_RecordChild0, // #2 = $src3
/*67633*/         OPC_CheckChild0Type, MVT::v4f32,
/*67635*/         OPC_RecordChild1, // #3 = $lane
/*67636*/         OPC_MoveChild, 1,
/*67638*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67641*/         OPC_MoveParent,
/*67642*/         OPC_MoveParent,
/*67643*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67645*/         OPC_MoveParent,
/*67646*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*67648*/         OPC_CheckType, MVT::v4f32,
/*67650*/         OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67652*/         OPC_EmitConvertToTarget, 3,
/*67654*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*67657*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*67666*/         OPC_EmitConvertToTarget, 3,
/*67668*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*67671*/         OPC_EmitInteger, MVT::i32, 14, 
/*67674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67677*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67690*/       /*Scope*/ 64, /*->67755*/
/*67691*/         OPC_MoveChild, 0,
/*67693*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67696*/         OPC_RecordChild0, // #1 = $src3
/*67697*/         OPC_CheckChild0Type, MVT::v4f32,
/*67699*/         OPC_RecordChild1, // #2 = $lane
/*67700*/         OPC_MoveChild, 1,
/*67702*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67705*/         OPC_MoveParent,
/*67706*/         OPC_MoveParent,
/*67707*/         OPC_RecordChild1, // #3 = $src2
/*67708*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67710*/         OPC_MoveParent,
/*67711*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*67713*/         OPC_CheckType, MVT::v4f32,
/*67715*/         OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67717*/         OPC_EmitConvertToTarget, 2,
/*67719*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*67722*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*67731*/         OPC_EmitConvertToTarget, 2,
/*67733*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*67736*/         OPC_EmitInteger, MVT::i32, 14, 
/*67739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67755*/       0, /*End of Scope*/
/*67756*/     /*Scope*/ 11|128,1/*139*/, /*->67897*/
/*67758*/       OPC_MoveChild, 0,
/*67760*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67763*/       OPC_Scope, 65, /*->67830*/ // 2 children in Scope
/*67765*/         OPC_RecordChild0, // #0 = $src2
/*67766*/         OPC_MoveChild, 1,
/*67768*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67771*/         OPC_RecordChild0, // #1 = $src3
/*67772*/         OPC_CheckChild0Type, MVT::v4f32,
/*67774*/         OPC_RecordChild1, // #2 = $lane
/*67775*/         OPC_MoveChild, 1,
/*67777*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67780*/         OPC_MoveParent,
/*67781*/         OPC_MoveParent,
/*67782*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67784*/         OPC_MoveParent,
/*67785*/         OPC_RecordChild1, // #3 = $src1
/*67786*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*67788*/         OPC_CheckType, MVT::v4f32,
/*67790*/         OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67792*/         OPC_EmitConvertToTarget, 2,
/*67794*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*67797*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*67806*/         OPC_EmitConvertToTarget, 2,
/*67808*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*67811*/         OPC_EmitInteger, MVT::i32, 14, 
/*67814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67830*/       /*Scope*/ 65, /*->67896*/
/*67831*/         OPC_MoveChild, 0,
/*67833*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67836*/         OPC_RecordChild0, // #0 = $src3
/*67837*/         OPC_CheckChild0Type, MVT::v4f32,
/*67839*/         OPC_RecordChild1, // #1 = $lane
/*67840*/         OPC_MoveChild, 1,
/*67842*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67845*/         OPC_MoveParent,
/*67846*/         OPC_MoveParent,
/*67847*/         OPC_RecordChild1, // #2 = $src2
/*67848*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67850*/         OPC_MoveParent,
/*67851*/         OPC_RecordChild1, // #3 = $src1
/*67852*/         OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*67854*/         OPC_CheckType, MVT::v4f32,
/*67856*/         OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67858*/         OPC_EmitConvertToTarget, 1,
/*67860*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*67863*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*67872*/         OPC_EmitConvertToTarget, 1,
/*67874*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*67877*/         OPC_EmitInteger, MVT::i32, 14, 
/*67880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67896*/       0, /*End of Scope*/
/*67897*/     /*Scope*/ 123, /*->68021*/
/*67898*/       OPC_RecordChild0, // #0 = $src1
/*67899*/       OPC_MoveChild, 1,
/*67901*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67904*/       OPC_Scope, 70, /*->67976*/ // 2 children in Scope
/*67906*/         OPC_RecordChild0, // #1 = $Vn
/*67907*/         OPC_MoveChild, 1,
/*67909*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67912*/         OPC_RecordChild0, // #2 = $Vm
/*67913*/         OPC_CheckChild0Type, MVT::v4f16,
/*67915*/         OPC_RecordChild1, // #3 = $lane
/*67916*/         OPC_MoveChild, 1,
/*67918*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67921*/         OPC_MoveParent,
/*67922*/         OPC_MoveParent,
/*67923*/         OPC_MoveParent,
/*67924*/         OPC_SwitchType /*2 cases */, 23, MVT::v4f16,// ->67950
/*67927*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67929*/           OPC_EmitConvertToTarget, 3,
/*67931*/           OPC_EmitInteger, MVT::i32, 14, 
/*67934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67937*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslhd), 0,
                        1/*#VTs*/, MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67950*/         /*SwitchType*/ 23, MVT::v8f16,// ->67975
/*67952*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67954*/           OPC_EmitConvertToTarget, 3,
/*67956*/           OPC_EmitInteger, MVT::i32, 14, 
/*67959*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67962*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslhq), 0,
                        1/*#VTs*/, MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67975*/         0, // EndSwitchType
/*67976*/       /*Scope*/ 43, /*->68020*/
/*67977*/         OPC_MoveChild, 0,
/*67979*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67982*/         OPC_RecordChild0, // #1 = $Vm
/*67983*/         OPC_CheckChild0Type, MVT::v4f16,
/*67985*/         OPC_RecordChild1, // #2 = $lane
/*67986*/         OPC_MoveChild, 1,
/*67988*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67991*/         OPC_MoveParent,
/*67992*/         OPC_MoveParent,
/*67993*/         OPC_RecordChild1, // #3 = $Vn
/*67994*/         OPC_MoveParent,
/*67995*/         OPC_CheckType, MVT::v4f16,
/*67997*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67999*/         OPC_EmitConvertToTarget, 2,
/*68001*/         OPC_EmitInteger, MVT::i32, 14, 
/*68004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslhd), 0,
                      1/*#VTs*/, MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68020*/       0, /*End of Scope*/
/*68021*/     /*Scope*/ 97, /*->68119*/
/*68022*/       OPC_MoveChild, 0,
/*68024*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68027*/       OPC_Scope, 44, /*->68073*/ // 2 children in Scope
/*68029*/         OPC_RecordChild0, // #0 = $Vn
/*68030*/         OPC_MoveChild, 1,
/*68032*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68035*/         OPC_RecordChild0, // #1 = $Vm
/*68036*/         OPC_CheckChild0Type, MVT::v4f16,
/*68038*/         OPC_RecordChild1, // #2 = $lane
/*68039*/         OPC_MoveChild, 1,
/*68041*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68044*/         OPC_MoveParent,
/*68045*/         OPC_MoveParent,
/*68046*/         OPC_MoveParent,
/*68047*/         OPC_RecordChild1, // #3 = $src1
/*68048*/         OPC_CheckType, MVT::v4f16,
/*68050*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68052*/         OPC_EmitConvertToTarget, 2,
/*68054*/         OPC_EmitInteger, MVT::i32, 14, 
/*68057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslhd), 0,
                      1/*#VTs*/, MVT::v4f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68073*/       /*Scope*/ 44, /*->68118*/
/*68074*/         OPC_MoveChild, 0,
/*68076*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68079*/         OPC_RecordChild0, // #0 = $Vm
/*68080*/         OPC_CheckChild0Type, MVT::v4f16,
/*68082*/         OPC_RecordChild1, // #1 = $lane
/*68083*/         OPC_MoveChild, 1,
/*68085*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68088*/         OPC_MoveParent,
/*68089*/         OPC_MoveParent,
/*68090*/         OPC_RecordChild1, // #2 = $Vn
/*68091*/         OPC_MoveParent,
/*68092*/         OPC_RecordChild1, // #3 = $src1
/*68093*/         OPC_CheckType, MVT::v4f16,
/*68095*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68097*/         OPC_EmitConvertToTarget, 1,
/*68099*/         OPC_EmitInteger, MVT::i32, 14, 
/*68102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68105*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslhd), 0,
                      1/*#VTs*/, MVT::v4f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68118*/       0, /*End of Scope*/
/*68119*/     /*Scope*/ 49, /*->68169*/
/*68120*/       OPC_RecordChild0, // #0 = $src1
/*68121*/       OPC_MoveChild, 1,
/*68123*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68126*/       OPC_MoveChild, 0,
/*68128*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68131*/       OPC_RecordChild0, // #1 = $Vm
/*68132*/       OPC_CheckChild0Type, MVT::v4f16,
/*68134*/       OPC_RecordChild1, // #2 = $lane
/*68135*/       OPC_MoveChild, 1,
/*68137*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68140*/       OPC_MoveParent,
/*68141*/       OPC_MoveParent,
/*68142*/       OPC_RecordChild1, // #3 = $Vn
/*68143*/       OPC_MoveParent,
/*68144*/       OPC_CheckType, MVT::v8f16,
/*68146*/       OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68148*/       OPC_EmitConvertToTarget, 2,
/*68150*/       OPC_EmitInteger, MVT::i32, 14, 
/*68153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslhq), 0,
                    1/*#VTs*/, MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68169*/     /*Scope*/ 97, /*->68267*/
/*68170*/       OPC_MoveChild, 0,
/*68172*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68175*/       OPC_Scope, 44, /*->68221*/ // 2 children in Scope
/*68177*/         OPC_RecordChild0, // #0 = $Vn
/*68178*/         OPC_MoveChild, 1,
/*68180*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68183*/         OPC_RecordChild0, // #1 = $Vm
/*68184*/         OPC_CheckChild0Type, MVT::v4f16,
/*68186*/         OPC_RecordChild1, // #2 = $lane
/*68187*/         OPC_MoveChild, 1,
/*68189*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68192*/         OPC_MoveParent,
/*68193*/         OPC_MoveParent,
/*68194*/         OPC_MoveParent,
/*68195*/         OPC_RecordChild1, // #3 = $src1
/*68196*/         OPC_CheckType, MVT::v8f16,
/*68198*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68200*/         OPC_EmitConvertToTarget, 2,
/*68202*/         OPC_EmitInteger, MVT::i32, 14, 
/*68205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslhq), 0,
                      1/*#VTs*/, MVT::v8f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68221*/       /*Scope*/ 44, /*->68266*/
/*68222*/         OPC_MoveChild, 0,
/*68224*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68227*/         OPC_RecordChild0, // #0 = $Vm
/*68228*/         OPC_CheckChild0Type, MVT::v4f16,
/*68230*/         OPC_RecordChild1, // #1 = $lane
/*68231*/         OPC_MoveChild, 1,
/*68233*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68236*/         OPC_MoveParent,
/*68237*/         OPC_MoveParent,
/*68238*/         OPC_RecordChild1, // #2 = $Vn
/*68239*/         OPC_MoveParent,
/*68240*/         OPC_RecordChild1, // #3 = $src1
/*68241*/         OPC_CheckType, MVT::v8f16,
/*68243*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68245*/         OPC_EmitConvertToTarget, 1,
/*68247*/         OPC_EmitInteger, MVT::i32, 14, 
/*68250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslhq), 0,
                      1/*#VTs*/, MVT::v8f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68266*/       0, /*End of Scope*/
/*68267*/     /*Scope*/ 23|128,1/*151*/, /*->68420*/
/*68269*/       OPC_RecordChild0, // #0 = $src1
/*68270*/       OPC_MoveChild, 1,
/*68272*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68275*/       OPC_RecordChild0, // #1 = $Vn
/*68276*/       OPC_RecordChild1, // #2 = $Vm
/*68277*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*68279*/       OPC_MoveParent,
/*68280*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*68282*/       OPC_SwitchType /*4 cases */, 44, MVT::v2f32,// ->68329
/*68285*/         OPC_Scope, 20, /*->68307*/ // 2 children in Scope
/*68287*/           OPC_CheckPatternPredicate, 82, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68289*/           OPC_EmitInteger, MVT::i32, 14, 
/*68292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68307*/         /*Scope*/ 20, /*->68328*/
/*68308*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68310*/           OPC_EmitInteger, MVT::i32, 14, 
/*68313*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68316*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68328*/         0, /*End of Scope*/
/*68329*/       /*SwitchType*/ 44, MVT::v4f32,// ->68375
/*68331*/         OPC_Scope, 20, /*->68353*/ // 2 children in Scope
/*68333*/           OPC_CheckPatternPredicate, 82, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68335*/           OPC_EmitInteger, MVT::i32, 14, 
/*68338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68341*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68353*/         /*Scope*/ 20, /*->68374*/
/*68354*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68356*/           OPC_EmitInteger, MVT::i32, 14, 
/*68359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68362*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68374*/         0, /*End of Scope*/
/*68375*/       /*SwitchType*/ 20, MVT::v4f16,// ->68397
/*68377*/         OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68379*/         OPC_EmitInteger, MVT::i32, 14, 
/*68382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAhd), 0,
                      1/*#VTs*/, MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*68397*/       /*SwitchType*/ 20, MVT::v8f16,// ->68419
/*68399*/         OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68401*/         OPC_EmitInteger, MVT::i32, 14, 
/*68404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAhq), 0,
                      1/*#VTs*/, MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*68419*/       0, // EndSwitchType
/*68420*/     /*Scope*/ 23|128,1/*151*/, /*->68573*/
/*68422*/       OPC_MoveChild, 0,
/*68424*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68427*/       OPC_RecordChild0, // #0 = $Vn
/*68428*/       OPC_RecordChild1, // #1 = $Vm
/*68429*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*68431*/       OPC_MoveParent,
/*68432*/       OPC_RecordChild1, // #2 = $src1
/*68433*/       OPC_CheckPredicate, 82, // Predicate_fadd_mlx
/*68435*/       OPC_SwitchType /*4 cases */, 44, MVT::v2f32,// ->68482
/*68438*/         OPC_Scope, 20, /*->68460*/ // 2 children in Scope
/*68440*/           OPC_CheckPatternPredicate, 82, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68442*/           OPC_EmitInteger, MVT::i32, 14, 
/*68445*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68448*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68460*/         /*Scope*/ 20, /*->68481*/
/*68461*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68463*/           OPC_EmitInteger, MVT::i32, 14, 
/*68466*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68469*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68481*/         0, /*End of Scope*/
/*68482*/       /*SwitchType*/ 44, MVT::v4f32,// ->68528
/*68484*/         OPC_Scope, 20, /*->68506*/ // 2 children in Scope
/*68486*/           OPC_CheckPatternPredicate, 82, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68488*/           OPC_EmitInteger, MVT::i32, 14, 
/*68491*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68494*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68506*/         /*Scope*/ 20, /*->68527*/
/*68507*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68509*/           OPC_EmitInteger, MVT::i32, 14, 
/*68512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68515*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68527*/         0, /*End of Scope*/
/*68528*/       /*SwitchType*/ 20, MVT::v4f16,// ->68550
/*68530*/         OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68532*/         OPC_EmitInteger, MVT::i32, 14, 
/*68535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68538*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAhd), 0,
                      1/*#VTs*/, MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>, DPR:v4f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*68550*/       /*SwitchType*/ 20, MVT::v8f16,// ->68572
/*68552*/         OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68554*/         OPC_EmitInteger, MVT::i32, 14, 
/*68557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68560*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAhq), 0,
                      1/*#VTs*/, MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>, QPR:v8f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*68572*/       0, // EndSwitchType
/*68573*/     /*Scope*/ 55, /*->68629*/
/*68574*/       OPC_RecordChild0, // #0 = $src1
/*68575*/       OPC_MoveChild, 1,
/*68577*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68580*/       OPC_RecordChild0, // #1 = $Vn
/*68581*/       OPC_RecordChild1, // #2 = $Vm
/*68582*/       OPC_MoveParent,
/*68583*/       OPC_SwitchType /*2 cases */, 20, MVT::v4f16,// ->68606
/*68586*/         OPC_CheckPatternPredicate, 85, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68588*/         OPC_EmitInteger, MVT::i32, 14, 
/*68591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAhd), 0,
                      1/*#VTs*/, MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*68606*/       /*SwitchType*/ 20, MVT::v8f16,// ->68628
/*68608*/         OPC_CheckPatternPredicate, 85, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68610*/         OPC_EmitInteger, MVT::i32, 14, 
/*68613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAhq), 0,
                      1/*#VTs*/, MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*68628*/       0, // EndSwitchType
/*68629*/     /*Scope*/ 55, /*->68685*/
/*68630*/       OPC_MoveChild, 0,
/*68632*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68635*/       OPC_RecordChild0, // #0 = $Vn
/*68636*/       OPC_RecordChild1, // #1 = $Vm
/*68637*/       OPC_MoveParent,
/*68638*/       OPC_RecordChild1, // #2 = $src1
/*68639*/       OPC_SwitchType /*2 cases */, 20, MVT::v4f16,// ->68662
/*68642*/         OPC_CheckPatternPredicate, 85, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68644*/         OPC_EmitInteger, MVT::i32, 14, 
/*68647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68650*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAhd), 0,
                      1/*#VTs*/, MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm), DPR:v4f16:$src1) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*68662*/       /*SwitchType*/ 20, MVT::v8f16,// ->68684
/*68664*/         OPC_CheckPatternPredicate, 85, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68666*/         OPC_EmitInteger, MVT::i32, 14, 
/*68669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAhq), 0,
                      1/*#VTs*/, MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm), QPR:v8f16:$src1) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*68684*/       0, // EndSwitchType
/*68685*/     /*Scope*/ 88, /*->68774*/
/*68686*/       OPC_RecordChild0, // #0 = $Vn
/*68687*/       OPC_RecordChild1, // #1 = $Vm
/*68688*/       OPC_SwitchType /*4 cases */, 19, MVT::v2f32,// ->68710
/*68691*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68693*/         OPC_EmitInteger, MVT::i32, 14, 
/*68696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68710*/       /*SwitchType*/ 19, MVT::v4f32,// ->68731
/*68712*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68714*/         OPC_EmitInteger, MVT::i32, 14, 
/*68717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68731*/       /*SwitchType*/ 19, MVT::v4f16,// ->68752
/*68733*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68735*/         OPC_EmitInteger, MVT::i32, 14, 
/*68738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68741*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDhd), 0,
                      1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VADDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*68752*/       /*SwitchType*/ 19, MVT::v8f16,// ->68773
/*68754*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68756*/         OPC_EmitInteger, MVT::i32, 14, 
/*68759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDhq), 0,
                      1/*#VTs*/, MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VADDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*68773*/       0, // EndSwitchType
/*68774*/     0, /*End of Scope*/
/*68775*/   /*SwitchOpcode*/ 3|128,12/*1539*/, TARGET_VAL(ISD::FSUB),// ->70318
/*68779*/     OPC_Scope, 113, /*->68894*/ // 6 children in Scope
/*68781*/       OPC_MoveChild, 0,
/*68783*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68786*/       OPC_MoveChild, 0,
/*68788*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68791*/       OPC_RecordChild0, // #0 = $Dn
/*68792*/       OPC_RecordChild1, // #1 = $Dm
/*68793*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*68795*/       OPC_MoveParent,
/*68796*/       OPC_MoveParent,
/*68797*/       OPC_RecordChild1, // #2 = $Ddin
/*68798*/       OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*68800*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->68847
/*68803*/         OPC_Scope, 20, /*->68825*/ // 2 children in Scope
/*68805*/           OPC_CheckPatternPredicate, 74, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*68807*/           OPC_EmitInteger, MVT::i32, 14, 
/*68810*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68813*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68825*/         /*Scope*/ 20, /*->68846*/
/*68826*/           OPC_CheckPatternPredicate, 75, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68828*/           OPC_EmitInteger, MVT::i32, 14, 
/*68831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68834*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68846*/         0, /*End of Scope*/
/*68847*/       /*SwitchType*/ 44, MVT::f32,// ->68893
/*68849*/         OPC_Scope, 20, /*->68871*/ // 2 children in Scope
/*68851*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*68853*/           OPC_EmitInteger, MVT::i32, 14, 
/*68856*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68859*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68871*/         /*Scope*/ 20, /*->68892*/
/*68872*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68874*/           OPC_EmitInteger, MVT::i32, 14, 
/*68877*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68880*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68892*/         0, /*End of Scope*/
/*68893*/       0, // EndSwitchType
/*68894*/     /*Scope*/ 59, /*->68954*/
/*68895*/       OPC_RecordChild0, // #0 = $dstin
/*68896*/       OPC_MoveChild, 1,
/*68898*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68901*/       OPC_RecordChild0, // #1 = $a
/*68902*/       OPC_RecordChild1, // #2 = $b
/*68903*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*68905*/       OPC_MoveParent,
/*68906*/       OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*68908*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->68931
/*68911*/         OPC_CheckPatternPredicate, 74, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*68913*/         OPC_EmitInteger, MVT::i32, 14, 
/*68916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68919*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*68931*/       /*SwitchType*/ 20, MVT::f32,// ->68953
/*68933*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*68935*/         OPC_EmitInteger, MVT::i32, 14, 
/*68938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68941*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*68953*/       0, // EndSwitchType
/*68954*/     /*Scope*/ 59, /*->69014*/
/*68955*/       OPC_MoveChild, 0,
/*68957*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68960*/       OPC_RecordChild0, // #0 = $Dn
/*68961*/       OPC_RecordChild1, // #1 = $Dm
/*68962*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*68964*/       OPC_MoveParent,
/*68965*/       OPC_RecordChild1, // #2 = $Ddin
/*68966*/       OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*68968*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->68991
/*68971*/         OPC_CheckPatternPredicate, 74, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*68973*/         OPC_EmitInteger, MVT::i32, 14, 
/*68976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68979*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68991*/       /*SwitchType*/ 20, MVT::f32,// ->69013
/*68993*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*68995*/         OPC_EmitInteger, MVT::i32, 14, 
/*68998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69001*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*69013*/       0, // EndSwitchType
/*69014*/     /*Scope*/ 59, /*->69074*/
/*69015*/       OPC_RecordChild0, // #0 = $dstin
/*69016*/       OPC_MoveChild, 1,
/*69018*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69021*/       OPC_RecordChild0, // #1 = $a
/*69022*/       OPC_RecordChild1, // #2 = $b
/*69023*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*69025*/       OPC_MoveParent,
/*69026*/       OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*69028*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->69051
/*69031*/         OPC_CheckPatternPredicate, 75, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69033*/         OPC_EmitInteger, MVT::i32, 14, 
/*69036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*69051*/       /*SwitchType*/ 20, MVT::f32,// ->69073
/*69053*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69055*/         OPC_EmitInteger, MVT::i32, 14, 
/*69058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*69073*/       0, // EndSwitchType
/*69074*/     /*Scope*/ 59, /*->69134*/
/*69075*/       OPC_MoveChild, 0,
/*69077*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69080*/       OPC_RecordChild0, // #0 = $Dn
/*69081*/       OPC_RecordChild1, // #1 = $Dm
/*69082*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*69084*/       OPC_MoveParent,
/*69085*/       OPC_RecordChild1, // #2 = $Ddin
/*69086*/       OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*69088*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->69111
/*69091*/         OPC_CheckPatternPredicate, 75, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69093*/         OPC_EmitInteger, MVT::i32, 14, 
/*69096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*69111*/       /*SwitchType*/ 20, MVT::f32,// ->69133
/*69113*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69115*/         OPC_EmitInteger, MVT::i32, 14, 
/*69118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*69133*/       0, // EndSwitchType
/*69134*/     /*Scope*/ 29|128,9/*1181*/, /*->70317*/
/*69136*/       OPC_RecordChild0, // #0 = $acc
/*69137*/       OPC_Scope, 40|128,2/*296*/, /*->69436*/ // 4 children in Scope
/*69140*/         OPC_MoveChild, 1,
/*69142*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69145*/         OPC_RecordChild0, // #1 = $a
/*69146*/         OPC_RecordChild1, // #2 = $b
/*69147*/         OPC_MoveParent,
/*69148*/         OPC_CheckType, MVT::f32,
/*69150*/         OPC_Scope, 12|128,1/*140*/, /*->69293*/ // 2 children in Scope
/*69153*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69155*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*69162*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69165*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*69174*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69177*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*69187*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*69194*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69197*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69206*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69209*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*69219*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*69226*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69229*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*69238*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69241*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*69251*/           OPC_EmitInteger, MVT::i32, 14, 
/*69254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69257*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*69269*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69272*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*69281*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69284*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69293*/         /*Scope*/ 12|128,1/*140*/, /*->69435*/
/*69295*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69297*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*69304*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69307*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*69316*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69319*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*69329*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*69336*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69339*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69348*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69351*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*69361*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*69368*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69371*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*69380*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69383*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*69393*/           OPC_EmitInteger, MVT::i32, 14, 
/*69396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69399*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*69411*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69414*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*69423*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69426*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69435*/         0, /*End of Scope*/
/*69436*/       /*Scope*/ 29|128,1/*157*/, /*->69595*/
/*69438*/         OPC_RecordChild1, // #1 = $Dm
/*69439*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->69461
/*69442*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69444*/           OPC_EmitInteger, MVT::i32, 14, 
/*69447*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69450*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69461*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->69594
/*69464*/           OPC_Scope, 19, /*->69485*/ // 2 children in Scope
/*69466*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*69468*/             OPC_EmitInteger, MVT::i32, 14, 
/*69471*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69474*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69485*/           /*Scope*/ 107, /*->69593*/
/*69486*/             OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69488*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69495*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69498*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*69507*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69510*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*69520*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*69527*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69530*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*69539*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69542*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*69552*/             OPC_EmitInteger, MVT::i32, 14, 
/*69555*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69558*/             OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*69569*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69572*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*69581*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69584*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69593*/           0, /*End of Scope*/
/*69594*/         0, // EndSwitchType
/*69595*/       /*Scope*/ 119|128,4/*631*/, /*->70228*/
/*69597*/         OPC_MoveChild, 1,
/*69599*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69602*/         OPC_Scope, 74, /*->69678*/ // 7 children in Scope
/*69604*/           OPC_RecordChild0, // #1 = $Vn
/*69605*/           OPC_MoveChild, 1,
/*69607*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69610*/           OPC_RecordChild0, // #2 = $Vm
/*69611*/           OPC_CheckChild0Type, MVT::v2f32,
/*69613*/           OPC_RecordChild1, // #3 = $lane
/*69614*/           OPC_MoveChild, 1,
/*69616*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69619*/           OPC_MoveParent,
/*69620*/           OPC_MoveParent,
/*69621*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*69623*/           OPC_MoveParent,
/*69624*/           OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*69626*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->69652
/*69629*/             OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69631*/             OPC_EmitConvertToTarget, 3,
/*69633*/             OPC_EmitInteger, MVT::i32, 14, 
/*69636*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69639*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69652*/           /*SwitchType*/ 23, MVT::v4f32,// ->69677
/*69654*/             OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69656*/             OPC_EmitConvertToTarget, 3,
/*69658*/             OPC_EmitInteger, MVT::i32, 14, 
/*69661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69664*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69677*/           0, // EndSwitchType
/*69678*/         /*Scope*/ 74, /*->69753*/
/*69679*/           OPC_MoveChild, 0,
/*69681*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69684*/           OPC_RecordChild0, // #1 = $Vm
/*69685*/           OPC_CheckChild0Type, MVT::v2f32,
/*69687*/           OPC_RecordChild1, // #2 = $lane
/*69688*/           OPC_MoveChild, 1,
/*69690*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69693*/           OPC_MoveParent,
/*69694*/           OPC_MoveParent,
/*69695*/           OPC_RecordChild1, // #3 = $Vn
/*69696*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*69698*/           OPC_MoveParent,
/*69699*/           OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*69701*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->69727
/*69704*/             OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69706*/             OPC_EmitConvertToTarget, 2,
/*69708*/             OPC_EmitInteger, MVT::i32, 14, 
/*69711*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69714*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69727*/           /*SwitchType*/ 23, MVT::v4f32,// ->69752
/*69729*/             OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69731*/             OPC_EmitConvertToTarget, 2,
/*69733*/             OPC_EmitInteger, MVT::i32, 14, 
/*69736*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69739*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69752*/           0, // EndSwitchType
/*69753*/         /*Scope*/ 64, /*->69818*/
/*69754*/           OPC_RecordChild0, // #1 = $src2
/*69755*/           OPC_MoveChild, 1,
/*69757*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69760*/           OPC_RecordChild0, // #2 = $src3
/*69761*/           OPC_CheckChild0Type, MVT::v4f32,
/*69763*/           OPC_RecordChild1, // #3 = $lane
/*69764*/           OPC_MoveChild, 1,
/*69766*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69769*/           OPC_MoveParent,
/*69770*/           OPC_MoveParent,
/*69771*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*69773*/           OPC_MoveParent,
/*69774*/           OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*69776*/           OPC_CheckType, MVT::v4f32,
/*69778*/           OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69780*/           OPC_EmitConvertToTarget, 3,
/*69782*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*69785*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*69794*/           OPC_EmitConvertToTarget, 3,
/*69796*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*69799*/           OPC_EmitInteger, MVT::i32, 14, 
/*69802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69805*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*69818*/         /*Scope*/ 64, /*->69883*/
/*69819*/           OPC_MoveChild, 0,
/*69821*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69824*/           OPC_RecordChild0, // #1 = $src3
/*69825*/           OPC_CheckChild0Type, MVT::v4f32,
/*69827*/           OPC_RecordChild1, // #2 = $lane
/*69828*/           OPC_MoveChild, 1,
/*69830*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69833*/           OPC_MoveParent,
/*69834*/           OPC_MoveParent,
/*69835*/           OPC_RecordChild1, // #3 = $src2
/*69836*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*69838*/           OPC_MoveParent,
/*69839*/           OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*69841*/           OPC_CheckType, MVT::v4f32,
/*69843*/           OPC_CheckPatternPredicate, 80, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69845*/           OPC_EmitConvertToTarget, 2,
/*69847*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*69850*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*69859*/           OPC_EmitConvertToTarget, 2,
/*69861*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*69864*/           OPC_EmitInteger, MVT::i32, 14, 
/*69867*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69870*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*69883*/         /*Scope*/ 70, /*->69954*/
/*69884*/           OPC_RecordChild0, // #1 = $Vn
/*69885*/           OPC_MoveChild, 1,
/*69887*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69890*/           OPC_RecordChild0, // #2 = $Vm
/*69891*/           OPC_CheckChild0Type, MVT::v4f16,
/*69893*/           OPC_RecordChild1, // #3 = $lane
/*69894*/           OPC_MoveChild, 1,
/*69896*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69899*/           OPC_MoveParent,
/*69900*/           OPC_MoveParent,
/*69901*/           OPC_MoveParent,
/*69902*/           OPC_SwitchType /*2 cases */, 23, MVT::v4f16,// ->69928
/*69905*/             OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69907*/             OPC_EmitConvertToTarget, 3,
/*69909*/             OPC_EmitInteger, MVT::i32, 14, 
/*69912*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69915*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslhd), 0,
                          1/*#VTs*/, MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69928*/           /*SwitchType*/ 23, MVT::v8f16,// ->69953
/*69930*/             OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69932*/             OPC_EmitConvertToTarget, 3,
/*69934*/             OPC_EmitInteger, MVT::i32, 14, 
/*69937*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69940*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslhq), 0,
                          1/*#VTs*/, MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69953*/           0, // EndSwitchType
/*69954*/         /*Scope*/ 70, /*->70025*/
/*69955*/           OPC_MoveChild, 0,
/*69957*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69960*/           OPC_RecordChild0, // #1 = $Vm
/*69961*/           OPC_CheckChild0Type, MVT::v4f16,
/*69963*/           OPC_RecordChild1, // #2 = $lane
/*69964*/           OPC_MoveChild, 1,
/*69966*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69969*/           OPC_MoveParent,
/*69970*/           OPC_MoveParent,
/*69971*/           OPC_RecordChild1, // #3 = $Vn
/*69972*/           OPC_MoveParent,
/*69973*/           OPC_SwitchType /*2 cases */, 23, MVT::v4f16,// ->69999
/*69976*/             OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69978*/             OPC_EmitConvertToTarget, 2,
/*69980*/             OPC_EmitInteger, MVT::i32, 14, 
/*69983*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69986*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslhd), 0,
                          1/*#VTs*/, MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69999*/           /*SwitchType*/ 23, MVT::v8f16,// ->70024
/*70001*/             OPC_CheckPatternPredicate, 81, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70003*/             OPC_EmitConvertToTarget, 2,
/*70005*/             OPC_EmitInteger, MVT::i32, 14, 
/*70008*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70011*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslhq), 0,
                          1/*#VTs*/, MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*70024*/           0, // EndSwitchType
/*70025*/         /*Scope*/ 72|128,1/*200*/, /*->70227*/
/*70027*/           OPC_RecordChild0, // #1 = $Vn
/*70028*/           OPC_RecordChild1, // #2 = $Vm
/*70029*/           OPC_Scope, 99, /*->70130*/ // 2 children in Scope
/*70031*/             OPC_CheckPredicate, 50, // Predicate_fmul_su
/*70033*/             OPC_MoveParent,
/*70034*/             OPC_CheckPredicate, 82, // Predicate_fsub_mlx
/*70036*/             OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->70083
/*70039*/               OPC_Scope, 20, /*->70061*/ // 2 children in Scope
/*70041*/                 OPC_CheckPatternPredicate, 82, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70043*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70046*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70049*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                              1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70061*/               /*Scope*/ 20, /*->70082*/
/*70062*/                 OPC_CheckPatternPredicate, 83, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*70064*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70067*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70070*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                              1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70082*/               0, /*End of Scope*/
/*70083*/             /*SwitchType*/ 44, MVT::v4f32,// ->70129
/*70085*/               OPC_Scope, 20, /*->70107*/ // 2 children in Scope
/*70087*/                 OPC_CheckPatternPredicate, 82, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70089*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70092*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70095*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                              1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70107*/               /*Scope*/ 20, /*->70128*/
/*70108*/                 OPC_CheckPatternPredicate, 83, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*70110*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70113*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70116*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                              1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70128*/               0, /*End of Scope*/
/*70129*/             0, // EndSwitchType
/*70130*/           /*Scope*/ 95, /*->70226*/
/*70131*/             OPC_MoveParent,
/*70132*/             OPC_SwitchType /*2 cases */, 44, MVT::v4f16,// ->70179
/*70135*/               OPC_Scope, 20, /*->70157*/ // 2 children in Scope
/*70137*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70139*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70142*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70145*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VMLShd), 0,
                              1/*#VTs*/, MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70157*/               /*Scope*/ 20, /*->70178*/
/*70158*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*70160*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70163*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70166*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VFMShd), 0,
                              1/*#VTs*/, MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70178*/               0, /*End of Scope*/
/*70179*/             /*SwitchType*/ 44, MVT::v8f16,// ->70225
/*70181*/               OPC_Scope, 20, /*->70203*/ // 2 children in Scope
/*70183*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70185*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70188*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70191*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VMLShq), 0,
                              1/*#VTs*/, MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70203*/               /*Scope*/ 20, /*->70224*/
/*70204*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*70206*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70209*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70212*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VFMShq), 0,
                              1/*#VTs*/, MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70224*/               0, /*End of Scope*/
/*70225*/             0, // EndSwitchType
/*70226*/           0, /*End of Scope*/
/*70227*/         0, /*End of Scope*/
/*70228*/       /*Scope*/ 87, /*->70316*/
/*70229*/         OPC_RecordChild1, // #1 = $Vm
/*70230*/         OPC_SwitchType /*4 cases */, 19, MVT::v2f32,// ->70252
/*70233*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70235*/           OPC_EmitInteger, MVT::i32, 14, 
/*70238*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70241*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70252*/         /*SwitchType*/ 19, MVT::v4f32,// ->70273
/*70254*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70256*/           OPC_EmitInteger, MVT::i32, 14, 
/*70259*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70262*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70273*/         /*SwitchType*/ 19, MVT::v4f16,// ->70294
/*70275*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70277*/           OPC_EmitInteger, MVT::i32, 14, 
/*70280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70283*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBhd), 0,
                        1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70294*/         /*SwitchType*/ 19, MVT::v8f16,// ->70315
/*70296*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70298*/           OPC_EmitInteger, MVT::i32, 14, 
/*70301*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70304*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBhq), 0,
                        1/*#VTs*/, MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70315*/         0, // EndSwitchType
/*70316*/       0, /*End of Scope*/
/*70317*/     0, /*End of Scope*/
/*70318*/   /*SwitchOpcode*/ 3|128,3/*387*/, TARGET_VAL(ISD::FMA),// ->70709
/*70322*/     OPC_Scope, 112, /*->70436*/ // 4 children in Scope
/*70324*/       OPC_MoveChild, 0,
/*70326*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*70329*/       OPC_RecordChild0, // #0 = $Dn
/*70330*/       OPC_MoveParent,
/*70331*/       OPC_RecordChild1, // #1 = $Dm
/*70332*/       OPC_Scope, 53, /*->70387*/ // 2 children in Scope
/*70334*/         OPC_MoveChild, 2,
/*70336*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*70339*/         OPC_RecordChild0, // #2 = $Ddin
/*70340*/         OPC_MoveParent,
/*70341*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->70364
/*70344*/           OPC_CheckPatternPredicate, 86, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*70346*/           OPC_EmitInteger, MVT::i32, 14, 
/*70349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70352*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*70364*/         /*SwitchType*/ 20, MVT::f32,// ->70386
/*70366*/           OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70368*/           OPC_EmitInteger, MVT::i32, 14, 
/*70371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70374*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*70386*/         0, // EndSwitchType
/*70387*/       /*Scope*/ 47, /*->70435*/
/*70388*/         OPC_RecordChild2, // #2 = $Ddin
/*70389*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->70412
/*70392*/           OPC_CheckPatternPredicate, 86, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*70394*/           OPC_EmitInteger, MVT::i32, 14, 
/*70397*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70400*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*70412*/         /*SwitchType*/ 20, MVT::f32,// ->70434
/*70414*/           OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70416*/           OPC_EmitInteger, MVT::i32, 14, 
/*70419*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70422*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*70434*/         0, // EndSwitchType
/*70435*/       0, /*End of Scope*/
/*70436*/     /*Scope*/ 36|128,1/*164*/, /*->70602*/
/*70438*/       OPC_RecordChild0, // #0 = $Dn
/*70439*/       OPC_Scope, 54, /*->70495*/ // 2 children in Scope
/*70441*/         OPC_MoveChild, 1,
/*70443*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*70446*/         OPC_RecordChild0, // #1 = $Dm
/*70447*/         OPC_MoveParent,
/*70448*/         OPC_RecordChild2, // #2 = $Ddin
/*70449*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->70472
/*70452*/           OPC_CheckPatternPredicate, 86, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*70454*/           OPC_EmitInteger, MVT::i32, 14, 
/*70457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70460*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*70472*/         /*SwitchType*/ 20, MVT::f32,// ->70494
/*70474*/           OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70476*/           OPC_EmitInteger, MVT::i32, 14, 
/*70479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70482*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*70494*/         0, // EndSwitchType
/*70495*/       /*Scope*/ 105, /*->70601*/
/*70496*/         OPC_RecordChild1, // #1 = $Dm
/*70497*/         OPC_Scope, 53, /*->70552*/ // 2 children in Scope
/*70499*/           OPC_MoveChild, 2,
/*70501*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*70504*/           OPC_RecordChild0, // #2 = $Ddin
/*70505*/           OPC_MoveParent,
/*70506*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->70529
/*70509*/             OPC_CheckPatternPredicate, 86, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*70511*/             OPC_EmitInteger, MVT::i32, 14, 
/*70514*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70517*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*70529*/           /*SwitchType*/ 20, MVT::f32,// ->70551
/*70531*/             OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70533*/             OPC_EmitInteger, MVT::i32, 14, 
/*70536*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70539*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*70551*/           0, // EndSwitchType
/*70552*/         /*Scope*/ 47, /*->70600*/
/*70553*/           OPC_RecordChild2, // #2 = $Ddin
/*70554*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->70577
/*70557*/             OPC_CheckPatternPredicate, 86, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*70559*/             OPC_EmitInteger, MVT::i32, 14, 
/*70562*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70565*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*70577*/           /*SwitchType*/ 20, MVT::f32,// ->70599
/*70579*/             OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70581*/             OPC_EmitInteger, MVT::i32, 14, 
/*70584*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70587*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*70599*/           0, // EndSwitchType
/*70600*/         0, /*End of Scope*/
/*70601*/       0, /*End of Scope*/
/*70602*/     /*Scope*/ 55, /*->70658*/
/*70603*/       OPC_MoveChild, 0,
/*70605*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*70608*/       OPC_RecordChild0, // #0 = $Vn
/*70609*/       OPC_MoveParent,
/*70610*/       OPC_RecordChild1, // #1 = $Vm
/*70611*/       OPC_RecordChild2, // #2 = $src1
/*70612*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->70635
/*70615*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70617*/         OPC_EmitInteger, MVT::i32, 14, 
/*70620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70635*/       /*SwitchType*/ 20, MVT::v4f32,// ->70657
/*70637*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70639*/         OPC_EmitInteger, MVT::i32, 14, 
/*70642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70657*/       0, // EndSwitchType
/*70658*/     /*Scope*/ 49, /*->70708*/
/*70659*/       OPC_RecordChild0, // #0 = $Vn
/*70660*/       OPC_RecordChild1, // #1 = $Vm
/*70661*/       OPC_RecordChild2, // #2 = $src1
/*70662*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->70685
/*70665*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70667*/         OPC_EmitInteger, MVT::i32, 14, 
/*70670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70685*/       /*SwitchType*/ 20, MVT::v4f32,// ->70707
/*70687*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70689*/         OPC_EmitInteger, MVT::i32, 14, 
/*70692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70707*/       0, // EndSwitchType
/*70708*/     0, /*End of Scope*/
/*70709*/   /*SwitchOpcode*/ 26|128,4/*538*/, TARGET_VAL(ISD::FNEG),// ->71251
/*70713*/     OPC_Scope, 75|128,2/*331*/, /*->71047*/ // 2 children in Scope
/*70716*/       OPC_MoveChild, 0,
/*70718*/       OPC_SwitchOpcode /*3 cases */, 41|128,1/*169*/, TARGET_VAL(ISD::FMA),// ->70892
/*70723*/         OPC_Scope, 56, /*->70781*/ // 2 children in Scope
/*70725*/           OPC_MoveChild, 0,
/*70727*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*70730*/           OPC_RecordChild0, // #0 = $Dn
/*70731*/           OPC_MoveParent,
/*70732*/           OPC_RecordChild1, // #1 = $Dm
/*70733*/           OPC_RecordChild2, // #2 = $Ddin
/*70734*/           OPC_MoveParent,
/*70735*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->70758
/*70738*/             OPC_CheckPatternPredicate, 86, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*70740*/             OPC_EmitInteger, MVT::i32, 14, 
/*70743*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70746*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*70758*/           /*SwitchType*/ 20, MVT::f32,// ->70780
/*70760*/             OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70762*/             OPC_EmitInteger, MVT::i32, 14, 
/*70765*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70768*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*70780*/           0, // EndSwitchType
/*70781*/         /*Scope*/ 109, /*->70891*/
/*70782*/           OPC_RecordChild0, // #0 = $Dn
/*70783*/           OPC_Scope, 55, /*->70840*/ // 2 children in Scope
/*70785*/             OPC_MoveChild, 1,
/*70787*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*70790*/             OPC_RecordChild0, // #1 = $Dm
/*70791*/             OPC_MoveParent,
/*70792*/             OPC_RecordChild2, // #2 = $Ddin
/*70793*/             OPC_MoveParent,
/*70794*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->70817
/*70797*/               OPC_CheckPatternPredicate, 86, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*70799*/               OPC_EmitInteger, MVT::i32, 14, 
/*70802*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70805*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*70817*/             /*SwitchType*/ 20, MVT::f32,// ->70839
/*70819*/               OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70821*/               OPC_EmitInteger, MVT::i32, 14, 
/*70824*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70827*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*70839*/             0, // EndSwitchType
/*70840*/           /*Scope*/ 49, /*->70890*/
/*70841*/             OPC_RecordChild1, // #1 = $Dm
/*70842*/             OPC_RecordChild2, // #2 = $Ddin
/*70843*/             OPC_MoveParent,
/*70844*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->70867
/*70847*/               OPC_CheckPatternPredicate, 86, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*70849*/               OPC_EmitInteger, MVT::i32, 14, 
/*70852*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70855*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*70867*/             /*SwitchType*/ 20, MVT::f32,// ->70889
/*70869*/               OPC_CheckPatternPredicate, 87, // (Subtarget->hasVFP4())
/*70871*/               OPC_EmitInteger, MVT::i32, 14, 
/*70874*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70877*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*70889*/             0, // EndSwitchType
/*70890*/           0, /*End of Scope*/
/*70891*/         0, /*End of Scope*/
/*70892*/       /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FMUL),// ->70942
/*70895*/         OPC_RecordChild0, // #0 = $Dn
/*70896*/         OPC_RecordChild1, // #1 = $Dm
/*70897*/         OPC_MoveParent,
/*70898*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->70920
/*70901*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70903*/           OPC_EmitInteger, MVT::i32, 14, 
/*70906*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70909*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70920*/         /*SwitchType*/ 19, MVT::f32,// ->70941
/*70922*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*70924*/           OPC_EmitInteger, MVT::i32, 14, 
/*70927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70930*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70941*/         0, // EndSwitchType
/*70942*/       /*SwitchOpcode*/ 101, TARGET_VAL(ARMISD::VMOVDRR),// ->71046
/*70945*/         OPC_RecordChild0, // #0 = $Rl
/*70946*/         OPC_RecordChild1, // #1 = $Rh
/*70947*/         OPC_MoveParent,
/*70948*/         OPC_Scope, 47, /*->70997*/ // 2 children in Scope
/*70950*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*70952*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*70959*/           OPC_EmitInteger, MVT::i32, 14, 
/*70962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70968*/           OPC_EmitNode, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*70980*/           OPC_EmitInteger, MVT::i32, 14, 
/*70983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70986*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*70997*/         /*Scope*/ 47, /*->71045*/
/*70998*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*71000*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*71007*/           OPC_EmitInteger, MVT::i32, 14, 
/*71010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71016*/           OPC_EmitNode, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*71028*/           OPC_EmitInteger, MVT::i32, 14, 
/*71031*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71034*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*71045*/         0, /*End of Scope*/
/*71046*/       0, // EndSwitchOpcode
/*71047*/     /*Scope*/ 73|128,1/*201*/, /*->71250*/
/*71049*/       OPC_RecordChild0, // #0 = $Dm
/*71050*/       OPC_SwitchType /*6 cases */, 18, MVT::f64,// ->71071
/*71053*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*71055*/         OPC_EmitInteger, MVT::i32, 14, 
/*71058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*71071*/       /*SwitchType*/ 96, MVT::f32,// ->71169
/*71073*/         OPC_Scope, 18, /*->71093*/ // 2 children in Scope
/*71075*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*71077*/           OPC_EmitInteger, MVT::i32, 14, 
/*71080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71083*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*71093*/         /*Scope*/ 74, /*->71168*/
/*71094*/           OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*71096*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71103*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71106*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*71115*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71118*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*71128*/           OPC_EmitInteger, MVT::i32, 14, 
/*71131*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71134*/           OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*71144*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71147*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*71156*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71159*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*71168*/         0, /*End of Scope*/
/*71169*/       /*SwitchType*/ 18, MVT::v2f32,// ->71189
/*71171*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71173*/         OPC_EmitInteger, MVT::i32, 14, 
/*71176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*71189*/       /*SwitchType*/ 18, MVT::v4f32,// ->71209
/*71191*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71193*/         OPC_EmitInteger, MVT::i32, 14, 
/*71196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*71209*/       /*SwitchType*/ 18, MVT::v4f16,// ->71229
/*71211*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71213*/         OPC_EmitInteger, MVT::i32, 14, 
/*71216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGhd), 0,
                      1/*#VTs*/, MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhd:v4f16 DPR:v4f16:$Vm)
/*71229*/       /*SwitchType*/ 18, MVT::v8f16,// ->71249
/*71231*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71233*/         OPC_EmitInteger, MVT::i32, 14, 
/*71236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGhq), 0,
                      1/*#VTs*/, MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhq:v8f16 QPR:v8f16:$Vm)
/*71249*/       0, // EndSwitchType
/*71250*/     0, /*End of Scope*/
/*71251*/   /*SwitchOpcode*/ 42|128,7/*938*/, TARGET_VAL(ISD::FMUL),// ->72193
/*71255*/     OPC_Scope, 52, /*->71309*/ // 8 children in Scope
/*71257*/       OPC_MoveChild, 0,
/*71259*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*71262*/       OPC_RecordChild0, // #0 = $a
/*71263*/       OPC_MoveParent,
/*71264*/       OPC_RecordChild1, // #1 = $b
/*71265*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->71287
/*71268*/         OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*71270*/         OPC_EmitInteger, MVT::i32, 14, 
/*71273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*71287*/       /*SwitchType*/ 19, MVT::f32,// ->71308
/*71289*/         OPC_CheckPatternPredicate, 89, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*71291*/         OPC_EmitInteger, MVT::i32, 14, 
/*71294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*71308*/       0, // EndSwitchType
/*71309*/     /*Scope*/ 90|128,2/*346*/, /*->71657*/
/*71311*/       OPC_RecordChild0, // #0 = $b
/*71312*/       OPC_Scope, 51, /*->71365*/ // 3 children in Scope
/*71314*/         OPC_MoveChild, 1,
/*71316*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*71319*/         OPC_RecordChild0, // #1 = $a
/*71320*/         OPC_MoveParent,
/*71321*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->71343
/*71324*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*71326*/           OPC_EmitInteger, MVT::i32, 14, 
/*71329*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71332*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*71343*/         /*SwitchType*/ 19, MVT::f32,// ->71364
/*71345*/           OPC_CheckPatternPredicate, 89, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*71347*/           OPC_EmitInteger, MVT::i32, 14, 
/*71350*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71353*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*71364*/         0, // EndSwitchType
/*71365*/       /*Scope*/ 29|128,1/*157*/, /*->71524*/
/*71367*/         OPC_RecordChild1, // #1 = $Dm
/*71368*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->71390
/*71371*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*71373*/           OPC_EmitInteger, MVT::i32, 14, 
/*71376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71379*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*71390*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->71523
/*71393*/           OPC_Scope, 19, /*->71414*/ // 2 children in Scope
/*71395*/             OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*71397*/             OPC_EmitInteger, MVT::i32, 14, 
/*71400*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71403*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*71414*/           /*Scope*/ 107, /*->71522*/
/*71415*/             OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*71417*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*71424*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71427*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*71436*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71439*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*71449*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*71456*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71459*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*71468*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71471*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*71481*/             OPC_EmitInteger, MVT::i32, 14, 
/*71484*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71487*/             OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*71498*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71501*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*71510*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71513*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*71522*/           0, /*End of Scope*/
/*71523*/         0, // EndSwitchType
/*71524*/       /*Scope*/ 2|128,1/*130*/, /*->71656*/
/*71526*/         OPC_MoveChild, 1,
/*71528*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71531*/         OPC_RecordChild0, // #1 = $Vm
/*71532*/         OPC_Scope, 60, /*->71594*/ // 2 children in Scope
/*71534*/           OPC_CheckChild0Type, MVT::v2f32,
/*71536*/           OPC_RecordChild1, // #2 = $lane
/*71537*/           OPC_MoveChild, 1,
/*71539*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71542*/           OPC_MoveParent,
/*71543*/           OPC_MoveParent,
/*71544*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->71569
/*71547*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71549*/             OPC_EmitConvertToTarget, 2,
/*71551*/             OPC_EmitInteger, MVT::i32, 14, 
/*71554*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71557*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*71569*/           /*SwitchType*/ 22, MVT::v4f32,// ->71593
/*71571*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71573*/             OPC_EmitConvertToTarget, 2,
/*71575*/             OPC_EmitInteger, MVT::i32, 14, 
/*71578*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71581*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*71593*/           0, // EndSwitchType
/*71594*/         /*Scope*/ 60, /*->71655*/
/*71595*/           OPC_CheckChild0Type, MVT::v4f16,
/*71597*/           OPC_RecordChild1, // #2 = $lane
/*71598*/           OPC_MoveChild, 1,
/*71600*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71603*/           OPC_MoveParent,
/*71604*/           OPC_MoveParent,
/*71605*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->71630
/*71608*/             OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71610*/             OPC_EmitConvertToTarget, 2,
/*71612*/             OPC_EmitInteger, MVT::i32, 14, 
/*71615*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71618*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslhd), 0,
                          1/*#VTs*/, MVT::v4f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*71630*/           /*SwitchType*/ 22, MVT::v8f16,// ->71654
/*71632*/             OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71634*/             OPC_EmitConvertToTarget, 2,
/*71636*/             OPC_EmitInteger, MVT::i32, 14, 
/*71639*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71642*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslhq), 0,
                          1/*#VTs*/, MVT::v8f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*71654*/           0, // EndSwitchType
/*71655*/         0, /*End of Scope*/
/*71656*/       0, /*End of Scope*/
/*71657*/     /*Scope*/ 4|128,1/*132*/, /*->71791*/
/*71659*/       OPC_MoveChild, 0,
/*71661*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71664*/       OPC_RecordChild0, // #0 = $Vm
/*71665*/       OPC_Scope, 61, /*->71728*/ // 2 children in Scope
/*71667*/         OPC_CheckChild0Type, MVT::v2f32,
/*71669*/         OPC_RecordChild1, // #1 = $lane
/*71670*/         OPC_MoveChild, 1,
/*71672*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71675*/         OPC_MoveParent,
/*71676*/         OPC_MoveParent,
/*71677*/         OPC_RecordChild1, // #2 = $Vn
/*71678*/         OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->71703
/*71681*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71683*/           OPC_EmitConvertToTarget, 1,
/*71685*/           OPC_EmitInteger, MVT::i32, 14, 
/*71688*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71691*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*71703*/         /*SwitchType*/ 22, MVT::v4f32,// ->71727
/*71705*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71707*/           OPC_EmitConvertToTarget, 1,
/*71709*/           OPC_EmitInteger, MVT::i32, 14, 
/*71712*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71715*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*71727*/         0, // EndSwitchType
/*71728*/       /*Scope*/ 61, /*->71790*/
/*71729*/         OPC_CheckChild0Type, MVT::v4f16,
/*71731*/         OPC_RecordChild1, // #1 = $lane
/*71732*/         OPC_MoveChild, 1,
/*71734*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71737*/         OPC_MoveParent,
/*71738*/         OPC_MoveParent,
/*71739*/         OPC_RecordChild1, // #2 = $Vn
/*71740*/         OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->71765
/*71743*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71745*/           OPC_EmitConvertToTarget, 1,
/*71747*/           OPC_EmitInteger, MVT::i32, 14, 
/*71750*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71753*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslhd), 0,
                        1/*#VTs*/, MVT::v4f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*71765*/         /*SwitchType*/ 22, MVT::v8f16,// ->71789
/*71767*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71769*/           OPC_EmitConvertToTarget, 1,
/*71771*/           OPC_EmitInteger, MVT::i32, 14, 
/*71774*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71777*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslhq), 0,
                        1/*#VTs*/, MVT::v8f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*71789*/         0, // EndSwitchType
/*71790*/       0, /*End of Scope*/
/*71791*/     /*Scope*/ 56, /*->71848*/
/*71792*/       OPC_RecordChild0, // #0 = $src1
/*71793*/       OPC_MoveChild, 1,
/*71795*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71798*/       OPC_RecordChild0, // #1 = $src2
/*71799*/       OPC_CheckChild0Type, MVT::v4f32,
/*71801*/       OPC_RecordChild1, // #2 = $lane
/*71802*/       OPC_MoveChild, 1,
/*71804*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71807*/       OPC_MoveParent,
/*71808*/       OPC_MoveParent,
/*71809*/       OPC_CheckType, MVT::v4f32,
/*71811*/       OPC_EmitConvertToTarget, 2,
/*71813*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*71816*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*71825*/       OPC_EmitConvertToTarget, 2,
/*71827*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*71830*/       OPC_EmitInteger, MVT::i32, 14, 
/*71833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*71848*/     /*Scope*/ 56, /*->71905*/
/*71849*/       OPC_MoveChild, 0,
/*71851*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71854*/       OPC_RecordChild0, // #0 = $src2
/*71855*/       OPC_CheckChild0Type, MVT::v4f32,
/*71857*/       OPC_RecordChild1, // #1 = $lane
/*71858*/       OPC_MoveChild, 1,
/*71860*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71863*/       OPC_MoveParent,
/*71864*/       OPC_MoveParent,
/*71865*/       OPC_RecordChild1, // #2 = $src1
/*71866*/       OPC_CheckType, MVT::v4f32,
/*71868*/       OPC_EmitConvertToTarget, 1,
/*71870*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*71873*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*71882*/       OPC_EmitConvertToTarget, 1,
/*71884*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*71887*/       OPC_EmitInteger, MVT::i32, 14, 
/*71890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*71905*/     /*Scope*/ 98, /*->72004*/
/*71906*/       OPC_RecordChild0, // #0 = $Rn
/*71907*/       OPC_MoveChild, 1,
/*71909*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*71912*/       OPC_RecordChild0, // #1 = $Rm
/*71913*/       OPC_CheckChild0Type, MVT::f32,
/*71915*/       OPC_MoveParent,
/*71916*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->71960
/*71919*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*71926*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71929*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*71939*/         OPC_EmitInteger, MVT::i32, 0, 
/*71942*/         OPC_EmitInteger, MVT::i32, 14, 
/*71945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71948*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*71960*/       /*SwitchType*/ 41, MVT::v4f32,// ->72003
/*71962*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*71969*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71972*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*71982*/         OPC_EmitInteger, MVT::i32, 0, 
/*71985*/         OPC_EmitInteger, MVT::i32, 14, 
/*71988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*72003*/       0, // EndSwitchType
/*72004*/     /*Scope*/ 98, /*->72103*/
/*72005*/       OPC_MoveChild, 0,
/*72007*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*72010*/       OPC_RecordChild0, // #0 = $Rm
/*72011*/       OPC_CheckChild0Type, MVT::f32,
/*72013*/       OPC_MoveParent,
/*72014*/       OPC_RecordChild1, // #1 = $Rn
/*72015*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->72059
/*72018*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*72025*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72028*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*72038*/         OPC_EmitInteger, MVT::i32, 0, 
/*72041*/         OPC_EmitInteger, MVT::i32, 14, 
/*72044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*72059*/       /*SwitchType*/ 41, MVT::v4f32,// ->72102
/*72061*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*72068*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72071*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*72081*/         OPC_EmitInteger, MVT::i32, 0, 
/*72084*/         OPC_EmitInteger, MVT::i32, 14, 
/*72087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*72102*/       0, // EndSwitchType
/*72103*/     /*Scope*/ 88, /*->72192*/
/*72104*/       OPC_RecordChild0, // #0 = $Vn
/*72105*/       OPC_RecordChild1, // #1 = $Vm
/*72106*/       OPC_SwitchType /*4 cases */, 19, MVT::v2f32,// ->72128
/*72109*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72111*/         OPC_EmitInteger, MVT::i32, 14, 
/*72114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*72128*/       /*SwitchType*/ 19, MVT::v4f32,// ->72149
/*72130*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72132*/         OPC_EmitInteger, MVT::i32, 14, 
/*72135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*72149*/       /*SwitchType*/ 19, MVT::v4f16,// ->72170
/*72151*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*72153*/         OPC_EmitInteger, MVT::i32, 14, 
/*72156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULhd), 0,
                      1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VMULhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*72170*/       /*SwitchType*/ 19, MVT::v8f16,// ->72191
/*72172*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*72174*/         OPC_EmitInteger, MVT::i32, 14, 
/*72177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULhq), 0,
                      1/*#VTs*/, MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VMULhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*72191*/       0, // EndSwitchType
/*72192*/     0, /*End of Scope*/
/*72193*/   /*SwitchOpcode*/ 48|128,2/*304*/, TARGET_VAL(ISD::FABS),// ->72501
/*72197*/     OPC_Scope, 98, /*->72297*/ // 2 children in Scope
/*72199*/       OPC_MoveChild, 0,
/*72201*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVDRR),
/*72204*/       OPC_RecordChild0, // #0 = $Rl
/*72205*/       OPC_RecordChild1, // #1 = $Rh
/*72206*/       OPC_MoveParent,
/*72207*/       OPC_Scope, 43, /*->72252*/ // 2 children in Scope
/*72209*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*72211*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*72218*/         OPC_EmitInteger, MVT::i32, 14, 
/*72221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72224*/         OPC_EmitNode, TARGET_VAL(ARM::BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*72235*/         OPC_EmitInteger, MVT::i32, 14, 
/*72238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*72252*/       /*Scope*/ 43, /*->72296*/
/*72253*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*72255*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*72262*/         OPC_EmitInteger, MVT::i32, 14, 
/*72265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72268*/         OPC_EmitNode, TARGET_VAL(ARM::t2BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*72279*/         OPC_EmitInteger, MVT::i32, 14, 
/*72282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*72296*/       0, /*End of Scope*/
/*72297*/     /*Scope*/ 73|128,1/*201*/, /*->72500*/
/*72299*/       OPC_RecordChild0, // #0 = $Dm
/*72300*/       OPC_SwitchType /*6 cases */, 18, MVT::f64,// ->72321
/*72303*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*72305*/         OPC_EmitInteger, MVT::i32, 14, 
/*72308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VABSD:f64 DPR:f64:$Dm)
/*72321*/       /*SwitchType*/ 96, MVT::f32,// ->72419
/*72323*/         OPC_Scope, 18, /*->72343*/ // 2 children in Scope
/*72325*/           OPC_CheckPatternPredicate, 17, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*72327*/           OPC_EmitInteger, MVT::i32, 14, 
/*72330*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72333*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VABSS:f32 SPR:f32:$Sm)
/*72343*/         /*Scope*/ 74, /*->72418*/
/*72344*/           OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*72346*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72353*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*72356*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*72365*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72368*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*72378*/           OPC_EmitInteger, MVT::i32, 14, 
/*72381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72384*/           OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*72394*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*72397*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*72406*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72409*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*72418*/         0, /*End of Scope*/
/*72419*/       /*SwitchType*/ 18, MVT::v2f32,// ->72439
/*72421*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72423*/         OPC_EmitInteger, MVT::i32, 14, 
/*72426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*72439*/       /*SwitchType*/ 18, MVT::v4f32,// ->72459
/*72441*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72443*/         OPC_EmitInteger, MVT::i32, 14, 
/*72446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*72459*/       /*SwitchType*/ 18, MVT::v4f16,// ->72479
/*72461*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*72463*/         OPC_EmitInteger, MVT::i32, 14, 
/*72466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72469*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABShd), 0,
                      1/*#VTs*/, MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VABShd:v4f16 DPR:v4f16:$Vm)
/*72479*/       /*SwitchType*/ 18, MVT::v8f16,// ->72499
/*72481*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*72483*/         OPC_EmitInteger, MVT::i32, 14, 
/*72486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABShq), 0,
                      1/*#VTs*/, MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VABShq:v8f16 QPR:v8f16:$Vm)
/*72499*/       0, // EndSwitchType
/*72500*/     0, /*End of Scope*/
/*72501*/   /*SwitchOpcode*/ 57, TARGET_VAL(ISD::ConstantFP),// ->72561
/*72504*/     OPC_RecordNode, // #0 = $imm
/*72505*/     OPC_SwitchType /*2 cases */, 25, MVT::f64,// ->72533
/*72508*/       OPC_CheckPredicate, 83, // Predicate_vfp_f64imm
/*72510*/       OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3())
/*72512*/       OPC_EmitConvertToTarget, 0,
/*72514*/       OPC_EmitNodeXForm, 20, 1, // anonymous_4139
/*72517*/       OPC_EmitInteger, MVT::i32, 14, 
/*72520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4139>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4139:f64 (fpimm:f64):$imm))
/*72533*/     /*SwitchType*/ 25, MVT::f32,// ->72560
/*72535*/       OPC_CheckPredicate, 84, // Predicate_vfp_f32imm
/*72537*/       OPC_CheckPatternPredicate, 91, // (Subtarget->hasVFP3())
/*72539*/       OPC_EmitConvertToTarget, 0,
/*72541*/       OPC_EmitNodeXForm, 21, 1, // anonymous_4138
/*72544*/       OPC_EmitInteger, MVT::i32, 14, 
/*72547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4138>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4138:f32 (fpimm:f32):$imm))
/*72560*/     0, // EndSwitchType
/*72561*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::FDIV),// ->72610
/*72564*/     OPC_RecordChild0, // #0 = $Dn
/*72565*/     OPC_RecordChild1, // #1 = $Dm
/*72566*/     OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->72588
/*72569*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*72571*/       OPC_EmitInteger, MVT::i32, 14, 
/*72574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*72588*/     /*SwitchType*/ 19, MVT::f32,// ->72609
/*72590*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*72592*/       OPC_EmitInteger, MVT::i32, 14, 
/*72595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72598*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*72609*/     0, // EndSwitchType
/*72610*/   /*SwitchOpcode*/ 82, TARGET_VAL(ISD::FMAXNUM),// ->72695
/*72613*/     OPC_RecordChild0, // #0 = $Sn
/*72614*/     OPC_RecordChild1, // #1 = $Sm
/*72615*/     OPC_SwitchType /*6 cases */, 11, MVT::f32,// ->72629
/*72618*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*72620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*72629*/     /*SwitchType*/ 11, MVT::f64,// ->72642
/*72631*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*72633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*72642*/     /*SwitchType*/ 11, MVT::v2f32,// ->72655
/*72644*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*72646*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNDf), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*72655*/     /*SwitchType*/ 11, MVT::v4f32,// ->72668
/*72657*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*72659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQf), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*72668*/     /*SwitchType*/ 11, MVT::v4f16,// ->72681
/*72670*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*72672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNDh), 0,
                    1/*#VTs*/, MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*72681*/     /*SwitchType*/ 11, MVT::v8f16,// ->72694
/*72683*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*72685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQh), 0,
                    1/*#VTs*/, MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*72694*/     0, // EndSwitchType
/*72695*/   /*SwitchOpcode*/ 82, TARGET_VAL(ISD::FMINNUM),// ->72780
/*72698*/     OPC_RecordChild0, // #0 = $Sn
/*72699*/     OPC_RecordChild1, // #1 = $Sm
/*72700*/     OPC_SwitchType /*6 cases */, 11, MVT::f32,// ->72714
/*72703*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*72705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*72714*/     /*SwitchType*/ 11, MVT::f64,// ->72727
/*72716*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*72718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*72727*/     /*SwitchType*/ 11, MVT::v2f32,// ->72740
/*72729*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*72731*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNDf), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*72740*/     /*SwitchType*/ 11, MVT::v4f32,// ->72753
/*72742*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*72744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQf), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*72753*/     /*SwitchType*/ 11, MVT::v4f16,// ->72766
/*72755*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*72757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNDh), 0,
                    1/*#VTs*/, MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*72766*/     /*SwitchType*/ 11, MVT::v8f16,// ->72779
/*72768*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*72770*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQh), 0,
                    1/*#VTs*/, MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*72779*/     0, // EndSwitchType
/*72780*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_EXTEND),// ->72804
/*72783*/     OPC_RecordChild0, // #0 = $Sm
/*72784*/     OPC_CheckType, MVT::f64,
/*72786*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*72788*/     OPC_EmitInteger, MVT::i32, 14, 
/*72791*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72794*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*72804*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_ROUND),// ->72828
/*72807*/     OPC_RecordChild0, // #0 = $Dm
/*72808*/     OPC_CheckType, MVT::f32,
/*72810*/     OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*72812*/     OPC_EmitInteger, MVT::i32, 14, 
/*72815*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72818*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*72828*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FTRUNC),// ->72874
/*72831*/     OPC_RecordChild0, // #0 = $Sm
/*72832*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->72853
/*72835*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*72837*/       OPC_EmitInteger, MVT::i32, 14, 
/*72840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*72853*/     /*SwitchType*/ 18, MVT::f64,// ->72873
/*72855*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*72857*/       OPC_EmitInteger, MVT::i32, 14, 
/*72860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*72873*/     0, // EndSwitchType
/*72874*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FNEARBYINT),// ->72920
/*72877*/     OPC_RecordChild0, // #0 = $Sm
/*72878*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->72899
/*72881*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*72883*/       OPC_EmitInteger, MVT::i32, 14, 
/*72886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72889*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*72899*/     /*SwitchType*/ 18, MVT::f64,// ->72919
/*72901*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*72903*/       OPC_EmitInteger, MVT::i32, 14, 
/*72906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*72919*/     0, // EndSwitchType
/*72920*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FRINT),// ->72966
/*72923*/     OPC_RecordChild0, // #0 = $Sm
/*72924*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->72945
/*72927*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*72929*/       OPC_EmitInteger, MVT::i32, 14, 
/*72932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*72945*/     /*SwitchType*/ 18, MVT::f64,// ->72965
/*72947*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*72949*/       OPC_EmitInteger, MVT::i32, 14, 
/*72952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*72965*/     0, // EndSwitchType
/*72966*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FROUND),// ->72996
/*72969*/     OPC_RecordChild0, // #0 = $Sm
/*72970*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->72983
/*72973*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*72975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (frnd:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*72983*/     /*SwitchType*/ 10, MVT::f64,// ->72995
/*72985*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*72987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (frnd:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*72995*/     0, // EndSwitchType
/*72996*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FCEIL),// ->73026
/*72999*/     OPC_RecordChild0, // #0 = $Sm
/*73000*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->73013
/*73003*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*73005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*73013*/     /*SwitchType*/ 10, MVT::f64,// ->73025
/*73015*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*73017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*73025*/     0, // EndSwitchType
/*73026*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FFLOOR),// ->73056
/*73029*/     OPC_RecordChild0, // #0 = $Sm
/*73030*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->73043
/*73033*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8())
/*73035*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*73043*/     /*SwitchType*/ 10, MVT::f64,// ->73055
/*73045*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*73047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*73055*/     0, // EndSwitchType
/*73056*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FSQRT),// ->73102
/*73059*/     OPC_RecordChild0, // #0 = $Dm
/*73060*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->73081
/*73063*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*73065*/       OPC_EmitInteger, MVT::i32, 14, 
/*73068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73071*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*73081*/     /*SwitchType*/ 18, MVT::f32,// ->73101
/*73083*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*73085*/       OPC_EmitInteger, MVT::i32, 14, 
/*73088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*73101*/     0, // EndSwitchType
/*73102*/   /*SwitchOpcode*/ 21, TARGET_VAL(ARMISD::VMOVDRR),// ->73126
/*73105*/     OPC_RecordChild0, // #0 = $Rt
/*73106*/     OPC_RecordChild1, // #1 = $Rt2
/*73107*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*73109*/     OPC_EmitInteger, MVT::i32, 14, 
/*73112*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73115*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*73126*/   /*SwitchOpcode*/ 65, TARGET_VAL(ISD::FP16_TO_FP),// ->73194
/*73129*/     OPC_RecordChild0, // #0 = $a
/*73130*/     OPC_CheckChild0Type, MVT::i32,
/*73132*/     OPC_SwitchType /*2 cases */, 28, MVT::f32,// ->73163
/*73135*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*73138*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*73147*/       OPC_EmitInteger, MVT::i32, 14, 
/*73150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*73163*/     /*SwitchType*/ 28, MVT::f64,// ->73193
/*73165*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*73168*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*73177*/       OPC_EmitInteger, MVT::i32, 14, 
/*73180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73183*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*73193*/     0, // EndSwitchType
/*73194*/   /*SwitchOpcode*/ 69|128,1/*197*/, TARGET_VAL(ISD::FMAXNAN),// ->73395
/*73198*/     OPC_RecordChild0, // #0 = $a
/*73199*/     OPC_RecordChild1, // #1 = $b
/*73200*/     OPC_SwitchType /*5 cases */, 107, MVT::f32,// ->73310
/*73203*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73205*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*73212*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73215*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*73224*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73227*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*73237*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*73244*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73247*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*73256*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73259*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*73269*/       OPC_EmitInteger, MVT::i32, 14, 
/*73272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73275*/       OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*73286*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73289*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*73298*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73301*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fmaxnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*73310*/     /*SwitchType*/ 19, MVT::v2f32,// ->73331
/*73312*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73314*/       OPC_EmitInteger, MVT::i32, 14, 
/*73317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*73331*/     /*SwitchType*/ 19, MVT::v4f32,// ->73352
/*73333*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73335*/       OPC_EmitInteger, MVT::i32, 14, 
/*73338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*73352*/     /*SwitchType*/ 19, MVT::v4f16,// ->73373
/*73354*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*73356*/       OPC_EmitInteger, MVT::i32, 14, 
/*73359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXhd), 0,
                    1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*73373*/     /*SwitchType*/ 19, MVT::v8f16,// ->73394
/*73375*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*73377*/       OPC_EmitInteger, MVT::i32, 14, 
/*73380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXhq), 0,
                    1/*#VTs*/, MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*73394*/     0, // EndSwitchType
/*73395*/   /*SwitchOpcode*/ 69|128,1/*197*/, TARGET_VAL(ISD::FMINNAN),// ->73596
/*73399*/     OPC_RecordChild0, // #0 = $a
/*73400*/     OPC_RecordChild1, // #1 = $b
/*73401*/     OPC_SwitchType /*5 cases */, 107, MVT::f32,// ->73511
/*73404*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73406*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*73413*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73416*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*73425*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73428*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*73438*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*73445*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73448*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*73457*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73460*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*73470*/       OPC_EmitInteger, MVT::i32, 14, 
/*73473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73476*/       OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*73487*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73490*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*73499*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73502*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fminnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*73511*/     /*SwitchType*/ 19, MVT::v2f32,// ->73532
/*73513*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73515*/       OPC_EmitInteger, MVT::i32, 14, 
/*73518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73521*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*73532*/     /*SwitchType*/ 19, MVT::v4f32,// ->73553
/*73534*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73536*/       OPC_EmitInteger, MVT::i32, 14, 
/*73539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*73553*/     /*SwitchType*/ 19, MVT::v4f16,// ->73574
/*73555*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*73557*/       OPC_EmitInteger, MVT::i32, 14, 
/*73560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINhd), 0,
                    1/*#VTs*/, MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*73574*/     /*SwitchType*/ 19, MVT::v8f16,// ->73595
/*73576*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*73578*/       OPC_EmitInteger, MVT::i32, 14, 
/*73581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINhq), 0,
                    1/*#VTs*/, MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*73595*/     0, // EndSwitchType
/*73596*/   /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ARMISD::VMOVIMM),// ->73806
/*73600*/     OPC_Scope, 32, /*->73634*/ // 2 children in Scope
/*73602*/       OPC_MoveChild, 0,
/*73604*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*73607*/       OPC_MoveParent,
/*73608*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*73610*/       OPC_SwitchType /*2 cases */, 9, MVT::v2i32,// ->73622
/*73613*/         OPC_CheckPatternPredicate, 92, // (Subtarget->hasZeroCycleZeroing())
/*73615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVD0), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*73622*/       /*SwitchType*/ 9, MVT::v4i32,// ->73633
/*73624*/         OPC_CheckPatternPredicate, 92, // (Subtarget->hasZeroCycleZeroing())
/*73626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVQ0), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*73633*/       0, // EndSwitchType
/*73634*/     /*Scope*/ 41|128,1/*169*/, /*->73805*/
/*73636*/       OPC_RecordChild0, // #0 = $SIMM
/*73637*/       OPC_MoveChild, 0,
/*73639*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*73642*/       OPC_MoveParent,
/*73643*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->73664
/*73646*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73648*/         OPC_EmitInteger, MVT::i32, 14, 
/*73651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73654*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*73664*/       /*SwitchType*/ 18, MVT::v16i8,// ->73684
/*73666*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73668*/         OPC_EmitInteger, MVT::i32, 14, 
/*73671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73674*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*73684*/       /*SwitchType*/ 18, MVT::v4i16,// ->73704
/*73686*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73688*/         OPC_EmitInteger, MVT::i32, 14, 
/*73691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*73704*/       /*SwitchType*/ 18, MVT::v8i16,// ->73724
/*73706*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73708*/         OPC_EmitInteger, MVT::i32, 14, 
/*73711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73714*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*73724*/       /*SwitchType*/ 18, MVT::v2i32,// ->73744
/*73726*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73728*/         OPC_EmitInteger, MVT::i32, 14, 
/*73731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*73744*/       /*SwitchType*/ 18, MVT::v4i32,// ->73764
/*73746*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73748*/         OPC_EmitInteger, MVT::i32, 14, 
/*73751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73754*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*73764*/       /*SwitchType*/ 18, MVT::v1i64,// ->73784
/*73766*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73768*/         OPC_EmitInteger, MVT::i32, 14, 
/*73771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*73784*/       /*SwitchType*/ 18, MVT::v2i64,// ->73804
/*73786*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73788*/         OPC_EmitInteger, MVT::i32, 14, 
/*73791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*73804*/       0, // EndSwitchType
/*73805*/     0, /*End of Scope*/
/*73806*/   /*SwitchOpcode*/ 79|128,5/*719*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->74529
/*73810*/     OPC_RecordChild0, // #0 = $src
/*73811*/     OPC_Scope, 11|128,2/*267*/, /*->74081*/ // 4 children in Scope
/*73814*/       OPC_MoveChild, 1,
/*73816*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*73819*/       OPC_RecordMemRef,
/*73820*/       OPC_RecordNode, // #1 = 'ld' chained node
/*73821*/       OPC_CheckFoldableChainNode,
/*73822*/       OPC_RecordChild1, // #2 = $Rn
/*73823*/       OPC_CheckChild1Type, MVT::i32,
/*73825*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*73827*/       OPC_CheckType, MVT::i32,
/*73829*/       OPC_Scope, 84, /*->73915*/ // 4 children in Scope
/*73831*/         OPC_CheckPredicate, 30, // Predicate_extload
/*73833*/         OPC_Scope, 39, /*->73874*/ // 2 children in Scope
/*73835*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*73837*/           OPC_MoveParent,
/*73838*/           OPC_RecordChild2, // #3 = $lane
/*73839*/           OPC_MoveChild, 2,
/*73841*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73844*/           OPC_MoveParent,
/*73845*/           OPC_CheckType, MVT::v8i8,
/*73847*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73849*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*73852*/           OPC_EmitMergeInputChains1_1,
/*73853*/           OPC_EmitConvertToTarget, 3,
/*73855*/           OPC_EmitInteger, MVT::i32, 14, 
/*73858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73861*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*73874*/         /*Scope*/ 39, /*->73914*/
/*73875*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*73877*/           OPC_MoveParent,
/*73878*/           OPC_RecordChild2, // #3 = $lane
/*73879*/           OPC_MoveChild, 2,
/*73881*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73884*/           OPC_MoveParent,
/*73885*/           OPC_CheckType, MVT::v4i16,
/*73887*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73889*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*73892*/           OPC_EmitMergeInputChains1_1,
/*73893*/           OPC_EmitConvertToTarget, 3,
/*73895*/           OPC_EmitInteger, MVT::i32, 14, 
/*73898*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73901*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*73914*/         0, /*End of Scope*/
/*73915*/       /*Scope*/ 39, /*->73955*/
/*73916*/         OPC_CheckPredicate, 52, // Predicate_load
/*73918*/         OPC_MoveParent,
/*73919*/         OPC_RecordChild2, // #3 = $lane
/*73920*/         OPC_MoveChild, 2,
/*73922*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73925*/         OPC_MoveParent,
/*73926*/         OPC_CheckType, MVT::v2i32,
/*73928*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73930*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*73933*/         OPC_EmitMergeInputChains1_1,
/*73934*/         OPC_EmitConvertToTarget, 3,
/*73936*/         OPC_EmitInteger, MVT::i32, 14, 
/*73939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*73955*/       /*Scope*/ 84, /*->74040*/
/*73956*/         OPC_CheckPredicate, 30, // Predicate_extload
/*73958*/         OPC_Scope, 39, /*->73999*/ // 2 children in Scope
/*73960*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*73962*/           OPC_MoveParent,
/*73963*/           OPC_RecordChild2, // #3 = $lane
/*73964*/           OPC_MoveChild, 2,
/*73966*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73969*/           OPC_MoveParent,
/*73970*/           OPC_CheckType, MVT::v16i8,
/*73972*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73974*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*73977*/           OPC_EmitMergeInputChains1_1,
/*73978*/           OPC_EmitConvertToTarget, 3,
/*73980*/           OPC_EmitInteger, MVT::i32, 14, 
/*73983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73986*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*73999*/         /*Scope*/ 39, /*->74039*/
/*74000*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*74002*/           OPC_MoveParent,
/*74003*/           OPC_RecordChild2, // #3 = $lane
/*74004*/           OPC_MoveChild, 2,
/*74006*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74009*/           OPC_MoveParent,
/*74010*/           OPC_CheckType, MVT::v8i16,
/*74012*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74014*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*74017*/           OPC_EmitMergeInputChains1_1,
/*74018*/           OPC_EmitConvertToTarget, 3,
/*74020*/           OPC_EmitInteger, MVT::i32, 14, 
/*74023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74026*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*74039*/         0, /*End of Scope*/
/*74040*/       /*Scope*/ 39, /*->74080*/
/*74041*/         OPC_CheckPredicate, 52, // Predicate_load
/*74043*/         OPC_MoveParent,
/*74044*/         OPC_RecordChild2, // #3 = $lane
/*74045*/         OPC_MoveChild, 2,
/*74047*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74050*/         OPC_MoveParent,
/*74051*/         OPC_CheckType, MVT::v4i32,
/*74053*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74055*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*74058*/         OPC_EmitMergeInputChains1_1,
/*74059*/         OPC_EmitConvertToTarget, 3,
/*74061*/         OPC_EmitInteger, MVT::i32, 14, 
/*74064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*74080*/       0, /*End of Scope*/
/*74081*/     /*Scope*/ 21|128,2/*277*/, /*->74360*/
/*74083*/       OPC_RecordChild1, // #1 = $R
/*74084*/       OPC_Scope, 59, /*->74145*/ // 4 children in Scope
/*74086*/         OPC_CheckChild1Type, MVT::i32,
/*74088*/         OPC_RecordChild2, // #2 = $lane
/*74089*/         OPC_MoveChild, 2,
/*74091*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74094*/         OPC_MoveParent,
/*74095*/         OPC_SwitchType /*2 cases */, 22, MVT::v8i8,// ->74120
/*74098*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74100*/           OPC_EmitConvertToTarget, 2,
/*74102*/           OPC_EmitInteger, MVT::i32, 14, 
/*74105*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74108*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*74120*/         /*SwitchType*/ 22, MVT::v4i16,// ->74144
/*74122*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74124*/           OPC_EmitConvertToTarget, 2,
/*74126*/           OPC_EmitInteger, MVT::i32, 14, 
/*74129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74132*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*74144*/         0, // EndSwitchType
/*74145*/       /*Scope*/ 31, /*->74177*/
/*74146*/         OPC_RecordChild2, // #2 = $lane
/*74147*/         OPC_MoveChild, 2,
/*74149*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74152*/         OPC_MoveParent,
/*74153*/         OPC_CheckType, MVT::v2i32,
/*74155*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*74157*/         OPC_EmitConvertToTarget, 2,
/*74159*/         OPC_EmitInteger, MVT::i32, 14, 
/*74162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*74177*/       /*Scope*/ 119, /*->74297*/
/*74178*/         OPC_CheckChild1Type, MVT::i32,
/*74180*/         OPC_RecordChild2, // #2 = $lane
/*74181*/         OPC_MoveChild, 2,
/*74183*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74186*/         OPC_MoveParent,
/*74187*/         OPC_SwitchType /*2 cases */, 52, MVT::v16i8,// ->74242
/*74190*/           OPC_EmitConvertToTarget, 2,
/*74192*/           OPC_EmitNodeXForm, 14, 3, // DSubReg_i8_reg
/*74195*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*74204*/           OPC_EmitConvertToTarget, 2,
/*74206*/           OPC_EmitNodeXForm, 15, 6, // SubReg_i8_lane
/*74209*/           OPC_EmitInteger, MVT::i32, 14, 
/*74212*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74215*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*74227*/           OPC_EmitConvertToTarget, 2,
/*74229*/           OPC_EmitNodeXForm, 14, 11, // DSubReg_i8_reg
/*74232*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*74242*/         /*SwitchType*/ 52, MVT::v8i16,// ->74296
/*74244*/           OPC_EmitConvertToTarget, 2,
/*74246*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*74249*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*74258*/           OPC_EmitConvertToTarget, 2,
/*74260*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*74263*/           OPC_EmitInteger, MVT::i32, 14, 
/*74266*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74269*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*74281*/           OPC_EmitConvertToTarget, 2,
/*74283*/           OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*74286*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*74296*/         0, // EndSwitchType
/*74297*/       /*Scope*/ 61, /*->74359*/
/*74298*/         OPC_RecordChild2, // #2 = $lane
/*74299*/         OPC_MoveChild, 2,
/*74301*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74304*/         OPC_MoveParent,
/*74305*/         OPC_CheckType, MVT::v4i32,
/*74307*/         OPC_EmitConvertToTarget, 2,
/*74309*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*74312*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*74321*/         OPC_EmitConvertToTarget, 2,
/*74323*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*74326*/         OPC_EmitInteger, MVT::i32, 14, 
/*74329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74332*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*74344*/         OPC_EmitConvertToTarget, 2,
/*74346*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*74349*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*74359*/       0, /*End of Scope*/
/*74360*/     /*Scope*/ 81, /*->74442*/
/*74361*/       OPC_MoveChild, 1,
/*74363*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*74366*/       OPC_RecordMemRef,
/*74367*/       OPC_RecordNode, // #1 = 'ld' chained node
/*74368*/       OPC_CheckFoldableChainNode,
/*74369*/       OPC_RecordChild1, // #2 = $addr
/*74370*/       OPC_CheckChild1Type, MVT::i32,
/*74372*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*74374*/       OPC_CheckPredicate, 52, // Predicate_load
/*74376*/       OPC_CheckType, MVT::f32,
/*74378*/       OPC_MoveParent,
/*74379*/       OPC_RecordChild2, // #3 = $lane
/*74380*/       OPC_MoveChild, 2,
/*74382*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74385*/       OPC_MoveParent,
/*74386*/       OPC_SwitchType /*2 cases */, 25, MVT::v2f32,// ->74414
/*74389*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*74392*/         OPC_EmitMergeInputChains1_1,
/*74393*/         OPC_EmitConvertToTarget, 3,
/*74395*/         OPC_EmitInteger, MVT::i32, 14, 
/*74398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*74414*/       /*SwitchType*/ 25, MVT::v4f32,// ->74441
/*74416*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*74419*/         OPC_EmitMergeInputChains1_1,
/*74420*/         OPC_EmitConvertToTarget, 3,
/*74422*/         OPC_EmitInteger, MVT::i32, 14, 
/*74425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74428*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*74441*/       0, // EndSwitchType
/*74442*/     /*Scope*/ 85, /*->74528*/
/*74443*/       OPC_RecordChild1, // #1 = $src2
/*74444*/       OPC_RecordChild2, // #2 = $src3
/*74445*/       OPC_MoveChild, 2,
/*74447*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74450*/       OPC_MoveParent,
/*74451*/       OPC_SwitchType /*3 cases */, 15, MVT::v2f64,// ->74469
/*74454*/         OPC_EmitConvertToTarget, 2,
/*74456*/         OPC_EmitNodeXForm, 17, 3, // DSubReg_f64_reg
/*74459*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*74469*/       /*SwitchType*/ 27, MVT::v2f32,// ->74498
/*74471*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*74474*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74483*/         OPC_EmitConvertToTarget, 2,
/*74485*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*74488*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*74498*/       /*SwitchType*/ 27, MVT::v4f32,// ->74527
/*74500*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*74503*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74512*/         OPC_EmitConvertToTarget, 2,
/*74514*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*74517*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*74527*/       0, // EndSwitchType
/*74528*/     0, /*End of Scope*/
/*74529*/   /*SwitchOpcode*/ 73|128,4/*585*/, TARGET_VAL(ARMISD::VDUP),// ->75118
/*74533*/     OPC_Scope, 72|128,1/*200*/, /*->74736*/ // 4 children in Scope
/*74536*/       OPC_MoveChild, 0,
/*74538*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*74541*/       OPC_RecordMemRef,
/*74542*/       OPC_RecordNode, // #0 = 'ld' chained node
/*74543*/       OPC_RecordChild1, // #1 = $Rn
/*74544*/       OPC_CheckChild1Type, MVT::i32,
/*74546*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*74548*/       OPC_CheckType, MVT::i32,
/*74550*/       OPC_Scope, 62, /*->74614*/ // 4 children in Scope
/*74552*/         OPC_CheckPredicate, 30, // Predicate_extload
/*74554*/         OPC_Scope, 28, /*->74584*/ // 2 children in Scope
/*74556*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*74558*/           OPC_MoveParent,
/*74559*/           OPC_CheckType, MVT::v8i8,
/*74561*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74563*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*74566*/           OPC_EmitMergeInputChains1_0,
/*74567*/           OPC_EmitInteger, MVT::i32, 14, 
/*74570*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74573*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*74584*/         /*Scope*/ 28, /*->74613*/
/*74585*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*74587*/           OPC_MoveParent,
/*74588*/           OPC_CheckType, MVT::v4i16,
/*74590*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74592*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*74595*/           OPC_EmitMergeInputChains1_0,
/*74596*/           OPC_EmitInteger, MVT::i32, 14, 
/*74599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74602*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*74613*/         0, /*End of Scope*/
/*74614*/       /*Scope*/ 28, /*->74643*/
/*74615*/         OPC_CheckPredicate, 52, // Predicate_load
/*74617*/         OPC_MoveParent,
/*74618*/         OPC_CheckType, MVT::v2i32,
/*74620*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74622*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*74625*/         OPC_EmitMergeInputChains1_0,
/*74626*/         OPC_EmitInteger, MVT::i32, 14, 
/*74629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*74643*/       /*Scope*/ 62, /*->74706*/
/*74644*/         OPC_CheckPredicate, 30, // Predicate_extload
/*74646*/         OPC_Scope, 28, /*->74676*/ // 2 children in Scope
/*74648*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*74650*/           OPC_MoveParent,
/*74651*/           OPC_CheckType, MVT::v16i8,
/*74653*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74655*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*74658*/           OPC_EmitMergeInputChains1_0,
/*74659*/           OPC_EmitInteger, MVT::i32, 14, 
/*74662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*74676*/         /*Scope*/ 28, /*->74705*/
/*74677*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*74679*/           OPC_MoveParent,
/*74680*/           OPC_CheckType, MVT::v8i16,
/*74682*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74684*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*74687*/           OPC_EmitMergeInputChains1_0,
/*74688*/           OPC_EmitInteger, MVT::i32, 14, 
/*74691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74694*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*74705*/         0, /*End of Scope*/
/*74706*/       /*Scope*/ 28, /*->74735*/
/*74707*/         OPC_CheckPredicate, 52, // Predicate_load
/*74709*/         OPC_MoveParent,
/*74710*/         OPC_CheckType, MVT::v4i32,
/*74712*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74714*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*74717*/         OPC_EmitMergeInputChains1_0,
/*74718*/         OPC_EmitInteger, MVT::i32, 14, 
/*74721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74724*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*74735*/       0, /*End of Scope*/
/*74736*/     /*Scope*/ 20|128,1/*148*/, /*->74886*/
/*74738*/       OPC_RecordChild0, // #0 = $R
/*74739*/       OPC_CheckChild0Type, MVT::i32,
/*74741*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->74762
/*74744*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74746*/         OPC_EmitInteger, MVT::i32, 14, 
/*74749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*74762*/       /*SwitchType*/ 18, MVT::v4i16,// ->74782
/*74764*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74766*/         OPC_EmitInteger, MVT::i32, 14, 
/*74769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*74782*/       /*SwitchType*/ 41, MVT::v2i32,// ->74825
/*74784*/         OPC_Scope, 18, /*->74804*/ // 2 children in Scope
/*74786*/           OPC_CheckPatternPredicate, 59, // (!Subtarget->isSwift()) && (Subtarget->hasNEON())
/*74788*/           OPC_EmitInteger, MVT::i32, 14, 
/*74791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74794*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*74804*/         /*Scope*/ 19, /*->74824*/
/*74805*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*74807*/           OPC_EmitInteger, MVT::i32, 14, 
/*74810*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74813*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*74824*/         0, /*End of Scope*/
/*74825*/       /*SwitchType*/ 18, MVT::v16i8,// ->74845
/*74827*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74829*/         OPC_EmitInteger, MVT::i32, 14, 
/*74832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*74845*/       /*SwitchType*/ 18, MVT::v8i16,// ->74865
/*74847*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74849*/         OPC_EmitInteger, MVT::i32, 14, 
/*74852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*74865*/       /*SwitchType*/ 18, MVT::v4i32,// ->74885
/*74867*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74869*/         OPC_EmitInteger, MVT::i32, 14, 
/*74872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*74885*/       0, // EndSwitchType
/*74886*/     /*Scope*/ 11|128,1/*139*/, /*->75027*/
/*74888*/       OPC_MoveChild, 0,
/*74890*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::LOAD),// ->74954
/*74894*/         OPC_RecordMemRef,
/*74895*/         OPC_RecordNode, // #0 = 'ld' chained node
/*74896*/         OPC_RecordChild1, // #1 = $addr
/*74897*/         OPC_CheckChild1Type, MVT::i32,
/*74899*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*74901*/         OPC_CheckPredicate, 52, // Predicate_load
/*74903*/         OPC_CheckType, MVT::f32,
/*74905*/         OPC_MoveParent,
/*74906*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->74930
/*74909*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*74912*/           OPC_EmitMergeInputChains1_0,
/*74913*/           OPC_EmitInteger, MVT::i32, 14, 
/*74916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74919*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*74930*/         /*SwitchType*/ 21, MVT::v4f32,// ->74953
/*74932*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*74935*/           OPC_EmitMergeInputChains1_0,
/*74936*/           OPC_EmitInteger, MVT::i32, 14, 
/*74939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*74953*/         0, // EndSwitchType
/*74954*/       /*SwitchOpcode*/ 69, TARGET_VAL(ISD::BITCAST),// ->75026
/*74957*/         OPC_RecordChild0, // #0 = $R
/*74958*/         OPC_CheckChild0Type, MVT::i32,
/*74960*/         OPC_CheckType, MVT::f32,
/*74962*/         OPC_MoveParent,
/*74963*/         OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->75007
/*74966*/           OPC_Scope, 18, /*->74986*/ // 2 children in Scope
/*74968*/             OPC_CheckPatternPredicate, 59, // (!Subtarget->isSwift()) && (Subtarget->hasNEON())
/*74970*/             OPC_EmitInteger, MVT::i32, 14, 
/*74973*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74976*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*74986*/           /*Scope*/ 19, /*->75006*/
/*74987*/             OPC_CheckPatternPredicate, 58, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*74989*/             OPC_EmitInteger, MVT::i32, 14, 
/*74992*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74995*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*75006*/           0, /*End of Scope*/
/*75007*/         /*SwitchType*/ 16, MVT::v4f32,// ->75025
/*75009*/           OPC_EmitInteger, MVT::i32, 14, 
/*75012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75015*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*75025*/         0, // EndSwitchType
/*75026*/       0, // EndSwitchOpcode
/*75027*/     /*Scope*/ 89, /*->75117*/
/*75028*/       OPC_RecordChild0, // #0 = $src
/*75029*/       OPC_CheckChild0Type, MVT::f32,
/*75031*/       OPC_SwitchType /*2 cases */, 40, MVT::v2f32,// ->75074
/*75034*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*75041*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*75044*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*75054*/         OPC_EmitInteger, MVT::i32, 0, 
/*75057*/         OPC_EmitInteger, MVT::i32, 14, 
/*75060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75063*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*75074*/       /*SwitchType*/ 40, MVT::v4f32,// ->75116
/*75076*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*75083*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*75086*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*75096*/         OPC_EmitInteger, MVT::i32, 0, 
/*75099*/         OPC_EmitInteger, MVT::i32, 14, 
/*75102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75105*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*75116*/       0, // EndSwitchType
/*75117*/     0, /*End of Scope*/
/*75118*/   /*SwitchOpcode*/ 62|128,3/*446*/, TARGET_VAL(ISD::TRUNCATE),// ->75568
/*75122*/     OPC_Scope, 116|128,2/*372*/, /*->75497*/ // 2 children in Scope
/*75125*/       OPC_MoveChild, 0,
/*75127*/       OPC_SwitchOpcode /*2 cases */, 6|128,2/*262*/, TARGET_VAL(ARMISD::VSHRu),// ->75394
/*75132*/         OPC_Scope, 36|128,1/*164*/, /*->75299*/ // 2 children in Scope
/*75135*/           OPC_MoveChild, 0,
/*75137*/           OPC_SwitchOpcode /*2 cases */, 77, TARGET_VAL(ISD::ADD),// ->75218
/*75141*/             OPC_RecordChild0, // #0 = $Vn
/*75142*/             OPC_RecordChild1, // #1 = $Vm
/*75143*/             OPC_MoveParent,
/*75144*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->75169
/*75147*/               OPC_CheckChild1Integer, 8, 
/*75149*/               OPC_MoveParent,
/*75150*/               OPC_CheckType, MVT::v8i8,
/*75152*/               OPC_EmitInteger, MVT::i32, 14, 
/*75155*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75158*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75169*/             /*SwitchType*/ 22, MVT::v4i32,// ->75193
/*75171*/               OPC_CheckChild1Integer, 16, 
/*75173*/               OPC_MoveParent,
/*75174*/               OPC_CheckType, MVT::v4i16,
/*75176*/               OPC_EmitInteger, MVT::i32, 14, 
/*75179*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75182*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75193*/             /*SwitchType*/ 22, MVT::v2i64,// ->75217
/*75195*/               OPC_CheckChild1Integer, 32, 
/*75197*/               OPC_MoveParent,
/*75198*/               OPC_CheckType, MVT::v2i32,
/*75200*/               OPC_EmitInteger, MVT::i32, 14, 
/*75203*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75206*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*75217*/             0, // EndSwitchType
/*75218*/           /*SwitchOpcode*/ 77, TARGET_VAL(ISD::SUB),// ->75298
/*75221*/             OPC_RecordChild0, // #0 = $Vn
/*75222*/             OPC_RecordChild1, // #1 = $Vm
/*75223*/             OPC_MoveParent,
/*75224*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->75249
/*75227*/               OPC_CheckChild1Integer, 8, 
/*75229*/               OPC_MoveParent,
/*75230*/               OPC_CheckType, MVT::v8i8,
/*75232*/               OPC_EmitInteger, MVT::i32, 14, 
/*75235*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75238*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75249*/             /*SwitchType*/ 22, MVT::v4i32,// ->75273
/*75251*/               OPC_CheckChild1Integer, 16, 
/*75253*/               OPC_MoveParent,
/*75254*/               OPC_CheckType, MVT::v4i16,
/*75256*/               OPC_EmitInteger, MVT::i32, 14, 
/*75259*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75262*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75273*/             /*SwitchType*/ 22, MVT::v2i64,// ->75297
/*75275*/               OPC_CheckChild1Integer, 32, 
/*75277*/               OPC_MoveParent,
/*75278*/               OPC_CheckType, MVT::v2i32,
/*75280*/               OPC_EmitInteger, MVT::i32, 14, 
/*75283*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75286*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*75297*/             0, // EndSwitchType
/*75298*/           0, // EndSwitchOpcode
/*75299*/         /*Scope*/ 93, /*->75393*/
/*75300*/           OPC_RecordChild0, // #0 = $Vn
/*75301*/           OPC_RecordChild1, // #1 = $amt
/*75302*/           OPC_MoveChild, 1,
/*75304*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75307*/           OPC_Scope, 27, /*->75336*/ // 3 children in Scope
/*75309*/             OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*75311*/             OPC_MoveParent,
/*75312*/             OPC_CheckType, MVT::v8i16,
/*75314*/             OPC_MoveParent,
/*75315*/             OPC_CheckType, MVT::v8i8,
/*75317*/             OPC_EmitConvertToTarget, 1,
/*75319*/             OPC_EmitInteger, MVT::i32, 14, 
/*75322*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75325*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*75336*/           /*Scope*/ 27, /*->75364*/
/*75337*/             OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*75339*/             OPC_MoveParent,
/*75340*/             OPC_CheckType, MVT::v4i32,
/*75342*/             OPC_MoveParent,
/*75343*/             OPC_CheckType, MVT::v4i16,
/*75345*/             OPC_EmitConvertToTarget, 1,
/*75347*/             OPC_EmitInteger, MVT::i32, 14, 
/*75350*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75353*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*75364*/           /*Scope*/ 27, /*->75392*/
/*75365*/             OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*75367*/             OPC_MoveParent,
/*75368*/             OPC_CheckType, MVT::v2i64,
/*75370*/             OPC_MoveParent,
/*75371*/             OPC_CheckType, MVT::v2i32,
/*75373*/             OPC_EmitConvertToTarget, 1,
/*75375*/             OPC_EmitInteger, MVT::i32, 14, 
/*75378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75381*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*75392*/           0, /*End of Scope*/
/*75393*/         0, /*End of Scope*/
/*75394*/       /*SwitchOpcode*/ 99, TARGET_VAL(ARMISD::VSHRs),// ->75496
/*75397*/         OPC_RecordChild0, // #0 = $Vm
/*75398*/         OPC_RecordChild1, // #1 = $SIMM
/*75399*/         OPC_MoveChild, 1,
/*75401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75404*/         OPC_Scope, 29, /*->75435*/ // 3 children in Scope
/*75406*/           OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*75408*/           OPC_MoveParent,
/*75409*/           OPC_CheckType, MVT::v8i16,
/*75411*/           OPC_MoveParent,
/*75412*/           OPC_CheckType, MVT::v8i8,
/*75414*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75416*/           OPC_EmitConvertToTarget, 1,
/*75418*/           OPC_EmitInteger, MVT::i32, 14, 
/*75421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75424*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75435*/         /*Scope*/ 29, /*->75465*/
/*75436*/           OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*75438*/           OPC_MoveParent,
/*75439*/           OPC_CheckType, MVT::v4i32,
/*75441*/           OPC_MoveParent,
/*75442*/           OPC_CheckType, MVT::v4i16,
/*75444*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75446*/           OPC_EmitConvertToTarget, 1,
/*75448*/           OPC_EmitInteger, MVT::i32, 14, 
/*75451*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75454*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75465*/         /*Scope*/ 29, /*->75495*/
/*75466*/           OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*75468*/           OPC_MoveParent,
/*75469*/           OPC_CheckType, MVT::v2i64,
/*75471*/           OPC_MoveParent,
/*75472*/           OPC_CheckType, MVT::v2i32,
/*75474*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75476*/           OPC_EmitConvertToTarget, 1,
/*75478*/           OPC_EmitInteger, MVT::i32, 14, 
/*75481*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75484*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75495*/         0, /*End of Scope*/
/*75496*/       0, // EndSwitchOpcode
/*75497*/     /*Scope*/ 69, /*->75567*/
/*75498*/       OPC_RecordChild0, // #0 = $Vm
/*75499*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->75522
/*75502*/         OPC_CheckChild0Type, MVT::v8i16,
/*75504*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75506*/         OPC_EmitInteger, MVT::i32, 14, 
/*75509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75512*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*75522*/       /*SwitchType*/ 20, MVT::v4i16,// ->75544
/*75524*/         OPC_CheckChild0Type, MVT::v4i32,
/*75526*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75528*/         OPC_EmitInteger, MVT::i32, 14, 
/*75531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*75544*/       /*SwitchType*/ 20, MVT::v2i32,// ->75566
/*75546*/         OPC_CheckChild0Type, MVT::v2i64,
/*75548*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75550*/         OPC_EmitInteger, MVT::i32, 14, 
/*75553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75556*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*75566*/       0, // EndSwitchType
/*75567*/     0, /*End of Scope*/
/*75568*/   /*SwitchOpcode*/ 13|128,2/*269*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->75841
/*75572*/     OPC_Scope, 67|128,1/*195*/, /*->75770*/ // 2 children in Scope
/*75575*/       OPC_MoveChild, 0,
/*75577*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*75580*/       OPC_Scope, 93, /*->75675*/ // 2 children in Scope
/*75582*/         OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*75585*/         OPC_RecordChild1, // #0 = $Vn
/*75586*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->75616
/*75589*/           OPC_CheckChild1Type, MVT::v8i8,
/*75591*/           OPC_RecordChild2, // #1 = $Vm
/*75592*/           OPC_CheckChild2Type, MVT::v8i8,
/*75594*/           OPC_MoveParent,
/*75595*/           OPC_CheckType, MVT::v8i16,
/*75597*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75599*/           OPC_EmitInteger, MVT::i32, 14, 
/*75602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75605*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 255:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75616*/         /*SwitchType*/ 27, MVT::v4i16,// ->75645
/*75618*/           OPC_CheckChild1Type, MVT::v4i16,
/*75620*/           OPC_RecordChild2, // #1 = $Vm
/*75621*/           OPC_CheckChild2Type, MVT::v4i16,
/*75623*/           OPC_MoveParent,
/*75624*/           OPC_CheckType, MVT::v4i32,
/*75626*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75628*/           OPC_EmitInteger, MVT::i32, 14, 
/*75631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75634*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 255:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75645*/         /*SwitchType*/ 27, MVT::v2i32,// ->75674
/*75647*/           OPC_CheckChild1Type, MVT::v2i32,
/*75649*/           OPC_RecordChild2, // #1 = $Vm
/*75650*/           OPC_CheckChild2Type, MVT::v2i32,
/*75652*/           OPC_MoveParent,
/*75653*/           OPC_CheckType, MVT::v2i64,
/*75655*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75657*/           OPC_EmitInteger, MVT::i32, 14, 
/*75660*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75663*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 255:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75674*/         0, // EndSwitchType
/*75675*/       /*Scope*/ 93, /*->75769*/
/*75676*/         OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*75679*/         OPC_RecordChild1, // #0 = $Vn
/*75680*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->75710
/*75683*/           OPC_CheckChild1Type, MVT::v8i8,
/*75685*/           OPC_RecordChild2, // #1 = $Vm
/*75686*/           OPC_CheckChild2Type, MVT::v8i8,
/*75688*/           OPC_MoveParent,
/*75689*/           OPC_CheckType, MVT::v8i16,
/*75691*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75693*/           OPC_EmitInteger, MVT::i32, 14, 
/*75696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75699*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 256:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75710*/         /*SwitchType*/ 27, MVT::v4i16,// ->75739
/*75712*/           OPC_CheckChild1Type, MVT::v4i16,
/*75714*/           OPC_RecordChild2, // #1 = $Vm
/*75715*/           OPC_CheckChild2Type, MVT::v4i16,
/*75717*/           OPC_MoveParent,
/*75718*/           OPC_CheckType, MVT::v4i32,
/*75720*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75722*/           OPC_EmitInteger, MVT::i32, 14, 
/*75725*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75728*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 256:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75739*/         /*SwitchType*/ 27, MVT::v2i32,// ->75768
/*75741*/           OPC_CheckChild1Type, MVT::v2i32,
/*75743*/           OPC_RecordChild2, // #1 = $Vm
/*75744*/           OPC_CheckChild2Type, MVT::v2i32,
/*75746*/           OPC_MoveParent,
/*75747*/           OPC_CheckType, MVT::v2i64,
/*75749*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75751*/           OPC_EmitInteger, MVT::i32, 14, 
/*75754*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75757*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 256:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75768*/         0, // EndSwitchType
/*75769*/       0, /*End of Scope*/
/*75770*/     /*Scope*/ 69, /*->75840*/
/*75771*/       OPC_RecordChild0, // #0 = $Vm
/*75772*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->75795
/*75775*/         OPC_CheckChild0Type, MVT::v8i8,
/*75777*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75779*/         OPC_EmitInteger, MVT::i32, 14, 
/*75782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*75795*/       /*SwitchType*/ 20, MVT::v4i32,// ->75817
/*75797*/         OPC_CheckChild0Type, MVT::v4i16,
/*75799*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75801*/         OPC_EmitInteger, MVT::i32, 14, 
/*75804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*75817*/       /*SwitchType*/ 20, MVT::v2i64,// ->75839
/*75819*/         OPC_CheckChild0Type, MVT::v2i32,
/*75821*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75823*/         OPC_EmitInteger, MVT::i32, 14, 
/*75826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*75839*/       0, // EndSwitchType
/*75840*/     0, /*End of Scope*/
/*75841*/   /*SwitchOpcode*/ 90|128,4/*602*/, TARGET_VAL(ARMISD::VSHL),// ->76447
/*75845*/     OPC_Scope, 18|128,3/*402*/, /*->76250*/ // 2 children in Scope
/*75848*/       OPC_MoveChild, 0,
/*75850*/       OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->76050
/*75855*/         OPC_RecordChild0, // #0 = $Rn
/*75856*/         OPC_Scope, 63, /*->75921*/ // 3 children in Scope
/*75858*/           OPC_CheckChild0Type, MVT::v8i8,
/*75860*/           OPC_MoveParent,
/*75861*/           OPC_Scope, 24, /*->75887*/ // 2 children in Scope
/*75863*/             OPC_CheckChild1Integer, 8, 
/*75865*/             OPC_CheckType, MVT::v8i16,
/*75867*/             OPC_EmitInteger, MVT::i32, 8, 
/*75870*/             OPC_EmitInteger, MVT::i32, 14, 
/*75873*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75876*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*75887*/           /*Scope*/ 32, /*->75920*/
/*75888*/             OPC_RecordChild1, // #1 = $SIMM
/*75889*/             OPC_MoveChild, 1,
/*75891*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75894*/             OPC_CheckPredicate, 87, // Predicate_imm1_7
/*75896*/             OPC_MoveParent,
/*75897*/             OPC_CheckType, MVT::v8i16,
/*75899*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75901*/             OPC_EmitConvertToTarget, 1,
/*75903*/             OPC_EmitInteger, MVT::i32, 14, 
/*75906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75909*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75920*/           0, /*End of Scope*/
/*75921*/         /*Scope*/ 63, /*->75985*/
/*75922*/           OPC_CheckChild0Type, MVT::v4i16,
/*75924*/           OPC_MoveParent,
/*75925*/           OPC_Scope, 24, /*->75951*/ // 2 children in Scope
/*75927*/             OPC_CheckChild1Integer, 16, 
/*75929*/             OPC_CheckType, MVT::v4i32,
/*75931*/             OPC_EmitInteger, MVT::i32, 16, 
/*75934*/             OPC_EmitInteger, MVT::i32, 14, 
/*75937*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75940*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*75951*/           /*Scope*/ 32, /*->75984*/
/*75952*/             OPC_RecordChild1, // #1 = $SIMM
/*75953*/             OPC_MoveChild, 1,
/*75955*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75958*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*75960*/             OPC_MoveParent,
/*75961*/             OPC_CheckType, MVT::v4i32,
/*75963*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75965*/             OPC_EmitConvertToTarget, 1,
/*75967*/             OPC_EmitInteger, MVT::i32, 14, 
/*75970*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75973*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75984*/           0, /*End of Scope*/
/*75985*/         /*Scope*/ 63, /*->76049*/
/*75986*/           OPC_CheckChild0Type, MVT::v2i32,
/*75988*/           OPC_MoveParent,
/*75989*/           OPC_Scope, 24, /*->76015*/ // 2 children in Scope
/*75991*/             OPC_CheckChild1Integer, 32, 
/*75993*/             OPC_CheckType, MVT::v2i64,
/*75995*/             OPC_EmitInteger, MVT::i32, 32, 
/*75998*/             OPC_EmitInteger, MVT::i32, 14, 
/*76001*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76004*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*76015*/           /*Scope*/ 32, /*->76048*/
/*76016*/             OPC_RecordChild1, // #1 = $SIMM
/*76017*/             OPC_MoveChild, 1,
/*76019*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76022*/             OPC_CheckPredicate, 88, // Predicate_imm1_31
/*76024*/             OPC_MoveParent,
/*76025*/             OPC_CheckType, MVT::v2i64,
/*76027*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76029*/             OPC_EmitConvertToTarget, 1,
/*76031*/             OPC_EmitInteger, MVT::i32, 14, 
/*76034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76037*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76048*/           0, /*End of Scope*/
/*76049*/         0, /*End of Scope*/
/*76050*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->76249
/*76054*/         OPC_RecordChild0, // #0 = $Rn
/*76055*/         OPC_Scope, 63, /*->76120*/ // 3 children in Scope
/*76057*/           OPC_CheckChild0Type, MVT::v8i8,
/*76059*/           OPC_MoveParent,
/*76060*/           OPC_Scope, 24, /*->76086*/ // 2 children in Scope
/*76062*/             OPC_CheckChild1Integer, 8, 
/*76064*/             OPC_CheckType, MVT::v8i16,
/*76066*/             OPC_EmitInteger, MVT::i32, 8, 
/*76069*/             OPC_EmitInteger, MVT::i32, 14, 
/*76072*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76075*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*76086*/           /*Scope*/ 32, /*->76119*/
/*76087*/             OPC_RecordChild1, // #1 = $SIMM
/*76088*/             OPC_MoveChild, 1,
/*76090*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76093*/             OPC_CheckPredicate, 87, // Predicate_imm1_7
/*76095*/             OPC_MoveParent,
/*76096*/             OPC_CheckType, MVT::v8i16,
/*76098*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76100*/             OPC_EmitConvertToTarget, 1,
/*76102*/             OPC_EmitInteger, MVT::i32, 14, 
/*76105*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76108*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76119*/           0, /*End of Scope*/
/*76120*/         /*Scope*/ 63, /*->76184*/
/*76121*/           OPC_CheckChild0Type, MVT::v4i16,
/*76123*/           OPC_MoveParent,
/*76124*/           OPC_Scope, 24, /*->76150*/ // 2 children in Scope
/*76126*/             OPC_CheckChild1Integer, 16, 
/*76128*/             OPC_CheckType, MVT::v4i32,
/*76130*/             OPC_EmitInteger, MVT::i32, 16, 
/*76133*/             OPC_EmitInteger, MVT::i32, 14, 
/*76136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76139*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*76150*/           /*Scope*/ 32, /*->76183*/
/*76151*/             OPC_RecordChild1, // #1 = $SIMM
/*76152*/             OPC_MoveChild, 1,
/*76154*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76157*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*76159*/             OPC_MoveParent,
/*76160*/             OPC_CheckType, MVT::v4i32,
/*76162*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76164*/             OPC_EmitConvertToTarget, 1,
/*76166*/             OPC_EmitInteger, MVT::i32, 14, 
/*76169*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76172*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76183*/           0, /*End of Scope*/
/*76184*/         /*Scope*/ 63, /*->76248*/
/*76185*/           OPC_CheckChild0Type, MVT::v2i32,
/*76187*/           OPC_MoveParent,
/*76188*/           OPC_Scope, 24, /*->76214*/ // 2 children in Scope
/*76190*/             OPC_CheckChild1Integer, 32, 
/*76192*/             OPC_CheckType, MVT::v2i64,
/*76194*/             OPC_EmitInteger, MVT::i32, 32, 
/*76197*/             OPC_EmitInteger, MVT::i32, 14, 
/*76200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76203*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*76214*/           /*Scope*/ 32, /*->76247*/
/*76215*/             OPC_RecordChild1, // #1 = $SIMM
/*76216*/             OPC_MoveChild, 1,
/*76218*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76221*/             OPC_CheckPredicate, 88, // Predicate_imm1_31
/*76223*/             OPC_MoveParent,
/*76224*/             OPC_CheckType, MVT::v2i64,
/*76226*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76228*/             OPC_EmitConvertToTarget, 1,
/*76230*/             OPC_EmitInteger, MVT::i32, 14, 
/*76233*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76236*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76247*/           0, /*End of Scope*/
/*76248*/         0, /*End of Scope*/
/*76249*/       0, // EndSwitchOpcode
/*76250*/     /*Scope*/ 66|128,1/*194*/, /*->76446*/
/*76252*/       OPC_RecordChild0, // #0 = $Vm
/*76253*/       OPC_RecordChild1, // #1 = $SIMM
/*76254*/       OPC_MoveChild, 1,
/*76256*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76259*/       OPC_MoveParent,
/*76260*/       OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->76284
/*76263*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76265*/         OPC_EmitConvertToTarget, 1,
/*76267*/         OPC_EmitInteger, MVT::i32, 14, 
/*76270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76284*/       /*SwitchType*/ 21, MVT::v4i16,// ->76307
/*76286*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76288*/         OPC_EmitConvertToTarget, 1,
/*76290*/         OPC_EmitInteger, MVT::i32, 14, 
/*76293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76307*/       /*SwitchType*/ 21, MVT::v2i32,// ->76330
/*76309*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76311*/         OPC_EmitConvertToTarget, 1,
/*76313*/         OPC_EmitInteger, MVT::i32, 14, 
/*76316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76330*/       /*SwitchType*/ 21, MVT::v1i64,// ->76353
/*76332*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76334*/         OPC_EmitConvertToTarget, 1,
/*76336*/         OPC_EmitInteger, MVT::i32, 14, 
/*76339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76353*/       /*SwitchType*/ 21, MVT::v16i8,// ->76376
/*76355*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76357*/         OPC_EmitConvertToTarget, 1,
/*76359*/         OPC_EmitInteger, MVT::i32, 14, 
/*76362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76376*/       /*SwitchType*/ 21, MVT::v8i16,// ->76399
/*76378*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76380*/         OPC_EmitConvertToTarget, 1,
/*76382*/         OPC_EmitInteger, MVT::i32, 14, 
/*76385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76399*/       /*SwitchType*/ 21, MVT::v4i32,// ->76422
/*76401*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76403*/         OPC_EmitConvertToTarget, 1,
/*76405*/         OPC_EmitInteger, MVT::i32, 14, 
/*76408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76422*/       /*SwitchType*/ 21, MVT::v2i64,// ->76445
/*76424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76426*/         OPC_EmitConvertToTarget, 1,
/*76428*/         OPC_EmitInteger, MVT::i32, 14, 
/*76431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76434*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76445*/       0, // EndSwitchType
/*76446*/     0, /*End of Scope*/
/*76447*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLs),// ->76617
/*76451*/     OPC_RecordChild0, // #0 = $Vn
/*76452*/     OPC_Scope, 68, /*->76522*/ // 3 children in Scope
/*76454*/       OPC_CheckChild0Type, MVT::v4i16,
/*76456*/       OPC_Scope, 40, /*->76498*/ // 2 children in Scope
/*76458*/         OPC_MoveChild, 1,
/*76460*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*76463*/         OPC_RecordChild0, // #1 = $Vm
/*76464*/         OPC_CheckChild0Type, MVT::v4i16,
/*76466*/         OPC_RecordChild1, // #2 = $lane
/*76467*/         OPC_MoveChild, 1,
/*76469*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76472*/         OPC_MoveParent,
/*76473*/         OPC_MoveParent,
/*76474*/         OPC_CheckType, MVT::v4i32,
/*76476*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76478*/         OPC_EmitConvertToTarget, 2,
/*76480*/         OPC_EmitInteger, MVT::i32, 14, 
/*76483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*76498*/       /*Scope*/ 22, /*->76521*/
/*76499*/         OPC_RecordChild1, // #1 = $Vm
/*76500*/         OPC_CheckType, MVT::v4i32,
/*76502*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76504*/         OPC_EmitInteger, MVT::i32, 14, 
/*76507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76521*/       0, /*End of Scope*/
/*76522*/     /*Scope*/ 68, /*->76591*/
/*76523*/       OPC_CheckChild0Type, MVT::v2i32,
/*76525*/       OPC_Scope, 40, /*->76567*/ // 2 children in Scope
/*76527*/         OPC_MoveChild, 1,
/*76529*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*76532*/         OPC_RecordChild0, // #1 = $Vm
/*76533*/         OPC_CheckChild0Type, MVT::v2i32,
/*76535*/         OPC_RecordChild1, // #2 = $lane
/*76536*/         OPC_MoveChild, 1,
/*76538*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76541*/         OPC_MoveParent,
/*76542*/         OPC_MoveParent,
/*76543*/         OPC_CheckType, MVT::v2i64,
/*76545*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76547*/         OPC_EmitConvertToTarget, 2,
/*76549*/         OPC_EmitInteger, MVT::i32, 14, 
/*76552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*76567*/       /*Scope*/ 22, /*->76590*/
/*76568*/         OPC_RecordChild1, // #1 = $Vm
/*76569*/         OPC_CheckType, MVT::v2i64,
/*76571*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76573*/         OPC_EmitInteger, MVT::i32, 14, 
/*76576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76590*/       0, /*End of Scope*/
/*76591*/     /*Scope*/ 24, /*->76616*/
/*76592*/       OPC_CheckChild0Type, MVT::v8i8,
/*76594*/       OPC_RecordChild1, // #1 = $Vm
/*76595*/       OPC_CheckType, MVT::v8i16,
/*76597*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76599*/       OPC_EmitInteger, MVT::i32, 14, 
/*76602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76616*/     0, /*End of Scope*/
/*76617*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLu),// ->76787
/*76621*/     OPC_RecordChild0, // #0 = $Vn
/*76622*/     OPC_Scope, 68, /*->76692*/ // 3 children in Scope
/*76624*/       OPC_CheckChild0Type, MVT::v4i16,
/*76626*/       OPC_Scope, 40, /*->76668*/ // 2 children in Scope
/*76628*/         OPC_MoveChild, 1,
/*76630*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*76633*/         OPC_RecordChild0, // #1 = $Vm
/*76634*/         OPC_CheckChild0Type, MVT::v4i16,
/*76636*/         OPC_RecordChild1, // #2 = $lane
/*76637*/         OPC_MoveChild, 1,
/*76639*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76642*/         OPC_MoveParent,
/*76643*/         OPC_MoveParent,
/*76644*/         OPC_CheckType, MVT::v4i32,
/*76646*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76648*/         OPC_EmitConvertToTarget, 2,
/*76650*/         OPC_EmitInteger, MVT::i32, 14, 
/*76653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*76668*/       /*Scope*/ 22, /*->76691*/
/*76669*/         OPC_RecordChild1, // #1 = $Vm
/*76670*/         OPC_CheckType, MVT::v4i32,
/*76672*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76674*/         OPC_EmitInteger, MVT::i32, 14, 
/*76677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76691*/       0, /*End of Scope*/
/*76692*/     /*Scope*/ 68, /*->76761*/
/*76693*/       OPC_CheckChild0Type, MVT::v2i32,
/*76695*/       OPC_Scope, 40, /*->76737*/ // 2 children in Scope
/*76697*/         OPC_MoveChild, 1,
/*76699*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*76702*/         OPC_RecordChild0, // #1 = $Vm
/*76703*/         OPC_CheckChild0Type, MVT::v2i32,
/*76705*/         OPC_RecordChild1, // #2 = $lane
/*76706*/         OPC_MoveChild, 1,
/*76708*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76711*/         OPC_MoveParent,
/*76712*/         OPC_MoveParent,
/*76713*/         OPC_CheckType, MVT::v2i64,
/*76715*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76717*/         OPC_EmitConvertToTarget, 2,
/*76719*/         OPC_EmitInteger, MVT::i32, 14, 
/*76722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*76737*/       /*Scope*/ 22, /*->76760*/
/*76738*/         OPC_RecordChild1, // #1 = $Vm
/*76739*/         OPC_CheckType, MVT::v2i64,
/*76741*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76743*/         OPC_EmitInteger, MVT::i32, 14, 
/*76746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76760*/       0, /*End of Scope*/
/*76761*/     /*Scope*/ 24, /*->76786*/
/*76762*/       OPC_CheckChild0Type, MVT::v8i8,
/*76764*/       OPC_RecordChild1, // #1 = $Vm
/*76765*/       OPC_CheckType, MVT::v8i16,
/*76767*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76769*/       OPC_EmitInteger, MVT::i32, 14, 
/*76772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76786*/     0, /*End of Scope*/
/*76787*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VRSHRN),// ->76898
/*76790*/     OPC_RecordChild0, // #0 = $Vm
/*76791*/     OPC_Scope, 34, /*->76827*/ // 3 children in Scope
/*76793*/       OPC_CheckChild0Type, MVT::v8i16,
/*76795*/       OPC_RecordChild1, // #1 = $SIMM
/*76796*/       OPC_MoveChild, 1,
/*76798*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76801*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*76803*/       OPC_MoveParent,
/*76804*/       OPC_CheckType, MVT::v8i8,
/*76806*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76808*/       OPC_EmitConvertToTarget, 1,
/*76810*/       OPC_EmitInteger, MVT::i32, 14, 
/*76813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76816*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76827*/     /*Scope*/ 34, /*->76862*/
/*76828*/       OPC_CheckChild0Type, MVT::v4i32,
/*76830*/       OPC_RecordChild1, // #1 = $SIMM
/*76831*/       OPC_MoveChild, 1,
/*76833*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76836*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*76838*/       OPC_MoveParent,
/*76839*/       OPC_CheckType, MVT::v4i16,
/*76841*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76843*/       OPC_EmitConvertToTarget, 1,
/*76845*/       OPC_EmitInteger, MVT::i32, 14, 
/*76848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76862*/     /*Scope*/ 34, /*->76897*/
/*76863*/       OPC_CheckChild0Type, MVT::v2i64,
/*76865*/       OPC_RecordChild1, // #1 = $SIMM
/*76866*/       OPC_MoveChild, 1,
/*76868*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76871*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*76873*/       OPC_MoveParent,
/*76874*/       OPC_CheckType, MVT::v2i32,
/*76876*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76878*/       OPC_EmitConvertToTarget, 1,
/*76880*/       OPC_EmitInteger, MVT::i32, 14, 
/*76883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76897*/     0, /*End of Scope*/
/*76898*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNs),// ->77009
/*76901*/     OPC_RecordChild0, // #0 = $Vm
/*76902*/     OPC_Scope, 34, /*->76938*/ // 3 children in Scope
/*76904*/       OPC_CheckChild0Type, MVT::v8i16,
/*76906*/       OPC_RecordChild1, // #1 = $SIMM
/*76907*/       OPC_MoveChild, 1,
/*76909*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76912*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*76914*/       OPC_MoveParent,
/*76915*/       OPC_CheckType, MVT::v8i8,
/*76917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76919*/       OPC_EmitConvertToTarget, 1,
/*76921*/       OPC_EmitInteger, MVT::i32, 14, 
/*76924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76938*/     /*Scope*/ 34, /*->76973*/
/*76939*/       OPC_CheckChild0Type, MVT::v4i32,
/*76941*/       OPC_RecordChild1, // #1 = $SIMM
/*76942*/       OPC_MoveChild, 1,
/*76944*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76947*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*76949*/       OPC_MoveParent,
/*76950*/       OPC_CheckType, MVT::v4i16,
/*76952*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76954*/       OPC_EmitConvertToTarget, 1,
/*76956*/       OPC_EmitInteger, MVT::i32, 14, 
/*76959*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76962*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76973*/     /*Scope*/ 34, /*->77008*/
/*76974*/       OPC_CheckChild0Type, MVT::v2i64,
/*76976*/       OPC_RecordChild1, // #1 = $SIMM
/*76977*/       OPC_MoveChild, 1,
/*76979*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76982*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*76984*/       OPC_MoveParent,
/*76985*/       OPC_CheckType, MVT::v2i32,
/*76987*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76989*/       OPC_EmitConvertToTarget, 1,
/*76991*/       OPC_EmitInteger, MVT::i32, 14, 
/*76994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76997*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77008*/     0, /*End of Scope*/
/*77009*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNu),// ->77120
/*77012*/     OPC_RecordChild0, // #0 = $Vm
/*77013*/     OPC_Scope, 34, /*->77049*/ // 3 children in Scope
/*77015*/       OPC_CheckChild0Type, MVT::v8i16,
/*77017*/       OPC_RecordChild1, // #1 = $SIMM
/*77018*/       OPC_MoveChild, 1,
/*77020*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77023*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*77025*/       OPC_MoveParent,
/*77026*/       OPC_CheckType, MVT::v8i8,
/*77028*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77030*/       OPC_EmitConvertToTarget, 1,
/*77032*/       OPC_EmitInteger, MVT::i32, 14, 
/*77035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77049*/     /*Scope*/ 34, /*->77084*/
/*77050*/       OPC_CheckChild0Type, MVT::v4i32,
/*77052*/       OPC_RecordChild1, // #1 = $SIMM
/*77053*/       OPC_MoveChild, 1,
/*77055*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77058*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*77060*/       OPC_MoveParent,
/*77061*/       OPC_CheckType, MVT::v4i16,
/*77063*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77065*/       OPC_EmitConvertToTarget, 1,
/*77067*/       OPC_EmitInteger, MVT::i32, 14, 
/*77070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77084*/     /*Scope*/ 34, /*->77119*/
/*77085*/       OPC_CheckChild0Type, MVT::v2i64,
/*77087*/       OPC_RecordChild1, // #1 = $SIMM
/*77088*/       OPC_MoveChild, 1,
/*77090*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77093*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*77095*/       OPC_MoveParent,
/*77096*/       OPC_CheckType, MVT::v2i32,
/*77098*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77100*/       OPC_EmitConvertToTarget, 1,
/*77102*/       OPC_EmitInteger, MVT::i32, 14, 
/*77105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77119*/     0, /*End of Scope*/
/*77120*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNsu),// ->77231
/*77123*/     OPC_RecordChild0, // #0 = $Vm
/*77124*/     OPC_Scope, 34, /*->77160*/ // 3 children in Scope
/*77126*/       OPC_CheckChild0Type, MVT::v8i16,
/*77128*/       OPC_RecordChild1, // #1 = $SIMM
/*77129*/       OPC_MoveChild, 1,
/*77131*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77134*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*77136*/       OPC_MoveParent,
/*77137*/       OPC_CheckType, MVT::v8i8,
/*77139*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77141*/       OPC_EmitConvertToTarget, 1,
/*77143*/       OPC_EmitInteger, MVT::i32, 14, 
/*77146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77160*/     /*Scope*/ 34, /*->77195*/
/*77161*/       OPC_CheckChild0Type, MVT::v4i32,
/*77163*/       OPC_RecordChild1, // #1 = $SIMM
/*77164*/       OPC_MoveChild, 1,
/*77166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77169*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*77171*/       OPC_MoveParent,
/*77172*/       OPC_CheckType, MVT::v4i16,
/*77174*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77176*/       OPC_EmitConvertToTarget, 1,
/*77178*/       OPC_EmitInteger, MVT::i32, 14, 
/*77181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77195*/     /*Scope*/ 34, /*->77230*/
/*77196*/       OPC_CheckChild0Type, MVT::v2i64,
/*77198*/       OPC_RecordChild1, // #1 = $SIMM
/*77199*/       OPC_MoveChild, 1,
/*77201*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77204*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*77206*/       OPC_MoveParent,
/*77207*/       OPC_CheckType, MVT::v2i32,
/*77209*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77211*/       OPC_EmitConvertToTarget, 1,
/*77213*/       OPC_EmitInteger, MVT::i32, 14, 
/*77216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77219*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77230*/     0, /*End of Scope*/
/*77231*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNs),// ->77342
/*77234*/     OPC_RecordChild0, // #0 = $Vm
/*77235*/     OPC_Scope, 34, /*->77271*/ // 3 children in Scope
/*77237*/       OPC_CheckChild0Type, MVT::v8i16,
/*77239*/       OPC_RecordChild1, // #1 = $SIMM
/*77240*/       OPC_MoveChild, 1,
/*77242*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77245*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*77247*/       OPC_MoveParent,
/*77248*/       OPC_CheckType, MVT::v8i8,
/*77250*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77252*/       OPC_EmitConvertToTarget, 1,
/*77254*/       OPC_EmitInteger, MVT::i32, 14, 
/*77257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77271*/     /*Scope*/ 34, /*->77306*/
/*77272*/       OPC_CheckChild0Type, MVT::v4i32,
/*77274*/       OPC_RecordChild1, // #1 = $SIMM
/*77275*/       OPC_MoveChild, 1,
/*77277*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77280*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*77282*/       OPC_MoveParent,
/*77283*/       OPC_CheckType, MVT::v4i16,
/*77285*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77287*/       OPC_EmitConvertToTarget, 1,
/*77289*/       OPC_EmitInteger, MVT::i32, 14, 
/*77292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77295*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77306*/     /*Scope*/ 34, /*->77341*/
/*77307*/       OPC_CheckChild0Type, MVT::v2i64,
/*77309*/       OPC_RecordChild1, // #1 = $SIMM
/*77310*/       OPC_MoveChild, 1,
/*77312*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77315*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*77317*/       OPC_MoveParent,
/*77318*/       OPC_CheckType, MVT::v2i32,
/*77320*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77322*/       OPC_EmitConvertToTarget, 1,
/*77324*/       OPC_EmitInteger, MVT::i32, 14, 
/*77327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77341*/     0, /*End of Scope*/
/*77342*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNu),// ->77453
/*77345*/     OPC_RecordChild0, // #0 = $Vm
/*77346*/     OPC_Scope, 34, /*->77382*/ // 3 children in Scope
/*77348*/       OPC_CheckChild0Type, MVT::v8i16,
/*77350*/       OPC_RecordChild1, // #1 = $SIMM
/*77351*/       OPC_MoveChild, 1,
/*77353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77356*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*77358*/       OPC_MoveParent,
/*77359*/       OPC_CheckType, MVT::v8i8,
/*77361*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77363*/       OPC_EmitConvertToTarget, 1,
/*77365*/       OPC_EmitInteger, MVT::i32, 14, 
/*77368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77382*/     /*Scope*/ 34, /*->77417*/
/*77383*/       OPC_CheckChild0Type, MVT::v4i32,
/*77385*/       OPC_RecordChild1, // #1 = $SIMM
/*77386*/       OPC_MoveChild, 1,
/*77388*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77391*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*77393*/       OPC_MoveParent,
/*77394*/       OPC_CheckType, MVT::v4i16,
/*77396*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77398*/       OPC_EmitConvertToTarget, 1,
/*77400*/       OPC_EmitInteger, MVT::i32, 14, 
/*77403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77417*/     /*Scope*/ 34, /*->77452*/
/*77418*/       OPC_CheckChild0Type, MVT::v2i64,
/*77420*/       OPC_RecordChild1, // #1 = $SIMM
/*77421*/       OPC_MoveChild, 1,
/*77423*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77426*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*77428*/       OPC_MoveParent,
/*77429*/       OPC_CheckType, MVT::v2i32,
/*77431*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77433*/       OPC_EmitConvertToTarget, 1,
/*77435*/       OPC_EmitInteger, MVT::i32, 14, 
/*77438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77452*/     0, /*End of Scope*/
/*77453*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNsu),// ->77564
/*77456*/     OPC_RecordChild0, // #0 = $Vm
/*77457*/     OPC_Scope, 34, /*->77493*/ // 3 children in Scope
/*77459*/       OPC_CheckChild0Type, MVT::v8i16,
/*77461*/       OPC_RecordChild1, // #1 = $SIMM
/*77462*/       OPC_MoveChild, 1,
/*77464*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77467*/       OPC_CheckPredicate, 85, // Predicate_shr_imm8
/*77469*/       OPC_MoveParent,
/*77470*/       OPC_CheckType, MVT::v8i8,
/*77472*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77474*/       OPC_EmitConvertToTarget, 1,
/*77476*/       OPC_EmitInteger, MVT::i32, 14, 
/*77479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77482*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77493*/     /*Scope*/ 34, /*->77528*/
/*77494*/       OPC_CheckChild0Type, MVT::v4i32,
/*77496*/       OPC_RecordChild1, // #1 = $SIMM
/*77497*/       OPC_MoveChild, 1,
/*77499*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77502*/       OPC_CheckPredicate, 86, // Predicate_shr_imm16
/*77504*/       OPC_MoveParent,
/*77505*/       OPC_CheckType, MVT::v4i16,
/*77507*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77509*/       OPC_EmitConvertToTarget, 1,
/*77511*/       OPC_EmitInteger, MVT::i32, 14, 
/*77514*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77517*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77528*/     /*Scope*/ 34, /*->77563*/
/*77529*/       OPC_CheckChild0Type, MVT::v2i64,
/*77531*/       OPC_RecordChild1, // #1 = $SIMM
/*77532*/       OPC_MoveChild, 1,
/*77534*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77537*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*77539*/       OPC_MoveParent,
/*77540*/       OPC_CheckType, MVT::v2i32,
/*77542*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77544*/       OPC_EmitConvertToTarget, 1,
/*77546*/       OPC_EmitInteger, MVT::i32, 14, 
/*77549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77563*/     0, /*End of Scope*/
/*77564*/   /*SwitchOpcode*/ 54|128,3/*438*/, TARGET_VAL(ARMISD::VDUPLANE),// ->78006
/*77568*/     OPC_RecordChild0, // #0 = $Vm
/*77569*/     OPC_Scope, 62, /*->77633*/ // 8 children in Scope
/*77571*/       OPC_CheckChild0Type, MVT::v8i8,
/*77573*/       OPC_RecordChild1, // #1 = $lane
/*77574*/       OPC_MoveChild, 1,
/*77576*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77579*/       OPC_Scope, 26, /*->77607*/ // 2 children in Scope
/*77581*/         OPC_CheckPredicate, 89, // Predicate_VectorIndex32
/*77583*/         OPC_MoveParent,
/*77584*/         OPC_CheckType, MVT::v16i8,
/*77586*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77588*/         OPC_EmitConvertToTarget, 1,
/*77590*/         OPC_EmitInteger, MVT::i32, 14, 
/*77593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*77607*/       /*Scope*/ 24, /*->77632*/
/*77608*/         OPC_MoveParent,
/*77609*/         OPC_CheckType, MVT::v8i8,
/*77611*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77613*/         OPC_EmitConvertToTarget, 1,
/*77615*/         OPC_EmitInteger, MVT::i32, 14, 
/*77618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77621*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*77632*/       0, /*End of Scope*/
/*77633*/     /*Scope*/ 62, /*->77696*/
/*77634*/       OPC_CheckChild0Type, MVT::v4i16,
/*77636*/       OPC_RecordChild1, // #1 = $lane
/*77637*/       OPC_MoveChild, 1,
/*77639*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77642*/       OPC_Scope, 26, /*->77670*/ // 2 children in Scope
/*77644*/         OPC_CheckPredicate, 89, // Predicate_VectorIndex32
/*77646*/         OPC_MoveParent,
/*77647*/         OPC_CheckType, MVT::v8i16,
/*77649*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77651*/         OPC_EmitConvertToTarget, 1,
/*77653*/         OPC_EmitInteger, MVT::i32, 14, 
/*77656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*77670*/       /*Scope*/ 24, /*->77695*/
/*77671*/         OPC_MoveParent,
/*77672*/         OPC_CheckType, MVT::v4i16,
/*77674*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77676*/         OPC_EmitConvertToTarget, 1,
/*77678*/         OPC_EmitInteger, MVT::i32, 14, 
/*77681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*77695*/       0, /*End of Scope*/
/*77696*/     /*Scope*/ 62, /*->77759*/
/*77697*/       OPC_CheckChild0Type, MVT::v2i32,
/*77699*/       OPC_RecordChild1, // #1 = $lane
/*77700*/       OPC_MoveChild, 1,
/*77702*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77705*/       OPC_Scope, 26, /*->77733*/ // 2 children in Scope
/*77707*/         OPC_CheckPredicate, 89, // Predicate_VectorIndex32
/*77709*/         OPC_MoveParent,
/*77710*/         OPC_CheckType, MVT::v4i32,
/*77712*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77714*/         OPC_EmitConvertToTarget, 1,
/*77716*/         OPC_EmitInteger, MVT::i32, 14, 
/*77719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*77733*/       /*Scope*/ 24, /*->77758*/
/*77734*/         OPC_MoveParent,
/*77735*/         OPC_CheckType, MVT::v2i32,
/*77737*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77739*/         OPC_EmitConvertToTarget, 1,
/*77741*/         OPC_EmitInteger, MVT::i32, 14, 
/*77744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*77758*/       0, /*End of Scope*/
/*77759*/     /*Scope*/ 47, /*->77807*/
/*77760*/       OPC_CheckChild0Type, MVT::v16i8,
/*77762*/       OPC_RecordChild1, // #1 = $lane
/*77763*/       OPC_MoveChild, 1,
/*77765*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77768*/       OPC_MoveParent,
/*77769*/       OPC_CheckType, MVT::v16i8,
/*77771*/       OPC_EmitConvertToTarget, 1,
/*77773*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*77776*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*77785*/       OPC_EmitConvertToTarget, 1,
/*77787*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*77790*/       OPC_EmitInteger, MVT::i32, 14, 
/*77793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*77807*/     /*Scope*/ 47, /*->77855*/
/*77808*/       OPC_CheckChild0Type, MVT::v8i16,
/*77810*/       OPC_RecordChild1, // #1 = $lane
/*77811*/       OPC_MoveChild, 1,
/*77813*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77816*/       OPC_MoveParent,
/*77817*/       OPC_CheckType, MVT::v8i16,
/*77819*/       OPC_EmitConvertToTarget, 1,
/*77821*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*77824*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*77833*/       OPC_EmitConvertToTarget, 1,
/*77835*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*77838*/       OPC_EmitInteger, MVT::i32, 14, 
/*77841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*77855*/     /*Scope*/ 47, /*->77903*/
/*77856*/       OPC_CheckChild0Type, MVT::v4i32,
/*77858*/       OPC_RecordChild1, // #1 = $lane
/*77859*/       OPC_MoveChild, 1,
/*77861*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77864*/       OPC_MoveParent,
/*77865*/       OPC_CheckType, MVT::v4i32,
/*77867*/       OPC_EmitConvertToTarget, 1,
/*77869*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*77872*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*77881*/       OPC_EmitConvertToTarget, 1,
/*77883*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*77886*/       OPC_EmitInteger, MVT::i32, 14, 
/*77889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*77903*/     /*Scope*/ 53, /*->77957*/
/*77904*/       OPC_CheckChild0Type, MVT::v2f32,
/*77906*/       OPC_RecordChild1, // #1 = $lane
/*77907*/       OPC_MoveChild, 1,
/*77909*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77912*/       OPC_MoveParent,
/*77913*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->77935
/*77916*/         OPC_EmitConvertToTarget, 1,
/*77918*/         OPC_EmitInteger, MVT::i32, 14, 
/*77921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*77935*/       /*SwitchType*/ 19, MVT::v4f32,// ->77956
/*77937*/         OPC_EmitConvertToTarget, 1,
/*77939*/         OPC_EmitInteger, MVT::i32, 14, 
/*77942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*77956*/       0, // EndSwitchType
/*77957*/     /*Scope*/ 47, /*->78005*/
/*77958*/       OPC_CheckChild0Type, MVT::v4f32,
/*77960*/       OPC_RecordChild1, // #1 = $lane
/*77961*/       OPC_MoveChild, 1,
/*77963*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77966*/       OPC_MoveParent,
/*77967*/       OPC_CheckType, MVT::v4f32,
/*77969*/       OPC_EmitConvertToTarget, 1,
/*77971*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*77974*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*77983*/       OPC_EmitConvertToTarget, 1,
/*77985*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*77988*/       OPC_EmitInteger, MVT::i32, 14, 
/*77991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*78005*/     0, /*End of Scope*/
/*78006*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VORRIMM),// ->78103
/*78009*/     OPC_RecordChild0, // #0 = $src
/*78010*/     OPC_RecordChild1, // #1 = $SIMM
/*78011*/     OPC_MoveChild, 1,
/*78013*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*78016*/     OPC_MoveParent,
/*78017*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->78039
/*78020*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78022*/       OPC_EmitInteger, MVT::i32, 14, 
/*78025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*78039*/     /*SwitchType*/ 19, MVT::v2i32,// ->78060
/*78041*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78043*/       OPC_EmitInteger, MVT::i32, 14, 
/*78046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78049*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*78060*/     /*SwitchType*/ 19, MVT::v8i16,// ->78081
/*78062*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78064*/       OPC_EmitInteger, MVT::i32, 14, 
/*78067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*78081*/     /*SwitchType*/ 19, MVT::v4i32,// ->78102
/*78083*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78085*/       OPC_EmitInteger, MVT::i32, 14, 
/*78088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*78102*/     0, // EndSwitchType
/*78103*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VBICIMM),// ->78200
/*78106*/     OPC_RecordChild0, // #0 = $src
/*78107*/     OPC_RecordChild1, // #1 = $SIMM
/*78108*/     OPC_MoveChild, 1,
/*78110*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*78113*/     OPC_MoveParent,
/*78114*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->78136
/*78117*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78119*/       OPC_EmitInteger, MVT::i32, 14, 
/*78122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*78136*/     /*SwitchType*/ 19, MVT::v2i32,// ->78157
/*78138*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78140*/       OPC_EmitInteger, MVT::i32, 14, 
/*78143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*78157*/     /*SwitchType*/ 19, MVT::v8i16,// ->78178
/*78159*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78161*/       OPC_EmitInteger, MVT::i32, 14, 
/*78164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78167*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*78178*/     /*SwitchType*/ 19, MVT::v4i32,// ->78199
/*78180*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78182*/       OPC_EmitInteger, MVT::i32, 14, 
/*78185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78188*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*78199*/     0, // EndSwitchType
/*78200*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMVNIMM),// ->78292
/*78203*/     OPC_RecordChild0, // #0 = $SIMM
/*78204*/     OPC_MoveChild, 0,
/*78206*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*78209*/     OPC_MoveParent,
/*78210*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->78231
/*78213*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78215*/       OPC_EmitInteger, MVT::i32, 14, 
/*78218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*78231*/     /*SwitchType*/ 18, MVT::v8i16,// ->78251
/*78233*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78235*/       OPC_EmitInteger, MVT::i32, 14, 
/*78238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*78251*/     /*SwitchType*/ 18, MVT::v2i32,// ->78271
/*78253*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78255*/       OPC_EmitInteger, MVT::i32, 14, 
/*78258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78261*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*78271*/     /*SwitchType*/ 18, MVT::v4i32,// ->78291
/*78273*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78275*/       OPC_EmitInteger, MVT::i32, 14, 
/*78278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*78291*/     0, // EndSwitchType
/*78292*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->78490
/*78296*/     OPC_RecordChild0, // #0 = $Vm
/*78297*/     OPC_RecordChild1, // #1 = $SIMM
/*78298*/     OPC_MoveChild, 1,
/*78300*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78303*/     OPC_MoveParent,
/*78304*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->78328
/*78307*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78309*/       OPC_EmitConvertToTarget, 1,
/*78311*/       OPC_EmitInteger, MVT::i32, 14, 
/*78314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*78328*/     /*SwitchType*/ 21, MVT::v4i16,// ->78351
/*78330*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78332*/       OPC_EmitConvertToTarget, 1,
/*78334*/       OPC_EmitInteger, MVT::i32, 14, 
/*78337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*78351*/     /*SwitchType*/ 21, MVT::v2i32,// ->78374
/*78353*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78355*/       OPC_EmitConvertToTarget, 1,
/*78357*/       OPC_EmitInteger, MVT::i32, 14, 
/*78360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78363*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*78374*/     /*SwitchType*/ 21, MVT::v1i64,// ->78397
/*78376*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78378*/       OPC_EmitConvertToTarget, 1,
/*78380*/       OPC_EmitInteger, MVT::i32, 14, 
/*78383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*78397*/     /*SwitchType*/ 21, MVT::v16i8,// ->78420
/*78399*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78401*/       OPC_EmitConvertToTarget, 1,
/*78403*/       OPC_EmitInteger, MVT::i32, 14, 
/*78406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*78420*/     /*SwitchType*/ 21, MVT::v8i16,// ->78443
/*78422*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78424*/       OPC_EmitConvertToTarget, 1,
/*78426*/       OPC_EmitInteger, MVT::i32, 14, 
/*78429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*78443*/     /*SwitchType*/ 21, MVT::v4i32,// ->78466
/*78445*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78447*/       OPC_EmitConvertToTarget, 1,
/*78449*/       OPC_EmitInteger, MVT::i32, 14, 
/*78452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78455*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*78466*/     /*SwitchType*/ 21, MVT::v2i64,// ->78489
/*78468*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78470*/       OPC_EmitConvertToTarget, 1,
/*78472*/       OPC_EmitInteger, MVT::i32, 14, 
/*78475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78478*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*78489*/     0, // EndSwitchType
/*78490*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->78688
/*78494*/     OPC_RecordChild0, // #0 = $Vm
/*78495*/     OPC_RecordChild1, // #1 = $SIMM
/*78496*/     OPC_MoveChild, 1,
/*78498*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78501*/     OPC_MoveParent,
/*78502*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->78526
/*78505*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78507*/       OPC_EmitConvertToTarget, 1,
/*78509*/       OPC_EmitInteger, MVT::i32, 14, 
/*78512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78515*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*78526*/     /*SwitchType*/ 21, MVT::v4i16,// ->78549
/*78528*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78530*/       OPC_EmitConvertToTarget, 1,
/*78532*/       OPC_EmitInteger, MVT::i32, 14, 
/*78535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*78549*/     /*SwitchType*/ 21, MVT::v2i32,// ->78572
/*78551*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78553*/       OPC_EmitConvertToTarget, 1,
/*78555*/       OPC_EmitInteger, MVT::i32, 14, 
/*78558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*78572*/     /*SwitchType*/ 21, MVT::v1i64,// ->78595
/*78574*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78576*/       OPC_EmitConvertToTarget, 1,
/*78578*/       OPC_EmitInteger, MVT::i32, 14, 
/*78581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*78595*/     /*SwitchType*/ 21, MVT::v16i8,// ->78618
/*78597*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78599*/       OPC_EmitConvertToTarget, 1,
/*78601*/       OPC_EmitInteger, MVT::i32, 14, 
/*78604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*78618*/     /*SwitchType*/ 21, MVT::v8i16,// ->78641
/*78620*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78622*/       OPC_EmitConvertToTarget, 1,
/*78624*/       OPC_EmitInteger, MVT::i32, 14, 
/*78627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*78641*/     /*SwitchType*/ 21, MVT::v4i32,// ->78664
/*78643*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78645*/       OPC_EmitConvertToTarget, 1,
/*78647*/       OPC_EmitInteger, MVT::i32, 14, 
/*78650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*78664*/     /*SwitchType*/ 21, MVT::v2i64,// ->78687
/*78666*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78668*/       OPC_EmitConvertToTarget, 1,
/*78670*/       OPC_EmitInteger, MVT::i32, 14, 
/*78673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*78687*/     0, // EndSwitchType
/*78688*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->78886
/*78692*/     OPC_RecordChild0, // #0 = $Vm
/*78693*/     OPC_RecordChild1, // #1 = $SIMM
/*78694*/     OPC_MoveChild, 1,
/*78696*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78699*/     OPC_MoveParent,
/*78700*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->78724
/*78703*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78705*/       OPC_EmitConvertToTarget, 1,
/*78707*/       OPC_EmitInteger, MVT::i32, 14, 
/*78710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*78724*/     /*SwitchType*/ 21, MVT::v4i16,// ->78747
/*78726*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78728*/       OPC_EmitConvertToTarget, 1,
/*78730*/       OPC_EmitInteger, MVT::i32, 14, 
/*78733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*78747*/     /*SwitchType*/ 21, MVT::v2i32,// ->78770
/*78749*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78751*/       OPC_EmitConvertToTarget, 1,
/*78753*/       OPC_EmitInteger, MVT::i32, 14, 
/*78756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*78770*/     /*SwitchType*/ 21, MVT::v1i64,// ->78793
/*78772*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78774*/       OPC_EmitConvertToTarget, 1,
/*78776*/       OPC_EmitInteger, MVT::i32, 14, 
/*78779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78782*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*78793*/     /*SwitchType*/ 21, MVT::v16i8,// ->78816
/*78795*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78797*/       OPC_EmitConvertToTarget, 1,
/*78799*/       OPC_EmitInteger, MVT::i32, 14, 
/*78802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*78816*/     /*SwitchType*/ 21, MVT::v8i16,// ->78839
/*78818*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78820*/       OPC_EmitConvertToTarget, 1,
/*78822*/       OPC_EmitInteger, MVT::i32, 14, 
/*78825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*78839*/     /*SwitchType*/ 21, MVT::v4i32,// ->78862
/*78841*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78843*/       OPC_EmitConvertToTarget, 1,
/*78845*/       OPC_EmitInteger, MVT::i32, 14, 
/*78848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*78862*/     /*SwitchType*/ 21, MVT::v2i64,// ->78885
/*78864*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78866*/       OPC_EmitConvertToTarget, 1,
/*78868*/       OPC_EmitInteger, MVT::i32, 14, 
/*78871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*78885*/     0, // EndSwitchType
/*78886*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->79084
/*78890*/     OPC_RecordChild0, // #0 = $Vm
/*78891*/     OPC_RecordChild1, // #1 = $SIMM
/*78892*/     OPC_MoveChild, 1,
/*78894*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78897*/     OPC_MoveParent,
/*78898*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->78922
/*78901*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78903*/       OPC_EmitConvertToTarget, 1,
/*78905*/       OPC_EmitInteger, MVT::i32, 14, 
/*78908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*78922*/     /*SwitchType*/ 21, MVT::v4i16,// ->78945
/*78924*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78926*/       OPC_EmitConvertToTarget, 1,
/*78928*/       OPC_EmitInteger, MVT::i32, 14, 
/*78931*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78934*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*78945*/     /*SwitchType*/ 21, MVT::v2i32,// ->78968
/*78947*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78949*/       OPC_EmitConvertToTarget, 1,
/*78951*/       OPC_EmitInteger, MVT::i32, 14, 
/*78954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*78968*/     /*SwitchType*/ 21, MVT::v1i64,// ->78991
/*78970*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78972*/       OPC_EmitConvertToTarget, 1,
/*78974*/       OPC_EmitInteger, MVT::i32, 14, 
/*78977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*78991*/     /*SwitchType*/ 21, MVT::v16i8,// ->79014
/*78993*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78995*/       OPC_EmitConvertToTarget, 1,
/*78997*/       OPC_EmitInteger, MVT::i32, 14, 
/*79000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79003*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*79014*/     /*SwitchType*/ 21, MVT::v8i16,// ->79037
/*79016*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79018*/       OPC_EmitConvertToTarget, 1,
/*79020*/       OPC_EmitInteger, MVT::i32, 14, 
/*79023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*79037*/     /*SwitchType*/ 21, MVT::v4i32,// ->79060
/*79039*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79041*/       OPC_EmitConvertToTarget, 1,
/*79043*/       OPC_EmitInteger, MVT::i32, 14, 
/*79046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79049*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*79060*/     /*SwitchType*/ 21, MVT::v2i64,// ->79083
/*79062*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79064*/       OPC_EmitConvertToTarget, 1,
/*79066*/       OPC_EmitInteger, MVT::i32, 14, 
/*79069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*79083*/     0, // EndSwitchType
/*79084*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLs),// ->79282
/*79088*/     OPC_RecordChild0, // #0 = $Vm
/*79089*/     OPC_RecordChild1, // #1 = $SIMM
/*79090*/     OPC_MoveChild, 1,
/*79092*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79095*/     OPC_MoveParent,
/*79096*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->79120
/*79099*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79101*/       OPC_EmitConvertToTarget, 1,
/*79103*/       OPC_EmitInteger, MVT::i32, 14, 
/*79106*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79109*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*79120*/     /*SwitchType*/ 21, MVT::v4i16,// ->79143
/*79122*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79124*/       OPC_EmitConvertToTarget, 1,
/*79126*/       OPC_EmitInteger, MVT::i32, 14, 
/*79129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*79143*/     /*SwitchType*/ 21, MVT::v2i32,// ->79166
/*79145*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79147*/       OPC_EmitConvertToTarget, 1,
/*79149*/       OPC_EmitInteger, MVT::i32, 14, 
/*79152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79155*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*79166*/     /*SwitchType*/ 21, MVT::v1i64,// ->79189
/*79168*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79170*/       OPC_EmitConvertToTarget, 1,
/*79172*/       OPC_EmitInteger, MVT::i32, 14, 
/*79175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*79189*/     /*SwitchType*/ 21, MVT::v16i8,// ->79212
/*79191*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79193*/       OPC_EmitConvertToTarget, 1,
/*79195*/       OPC_EmitInteger, MVT::i32, 14, 
/*79198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79201*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*79212*/     /*SwitchType*/ 21, MVT::v8i16,// ->79235
/*79214*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79216*/       OPC_EmitConvertToTarget, 1,
/*79218*/       OPC_EmitInteger, MVT::i32, 14, 
/*79221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*79235*/     /*SwitchType*/ 21, MVT::v4i32,// ->79258
/*79237*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79239*/       OPC_EmitConvertToTarget, 1,
/*79241*/       OPC_EmitInteger, MVT::i32, 14, 
/*79244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79247*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*79258*/     /*SwitchType*/ 21, MVT::v2i64,// ->79281
/*79260*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79262*/       OPC_EmitConvertToTarget, 1,
/*79264*/       OPC_EmitInteger, MVT::i32, 14, 
/*79267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*79281*/     0, // EndSwitchType
/*79282*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLu),// ->79480
/*79286*/     OPC_RecordChild0, // #0 = $Vm
/*79287*/     OPC_RecordChild1, // #1 = $SIMM
/*79288*/     OPC_MoveChild, 1,
/*79290*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79293*/     OPC_MoveParent,
/*79294*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->79318
/*79297*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79299*/       OPC_EmitConvertToTarget, 1,
/*79301*/       OPC_EmitInteger, MVT::i32, 14, 
/*79304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*79318*/     /*SwitchType*/ 21, MVT::v4i16,// ->79341
/*79320*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79322*/       OPC_EmitConvertToTarget, 1,
/*79324*/       OPC_EmitInteger, MVT::i32, 14, 
/*79327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*79341*/     /*SwitchType*/ 21, MVT::v2i32,// ->79364
/*79343*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79345*/       OPC_EmitConvertToTarget, 1,
/*79347*/       OPC_EmitInteger, MVT::i32, 14, 
/*79350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*79364*/     /*SwitchType*/ 21, MVT::v1i64,// ->79387
/*79366*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79368*/       OPC_EmitConvertToTarget, 1,
/*79370*/       OPC_EmitInteger, MVT::i32, 14, 
/*79373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79376*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*79387*/     /*SwitchType*/ 21, MVT::v16i8,// ->79410
/*79389*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79391*/       OPC_EmitConvertToTarget, 1,
/*79393*/       OPC_EmitInteger, MVT::i32, 14, 
/*79396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*79410*/     /*SwitchType*/ 21, MVT::v8i16,// ->79433
/*79412*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79414*/       OPC_EmitConvertToTarget, 1,
/*79416*/       OPC_EmitInteger, MVT::i32, 14, 
/*79419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79422*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*79433*/     /*SwitchType*/ 21, MVT::v4i32,// ->79456
/*79435*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79437*/       OPC_EmitConvertToTarget, 1,
/*79439*/       OPC_EmitInteger, MVT::i32, 14, 
/*79442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*79456*/     /*SwitchType*/ 21, MVT::v2i64,// ->79479
/*79458*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79460*/       OPC_EmitConvertToTarget, 1,
/*79462*/       OPC_EmitInteger, MVT::i32, 14, 
/*79465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*79479*/     0, // EndSwitchType
/*79480*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLsu),// ->79678
/*79484*/     OPC_RecordChild0, // #0 = $Vm
/*79485*/     OPC_RecordChild1, // #1 = $SIMM
/*79486*/     OPC_MoveChild, 1,
/*79488*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79491*/     OPC_MoveParent,
/*79492*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->79516
/*79495*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79497*/       OPC_EmitConvertToTarget, 1,
/*79499*/       OPC_EmitInteger, MVT::i32, 14, 
/*79502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79505*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*79516*/     /*SwitchType*/ 21, MVT::v4i16,// ->79539
/*79518*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79520*/       OPC_EmitConvertToTarget, 1,
/*79522*/       OPC_EmitInteger, MVT::i32, 14, 
/*79525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*79539*/     /*SwitchType*/ 21, MVT::v2i32,// ->79562
/*79541*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79543*/       OPC_EmitConvertToTarget, 1,
/*79545*/       OPC_EmitInteger, MVT::i32, 14, 
/*79548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*79562*/     /*SwitchType*/ 21, MVT::v1i64,// ->79585
/*79564*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79566*/       OPC_EmitConvertToTarget, 1,
/*79568*/       OPC_EmitInteger, MVT::i32, 14, 
/*79571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*79585*/     /*SwitchType*/ 21, MVT::v16i8,// ->79608
/*79587*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79589*/       OPC_EmitConvertToTarget, 1,
/*79591*/       OPC_EmitInteger, MVT::i32, 14, 
/*79594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*79608*/     /*SwitchType*/ 21, MVT::v8i16,// ->79631
/*79610*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79612*/       OPC_EmitConvertToTarget, 1,
/*79614*/       OPC_EmitInteger, MVT::i32, 14, 
/*79617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*79631*/     /*SwitchType*/ 21, MVT::v4i32,// ->79654
/*79633*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79635*/       OPC_EmitConvertToTarget, 1,
/*79637*/       OPC_EmitInteger, MVT::i32, 14, 
/*79640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79643*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*79654*/     /*SwitchType*/ 21, MVT::v2i64,// ->79677
/*79656*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79658*/       OPC_EmitConvertToTarget, 1,
/*79660*/       OPC_EmitInteger, MVT::i32, 14, 
/*79663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*79677*/     0, // EndSwitchType
/*79678*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSLI),// ->79885
/*79682*/     OPC_RecordChild0, // #0 = $src1
/*79683*/     OPC_RecordChild1, // #1 = $Vm
/*79684*/     OPC_RecordChild2, // #2 = $SIMM
/*79685*/     OPC_MoveChild, 2,
/*79687*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79690*/     OPC_MoveParent,
/*79691*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->79716
/*79694*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79696*/       OPC_EmitConvertToTarget, 2,
/*79698*/       OPC_EmitInteger, MVT::i32, 14, 
/*79701*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79704*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*79716*/     /*SwitchType*/ 22, MVT::v4i16,// ->79740
/*79718*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79720*/       OPC_EmitConvertToTarget, 2,
/*79722*/       OPC_EmitInteger, MVT::i32, 14, 
/*79725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*79740*/     /*SwitchType*/ 22, MVT::v2i32,// ->79764
/*79742*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79744*/       OPC_EmitConvertToTarget, 2,
/*79746*/       OPC_EmitInteger, MVT::i32, 14, 
/*79749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*79764*/     /*SwitchType*/ 22, MVT::v1i64,// ->79788
/*79766*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79768*/       OPC_EmitConvertToTarget, 2,
/*79770*/       OPC_EmitInteger, MVT::i32, 14, 
/*79773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*79788*/     /*SwitchType*/ 22, MVT::v16i8,// ->79812
/*79790*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79792*/       OPC_EmitConvertToTarget, 2,
/*79794*/       OPC_EmitInteger, MVT::i32, 14, 
/*79797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*79812*/     /*SwitchType*/ 22, MVT::v8i16,// ->79836
/*79814*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79816*/       OPC_EmitConvertToTarget, 2,
/*79818*/       OPC_EmitInteger, MVT::i32, 14, 
/*79821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79824*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*79836*/     /*SwitchType*/ 22, MVT::v4i32,// ->79860
/*79838*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79840*/       OPC_EmitConvertToTarget, 2,
/*79842*/       OPC_EmitInteger, MVT::i32, 14, 
/*79845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*79860*/     /*SwitchType*/ 22, MVT::v2i64,// ->79884
/*79862*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79864*/       OPC_EmitConvertToTarget, 2,
/*79866*/       OPC_EmitInteger, MVT::i32, 14, 
/*79869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*79884*/     0, // EndSwitchType
/*79885*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSRI),// ->80092
/*79889*/     OPC_RecordChild0, // #0 = $src1
/*79890*/     OPC_RecordChild1, // #1 = $Vm
/*79891*/     OPC_RecordChild2, // #2 = $SIMM
/*79892*/     OPC_MoveChild, 2,
/*79894*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79897*/     OPC_MoveParent,
/*79898*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->79923
/*79901*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79903*/       OPC_EmitConvertToTarget, 2,
/*79905*/       OPC_EmitInteger, MVT::i32, 14, 
/*79908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*79923*/     /*SwitchType*/ 22, MVT::v4i16,// ->79947
/*79925*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79927*/       OPC_EmitConvertToTarget, 2,
/*79929*/       OPC_EmitInteger, MVT::i32, 14, 
/*79932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*79947*/     /*SwitchType*/ 22, MVT::v2i32,// ->79971
/*79949*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79951*/       OPC_EmitConvertToTarget, 2,
/*79953*/       OPC_EmitInteger, MVT::i32, 14, 
/*79956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*79971*/     /*SwitchType*/ 22, MVT::v1i64,// ->79995
/*79973*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79975*/       OPC_EmitConvertToTarget, 2,
/*79977*/       OPC_EmitInteger, MVT::i32, 14, 
/*79980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79983*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*79995*/     /*SwitchType*/ 22, MVT::v16i8,// ->80019
/*79997*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79999*/       OPC_EmitConvertToTarget, 2,
/*80001*/       OPC_EmitInteger, MVT::i32, 14, 
/*80004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*80019*/     /*SwitchType*/ 22, MVT::v8i16,// ->80043
/*80021*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80023*/       OPC_EmitConvertToTarget, 2,
/*80025*/       OPC_EmitInteger, MVT::i32, 14, 
/*80028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*80043*/     /*SwitchType*/ 22, MVT::v4i32,// ->80067
/*80045*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80047*/       OPC_EmitConvertToTarget, 2,
/*80049*/       OPC_EmitInteger, MVT::i32, 14, 
/*80052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80055*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*80067*/     /*SwitchType*/ 22, MVT::v2i64,// ->80091
/*80069*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80071*/       OPC_EmitConvertToTarget, 2,
/*80073*/       OPC_EmitInteger, MVT::i32, 14, 
/*80076*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80079*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*80091*/     0, // EndSwitchType
/*80092*/   /*SwitchOpcode*/ 15|128,1/*143*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->80239
/*80096*/     OPC_RecordChild0, // #0 = $src
/*80097*/     OPC_Scope, 27, /*->80126*/ // 5 children in Scope
/*80099*/       OPC_CheckChild0Type, MVT::v16i8,
/*80101*/       OPC_RecordChild1, // #1 = $start
/*80102*/       OPC_MoveChild, 1,
/*80104*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80107*/       OPC_CheckType, MVT::i32,
/*80109*/       OPC_MoveParent,
/*80110*/       OPC_CheckType, MVT::v8i8,
/*80112*/       OPC_EmitConvertToTarget, 1,
/*80114*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*80117*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*80126*/     /*Scope*/ 27, /*->80154*/
/*80127*/       OPC_CheckChild0Type, MVT::v8i16,
/*80129*/       OPC_RecordChild1, // #1 = $start
/*80130*/       OPC_MoveChild, 1,
/*80132*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80135*/       OPC_CheckType, MVT::i32,
/*80137*/       OPC_MoveParent,
/*80138*/       OPC_CheckType, MVT::v4i16,
/*80140*/       OPC_EmitConvertToTarget, 1,
/*80142*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*80145*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*80154*/     /*Scope*/ 27, /*->80182*/
/*80155*/       OPC_CheckChild0Type, MVT::v4i32,
/*80157*/       OPC_RecordChild1, // #1 = $start
/*80158*/       OPC_MoveChild, 1,
/*80160*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80163*/       OPC_CheckType, MVT::i32,
/*80165*/       OPC_MoveParent,
/*80166*/       OPC_CheckType, MVT::v2i32,
/*80168*/       OPC_EmitConvertToTarget, 1,
/*80170*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*80173*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*80182*/     /*Scope*/ 27, /*->80210*/
/*80183*/       OPC_CheckChild0Type, MVT::v2i64,
/*80185*/       OPC_RecordChild1, // #1 = $start
/*80186*/       OPC_MoveChild, 1,
/*80188*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80191*/       OPC_CheckType, MVT::i32,
/*80193*/       OPC_MoveParent,
/*80194*/       OPC_CheckType, MVT::v1i64,
/*80196*/       OPC_EmitConvertToTarget, 1,
/*80198*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*80201*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*80210*/     /*Scope*/ 27, /*->80238*/
/*80211*/       OPC_CheckChild0Type, MVT::v4f32,
/*80213*/       OPC_RecordChild1, // #1 = $start
/*80214*/       OPC_MoveChild, 1,
/*80216*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80219*/       OPC_CheckType, MVT::i32,
/*80221*/       OPC_MoveParent,
/*80222*/       OPC_CheckType, MVT::v2f32,
/*80224*/       OPC_EmitConvertToTarget, 1,
/*80226*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*80229*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*80238*/     0, /*End of Scope*/
/*80239*/   /*SwitchOpcode*/ 95|128,1/*223*/, TARGET_VAL(ARMISD::VEXT),// ->80466
/*80243*/     OPC_RecordChild0, // #0 = $Vn
/*80244*/     OPC_RecordChild1, // #1 = $Vm
/*80245*/     OPC_RecordChild2, // #2 = $index
/*80246*/     OPC_MoveChild, 2,
/*80248*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80251*/     OPC_MoveParent,
/*80252*/     OPC_SwitchType /*9 cases */, 22, MVT::v8i8,// ->80277
/*80255*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80257*/       OPC_EmitConvertToTarget, 2,
/*80259*/       OPC_EmitInteger, MVT::i32, 14, 
/*80262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*80277*/     /*SwitchType*/ 22, MVT::v4i16,// ->80301
/*80279*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80281*/       OPC_EmitConvertToTarget, 2,
/*80283*/       OPC_EmitInteger, MVT::i32, 14, 
/*80286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*80301*/     /*SwitchType*/ 22, MVT::v2i32,// ->80325
/*80303*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80305*/       OPC_EmitConvertToTarget, 2,
/*80307*/       OPC_EmitInteger, MVT::i32, 14, 
/*80310*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80313*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*80325*/     /*SwitchType*/ 22, MVT::v16i8,// ->80349
/*80327*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80329*/       OPC_EmitConvertToTarget, 2,
/*80331*/       OPC_EmitInteger, MVT::i32, 14, 
/*80334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*80349*/     /*SwitchType*/ 22, MVT::v8i16,// ->80373
/*80351*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80353*/       OPC_EmitConvertToTarget, 2,
/*80355*/       OPC_EmitInteger, MVT::i32, 14, 
/*80358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*80373*/     /*SwitchType*/ 22, MVT::v4i32,// ->80397
/*80375*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80377*/       OPC_EmitConvertToTarget, 2,
/*80379*/       OPC_EmitInteger, MVT::i32, 14, 
/*80382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*80397*/     /*SwitchType*/ 22, MVT::v2i64,// ->80421
/*80399*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80401*/       OPC_EmitConvertToTarget, 2,
/*80403*/       OPC_EmitInteger, MVT::i32, 14, 
/*80406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*80421*/     /*SwitchType*/ 20, MVT::v2f32,// ->80443
/*80423*/       OPC_EmitConvertToTarget, 2,
/*80425*/       OPC_EmitInteger, MVT::i32, 14, 
/*80428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*80443*/     /*SwitchType*/ 20, MVT::v4f32,// ->80465
/*80445*/       OPC_EmitConvertToTarget, 2,
/*80447*/       OPC_EmitInteger, MVT::i32, 14, 
/*80450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*80465*/     0, // EndSwitchType
/*80466*/   /*SwitchOpcode*/ 123|128,1/*251*/, TARGET_VAL(ARMISD::VCEQ),// ->80721
/*80470*/     OPC_RecordChild0, // #0 = $Vn
/*80471*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->80496
/*80474*/       OPC_CheckChild0Type, MVT::v8i8,
/*80476*/       OPC_RecordChild1, // #1 = $Vm
/*80477*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80479*/       OPC_EmitInteger, MVT::i32, 14, 
/*80482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80485*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80496*/     /*SwitchType*/ 48, MVT::v4i16,// ->80546
/*80498*/       OPC_Scope, 22, /*->80522*/ // 2 children in Scope
/*80500*/         OPC_CheckChild0Type, MVT::v4i16,
/*80502*/         OPC_RecordChild1, // #1 = $Vm
/*80503*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80505*/         OPC_EmitInteger, MVT::i32, 14, 
/*80508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80522*/       /*Scope*/ 22, /*->80545*/
/*80523*/         OPC_CheckChild0Type, MVT::v4f16,
/*80525*/         OPC_RecordChild1, // #1 = $Vm
/*80526*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*80528*/         OPC_EmitInteger, MVT::i32, 14, 
/*80531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80534*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQhd), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*80545*/       0, /*End of Scope*/
/*80546*/     /*SwitchType*/ 48, MVT::v2i32,// ->80596
/*80548*/       OPC_Scope, 22, /*->80572*/ // 2 children in Scope
/*80550*/         OPC_CheckChild0Type, MVT::v2i32,
/*80552*/         OPC_RecordChild1, // #1 = $Vm
/*80553*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80555*/         OPC_EmitInteger, MVT::i32, 14, 
/*80558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80572*/       /*Scope*/ 22, /*->80595*/
/*80573*/         OPC_CheckChild0Type, MVT::v2f32,
/*80575*/         OPC_RecordChild1, // #1 = $Vm
/*80576*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80578*/         OPC_EmitInteger, MVT::i32, 14, 
/*80581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80584*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*80595*/       0, /*End of Scope*/
/*80596*/     /*SwitchType*/ 22, MVT::v16i8,// ->80620
/*80598*/       OPC_CheckChild0Type, MVT::v16i8,
/*80600*/       OPC_RecordChild1, // #1 = $Vm
/*80601*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80603*/       OPC_EmitInteger, MVT::i32, 14, 
/*80606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80620*/     /*SwitchType*/ 48, MVT::v8i16,// ->80670
/*80622*/       OPC_Scope, 22, /*->80646*/ // 2 children in Scope
/*80624*/         OPC_CheckChild0Type, MVT::v8i16,
/*80626*/         OPC_RecordChild1, // #1 = $Vm
/*80627*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80629*/         OPC_EmitInteger, MVT::i32, 14, 
/*80632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80646*/       /*Scope*/ 22, /*->80669*/
/*80647*/         OPC_CheckChild0Type, MVT::v8f16,
/*80649*/         OPC_RecordChild1, // #1 = $Vm
/*80650*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*80652*/         OPC_EmitInteger, MVT::i32, 14, 
/*80655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80658*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQhq), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*80669*/       0, /*End of Scope*/
/*80670*/     /*SwitchType*/ 48, MVT::v4i32,// ->80720
/*80672*/       OPC_Scope, 22, /*->80696*/ // 2 children in Scope
/*80674*/         OPC_CheckChild0Type, MVT::v4i32,
/*80676*/         OPC_RecordChild1, // #1 = $Vm
/*80677*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80679*/         OPC_EmitInteger, MVT::i32, 14, 
/*80682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80685*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80696*/       /*Scope*/ 22, /*->80719*/
/*80697*/         OPC_CheckChild0Type, MVT::v4f32,
/*80699*/         OPC_RecordChild1, // #1 = $Vm
/*80700*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80702*/         OPC_EmitInteger, MVT::i32, 14, 
/*80705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80708*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*80719*/       0, /*End of Scope*/
/*80720*/     0, // EndSwitchType
/*80721*/   /*SwitchOpcode*/ 103|128,1/*231*/, TARGET_VAL(ARMISD::VCEQZ),// ->80956
/*80725*/     OPC_RecordChild0, // #0 = $Vm
/*80726*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->80749
/*80729*/       OPC_CheckChild0Type, MVT::v8i8,
/*80731*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80733*/       OPC_EmitInteger, MVT::i32, 14, 
/*80736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*80749*/     /*SwitchType*/ 44, MVT::v4i16,// ->80795
/*80751*/       OPC_Scope, 20, /*->80773*/ // 2 children in Scope
/*80753*/         OPC_CheckChild0Type, MVT::v4i16,
/*80755*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80757*/         OPC_EmitInteger, MVT::i32, 14, 
/*80760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*80773*/       /*Scope*/ 20, /*->80794*/
/*80774*/         OPC_CheckChild0Type, MVT::v4f16,
/*80776*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*80778*/         OPC_EmitInteger, MVT::i32, 14, 
/*80781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f16:v4i16 DPR:v4f16:$Vm)
/*80794*/       0, /*End of Scope*/
/*80795*/     /*SwitchType*/ 44, MVT::v2i32,// ->80841
/*80797*/       OPC_Scope, 20, /*->80819*/ // 2 children in Scope
/*80799*/         OPC_CheckChild0Type, MVT::v2i32,
/*80801*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80803*/         OPC_EmitInteger, MVT::i32, 14, 
/*80806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*80819*/       /*Scope*/ 20, /*->80840*/
/*80820*/         OPC_CheckChild0Type, MVT::v2f32,
/*80822*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80824*/         OPC_EmitInteger, MVT::i32, 14, 
/*80827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*80840*/       0, /*End of Scope*/
/*80841*/     /*SwitchType*/ 20, MVT::v16i8,// ->80863
/*80843*/       OPC_CheckChild0Type, MVT::v16i8,
/*80845*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80847*/       OPC_EmitInteger, MVT::i32, 14, 
/*80850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80853*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*80863*/     /*SwitchType*/ 44, MVT::v8i16,// ->80909
/*80865*/       OPC_Scope, 20, /*->80887*/ // 2 children in Scope
/*80867*/         OPC_CheckChild0Type, MVT::v8i16,
/*80869*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80871*/         OPC_EmitInteger, MVT::i32, 14, 
/*80874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80877*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*80887*/       /*Scope*/ 20, /*->80908*/
/*80888*/         OPC_CheckChild0Type, MVT::v8f16,
/*80890*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*80892*/         OPC_EmitInteger, MVT::i32, 14, 
/*80895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8f16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8f16:v8i16 QPR:v8f16:$Vm)
/*80908*/       0, /*End of Scope*/
/*80909*/     /*SwitchType*/ 44, MVT::v4i32,// ->80955
/*80911*/       OPC_Scope, 20, /*->80933*/ // 2 children in Scope
/*80913*/         OPC_CheckChild0Type, MVT::v4i32,
/*80915*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80917*/         OPC_EmitInteger, MVT::i32, 14, 
/*80920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*80933*/       /*Scope*/ 20, /*->80954*/
/*80934*/         OPC_CheckChild0Type, MVT::v4f32,
/*80936*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80938*/         OPC_EmitInteger, MVT::i32, 14, 
/*80941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*80954*/       0, /*End of Scope*/
/*80955*/     0, // EndSwitchType
/*80956*/   /*SwitchOpcode*/ 123|128,1/*251*/, TARGET_VAL(ARMISD::VCGE),// ->81211
/*80960*/     OPC_RecordChild0, // #0 = $Vn
/*80961*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->80986
/*80964*/       OPC_CheckChild0Type, MVT::v8i8,
/*80966*/       OPC_RecordChild1, // #1 = $Vm
/*80967*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80969*/       OPC_EmitInteger, MVT::i32, 14, 
/*80972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80986*/     /*SwitchType*/ 48, MVT::v4i16,// ->81036
/*80988*/       OPC_Scope, 22, /*->81012*/ // 2 children in Scope
/*80990*/         OPC_CheckChild0Type, MVT::v4i16,
/*80992*/         OPC_RecordChild1, // #1 = $Vm
/*80993*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80995*/         OPC_EmitInteger, MVT::i32, 14, 
/*80998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81001*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*81012*/       /*Scope*/ 22, /*->81035*/
/*81013*/         OPC_CheckChild0Type, MVT::v4f16,
/*81015*/         OPC_RecordChild1, // #1 = $Vm
/*81016*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81018*/         OPC_EmitInteger, MVT::i32, 14, 
/*81021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81024*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEhd), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*81035*/       0, /*End of Scope*/
/*81036*/     /*SwitchType*/ 48, MVT::v2i32,// ->81086
/*81038*/       OPC_Scope, 22, /*->81062*/ // 2 children in Scope
/*81040*/         OPC_CheckChild0Type, MVT::v2i32,
/*81042*/         OPC_RecordChild1, // #1 = $Vm
/*81043*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81045*/         OPC_EmitInteger, MVT::i32, 14, 
/*81048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*81062*/       /*Scope*/ 22, /*->81085*/
/*81063*/         OPC_CheckChild0Type, MVT::v2f32,
/*81065*/         OPC_RecordChild1, // #1 = $Vm
/*81066*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81068*/         OPC_EmitInteger, MVT::i32, 14, 
/*81071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*81085*/       0, /*End of Scope*/
/*81086*/     /*SwitchType*/ 22, MVT::v16i8,// ->81110
/*81088*/       OPC_CheckChild0Type, MVT::v16i8,
/*81090*/       OPC_RecordChild1, // #1 = $Vm
/*81091*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81093*/       OPC_EmitInteger, MVT::i32, 14, 
/*81096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*81110*/     /*SwitchType*/ 48, MVT::v8i16,// ->81160
/*81112*/       OPC_Scope, 22, /*->81136*/ // 2 children in Scope
/*81114*/         OPC_CheckChild0Type, MVT::v8i16,
/*81116*/         OPC_RecordChild1, // #1 = $Vm
/*81117*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81119*/         OPC_EmitInteger, MVT::i32, 14, 
/*81122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*81136*/       /*Scope*/ 22, /*->81159*/
/*81137*/         OPC_CheckChild0Type, MVT::v8f16,
/*81139*/         OPC_RecordChild1, // #1 = $Vm
/*81140*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81142*/         OPC_EmitInteger, MVT::i32, 14, 
/*81145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEhq), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*81159*/       0, /*End of Scope*/
/*81160*/     /*SwitchType*/ 48, MVT::v4i32,// ->81210
/*81162*/       OPC_Scope, 22, /*->81186*/ // 2 children in Scope
/*81164*/         OPC_CheckChild0Type, MVT::v4i32,
/*81166*/         OPC_RecordChild1, // #1 = $Vm
/*81167*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81169*/         OPC_EmitInteger, MVT::i32, 14, 
/*81172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*81186*/       /*Scope*/ 22, /*->81209*/
/*81187*/         OPC_CheckChild0Type, MVT::v4f32,
/*81189*/         OPC_RecordChild1, // #1 = $Vm
/*81190*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81192*/         OPC_EmitInteger, MVT::i32, 14, 
/*81195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*81209*/       0, /*End of Scope*/
/*81210*/     0, // EndSwitchType
/*81211*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGEU),// ->81362
/*81215*/     OPC_RecordChild0, // #0 = $Vn
/*81216*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->81241
/*81219*/       OPC_CheckChild0Type, MVT::v8i8,
/*81221*/       OPC_RecordChild1, // #1 = $Vm
/*81222*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81224*/       OPC_EmitInteger, MVT::i32, 14, 
/*81227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*81241*/     /*SwitchType*/ 22, MVT::v4i16,// ->81265
/*81243*/       OPC_CheckChild0Type, MVT::v4i16,
/*81245*/       OPC_RecordChild1, // #1 = $Vm
/*81246*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81248*/       OPC_EmitInteger, MVT::i32, 14, 
/*81251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*81265*/     /*SwitchType*/ 22, MVT::v2i32,// ->81289
/*81267*/       OPC_CheckChild0Type, MVT::v2i32,
/*81269*/       OPC_RecordChild1, // #1 = $Vm
/*81270*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81272*/       OPC_EmitInteger, MVT::i32, 14, 
/*81275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81278*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*81289*/     /*SwitchType*/ 22, MVT::v16i8,// ->81313
/*81291*/       OPC_CheckChild0Type, MVT::v16i8,
/*81293*/       OPC_RecordChild1, // #1 = $Vm
/*81294*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81296*/       OPC_EmitInteger, MVT::i32, 14, 
/*81299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*81313*/     /*SwitchType*/ 22, MVT::v8i16,// ->81337
/*81315*/       OPC_CheckChild0Type, MVT::v8i16,
/*81317*/       OPC_RecordChild1, // #1 = $Vm
/*81318*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81320*/       OPC_EmitInteger, MVT::i32, 14, 
/*81323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*81337*/     /*SwitchType*/ 22, MVT::v4i32,// ->81361
/*81339*/       OPC_CheckChild0Type, MVT::v4i32,
/*81341*/       OPC_RecordChild1, // #1 = $Vm
/*81342*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81344*/       OPC_EmitInteger, MVT::i32, 14, 
/*81347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81350*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*81361*/     0, // EndSwitchType
/*81362*/   /*SwitchOpcode*/ 103|128,1/*231*/, TARGET_VAL(ARMISD::VCGEZ),// ->81597
/*81366*/     OPC_RecordChild0, // #0 = $Vm
/*81367*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->81390
/*81370*/       OPC_CheckChild0Type, MVT::v8i8,
/*81372*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81374*/       OPC_EmitInteger, MVT::i32, 14, 
/*81377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81380*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*81390*/     /*SwitchType*/ 44, MVT::v4i16,// ->81436
/*81392*/       OPC_Scope, 20, /*->81414*/ // 2 children in Scope
/*81394*/         OPC_CheckChild0Type, MVT::v4i16,
/*81396*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81398*/         OPC_EmitInteger, MVT::i32, 14, 
/*81401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*81414*/       /*Scope*/ 20, /*->81435*/
/*81415*/         OPC_CheckChild0Type, MVT::v4f16,
/*81417*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81419*/         OPC_EmitInteger, MVT::i32, 14, 
/*81422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81425*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f16:v4i16 DPR:v4f16:$Vm)
/*81435*/       0, /*End of Scope*/
/*81436*/     /*SwitchType*/ 44, MVT::v2i32,// ->81482
/*81438*/       OPC_Scope, 20, /*->81460*/ // 2 children in Scope
/*81440*/         OPC_CheckChild0Type, MVT::v2i32,
/*81442*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81444*/         OPC_EmitInteger, MVT::i32, 14, 
/*81447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*81460*/       /*Scope*/ 20, /*->81481*/
/*81461*/         OPC_CheckChild0Type, MVT::v2f32,
/*81463*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81465*/         OPC_EmitInteger, MVT::i32, 14, 
/*81468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*81481*/       0, /*End of Scope*/
/*81482*/     /*SwitchType*/ 20, MVT::v16i8,// ->81504
/*81484*/       OPC_CheckChild0Type, MVT::v16i8,
/*81486*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81488*/       OPC_EmitInteger, MVT::i32, 14, 
/*81491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81494*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*81504*/     /*SwitchType*/ 44, MVT::v8i16,// ->81550
/*81506*/       OPC_Scope, 20, /*->81528*/ // 2 children in Scope
/*81508*/         OPC_CheckChild0Type, MVT::v8i16,
/*81510*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81512*/         OPC_EmitInteger, MVT::i32, 14, 
/*81515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*81528*/       /*Scope*/ 20, /*->81549*/
/*81529*/         OPC_CheckChild0Type, MVT::v8f16,
/*81531*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81533*/         OPC_EmitInteger, MVT::i32, 14, 
/*81536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8f16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8f16:v8i16 QPR:v8f16:$Vm)
/*81549*/       0, /*End of Scope*/
/*81550*/     /*SwitchType*/ 44, MVT::v4i32,// ->81596
/*81552*/       OPC_Scope, 20, /*->81574*/ // 2 children in Scope
/*81554*/         OPC_CheckChild0Type, MVT::v4i32,
/*81556*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81558*/         OPC_EmitInteger, MVT::i32, 14, 
/*81561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*81574*/       /*Scope*/ 20, /*->81595*/
/*81575*/         OPC_CheckChild0Type, MVT::v4f32,
/*81577*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81579*/         OPC_EmitInteger, MVT::i32, 14, 
/*81582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81585*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*81595*/       0, /*End of Scope*/
/*81596*/     0, // EndSwitchType
/*81597*/   /*SwitchOpcode*/ 103|128,1/*231*/, TARGET_VAL(ARMISD::VCLEZ),// ->81832
/*81601*/     OPC_RecordChild0, // #0 = $Vm
/*81602*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->81625
/*81605*/       OPC_CheckChild0Type, MVT::v8i8,
/*81607*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81609*/       OPC_EmitInteger, MVT::i32, 14, 
/*81612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81615*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*81625*/     /*SwitchType*/ 44, MVT::v4i16,// ->81671
/*81627*/       OPC_Scope, 20, /*->81649*/ // 2 children in Scope
/*81629*/         OPC_CheckChild0Type, MVT::v4i16,
/*81631*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81633*/         OPC_EmitInteger, MVT::i32, 14, 
/*81636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*81649*/       /*Scope*/ 20, /*->81670*/
/*81650*/         OPC_CheckChild0Type, MVT::v4f16,
/*81652*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81654*/         OPC_EmitInteger, MVT::i32, 14, 
/*81657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f16:v4i16 DPR:v4f16:$Vm)
/*81670*/       0, /*End of Scope*/
/*81671*/     /*SwitchType*/ 44, MVT::v2i32,// ->81717
/*81673*/       OPC_Scope, 20, /*->81695*/ // 2 children in Scope
/*81675*/         OPC_CheckChild0Type, MVT::v2i32,
/*81677*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81679*/         OPC_EmitInteger, MVT::i32, 14, 
/*81682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81685*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*81695*/       /*Scope*/ 20, /*->81716*/
/*81696*/         OPC_CheckChild0Type, MVT::v2f32,
/*81698*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81700*/         OPC_EmitInteger, MVT::i32, 14, 
/*81703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81706*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*81716*/       0, /*End of Scope*/
/*81717*/     /*SwitchType*/ 20, MVT::v16i8,// ->81739
/*81719*/       OPC_CheckChild0Type, MVT::v16i8,
/*81721*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81723*/       OPC_EmitInteger, MVT::i32, 14, 
/*81726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*81739*/     /*SwitchType*/ 44, MVT::v8i16,// ->81785
/*81741*/       OPC_Scope, 20, /*->81763*/ // 2 children in Scope
/*81743*/         OPC_CheckChild0Type, MVT::v8i16,
/*81745*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81747*/         OPC_EmitInteger, MVT::i32, 14, 
/*81750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*81763*/       /*Scope*/ 20, /*->81784*/
/*81764*/         OPC_CheckChild0Type, MVT::v8f16,
/*81766*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81768*/         OPC_EmitInteger, MVT::i32, 14, 
/*81771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8f16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8f16:v8i16 QPR:v8f16:$Vm)
/*81784*/       0, /*End of Scope*/
/*81785*/     /*SwitchType*/ 44, MVT::v4i32,// ->81831
/*81787*/       OPC_Scope, 20, /*->81809*/ // 2 children in Scope
/*81789*/         OPC_CheckChild0Type, MVT::v4i32,
/*81791*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81793*/         OPC_EmitInteger, MVT::i32, 14, 
/*81796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*81809*/       /*Scope*/ 20, /*->81830*/
/*81810*/         OPC_CheckChild0Type, MVT::v4f32,
/*81812*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81814*/         OPC_EmitInteger, MVT::i32, 14, 
/*81817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81820*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*81830*/       0, /*End of Scope*/
/*81831*/     0, // EndSwitchType
/*81832*/   /*SwitchOpcode*/ 123|128,1/*251*/, TARGET_VAL(ARMISD::VCGT),// ->82087
/*81836*/     OPC_RecordChild0, // #0 = $Vn
/*81837*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->81862
/*81840*/       OPC_CheckChild0Type, MVT::v8i8,
/*81842*/       OPC_RecordChild1, // #1 = $Vm
/*81843*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81845*/       OPC_EmitInteger, MVT::i32, 14, 
/*81848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*81862*/     /*SwitchType*/ 48, MVT::v4i16,// ->81912
/*81864*/       OPC_Scope, 22, /*->81888*/ // 2 children in Scope
/*81866*/         OPC_CheckChild0Type, MVT::v4i16,
/*81868*/         OPC_RecordChild1, // #1 = $Vm
/*81869*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81871*/         OPC_EmitInteger, MVT::i32, 14, 
/*81874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81877*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*81888*/       /*Scope*/ 22, /*->81911*/
/*81889*/         OPC_CheckChild0Type, MVT::v4f16,
/*81891*/         OPC_RecordChild1, // #1 = $Vm
/*81892*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81894*/         OPC_EmitInteger, MVT::i32, 14, 
/*81897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGThd), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*81911*/       0, /*End of Scope*/
/*81912*/     /*SwitchType*/ 48, MVT::v2i32,// ->81962
/*81914*/       OPC_Scope, 22, /*->81938*/ // 2 children in Scope
/*81916*/         OPC_CheckChild0Type, MVT::v2i32,
/*81918*/         OPC_RecordChild1, // #1 = $Vm
/*81919*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81921*/         OPC_EmitInteger, MVT::i32, 14, 
/*81924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81927*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*81938*/       /*Scope*/ 22, /*->81961*/
/*81939*/         OPC_CheckChild0Type, MVT::v2f32,
/*81941*/         OPC_RecordChild1, // #1 = $Vm
/*81942*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81944*/         OPC_EmitInteger, MVT::i32, 14, 
/*81947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*81961*/       0, /*End of Scope*/
/*81962*/     /*SwitchType*/ 22, MVT::v16i8,// ->81986
/*81964*/       OPC_CheckChild0Type, MVT::v16i8,
/*81966*/       OPC_RecordChild1, // #1 = $Vm
/*81967*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81969*/       OPC_EmitInteger, MVT::i32, 14, 
/*81972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*81986*/     /*SwitchType*/ 48, MVT::v8i16,// ->82036
/*81988*/       OPC_Scope, 22, /*->82012*/ // 2 children in Scope
/*81990*/         OPC_CheckChild0Type, MVT::v8i16,
/*81992*/         OPC_RecordChild1, // #1 = $Vm
/*81993*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*81995*/         OPC_EmitInteger, MVT::i32, 14, 
/*81998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82001*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*82012*/       /*Scope*/ 22, /*->82035*/
/*82013*/         OPC_CheckChild0Type, MVT::v8f16,
/*82015*/         OPC_RecordChild1, // #1 = $Vm
/*82016*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*82018*/         OPC_EmitInteger, MVT::i32, 14, 
/*82021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82024*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGThq), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGThq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*82035*/       0, /*End of Scope*/
/*82036*/     /*SwitchType*/ 48, MVT::v4i32,// ->82086
/*82038*/       OPC_Scope, 22, /*->82062*/ // 2 children in Scope
/*82040*/         OPC_CheckChild0Type, MVT::v4i32,
/*82042*/         OPC_RecordChild1, // #1 = $Vm
/*82043*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82045*/         OPC_EmitInteger, MVT::i32, 14, 
/*82048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*82062*/       /*Scope*/ 22, /*->82085*/
/*82063*/         OPC_CheckChild0Type, MVT::v4f32,
/*82065*/         OPC_RecordChild1, // #1 = $Vm
/*82066*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82068*/         OPC_EmitInteger, MVT::i32, 14, 
/*82071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*82085*/       0, /*End of Scope*/
/*82086*/     0, // EndSwitchType
/*82087*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGTU),// ->82238
/*82091*/     OPC_RecordChild0, // #0 = $Vn
/*82092*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->82117
/*82095*/       OPC_CheckChild0Type, MVT::v8i8,
/*82097*/       OPC_RecordChild1, // #1 = $Vm
/*82098*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82100*/       OPC_EmitInteger, MVT::i32, 14, 
/*82103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*82117*/     /*SwitchType*/ 22, MVT::v4i16,// ->82141
/*82119*/       OPC_CheckChild0Type, MVT::v4i16,
/*82121*/       OPC_RecordChild1, // #1 = $Vm
/*82122*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82124*/       OPC_EmitInteger, MVT::i32, 14, 
/*82127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*82141*/     /*SwitchType*/ 22, MVT::v2i32,// ->82165
/*82143*/       OPC_CheckChild0Type, MVT::v2i32,
/*82145*/       OPC_RecordChild1, // #1 = $Vm
/*82146*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82148*/       OPC_EmitInteger, MVT::i32, 14, 
/*82151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*82165*/     /*SwitchType*/ 22, MVT::v16i8,// ->82189
/*82167*/       OPC_CheckChild0Type, MVT::v16i8,
/*82169*/       OPC_RecordChild1, // #1 = $Vm
/*82170*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82172*/       OPC_EmitInteger, MVT::i32, 14, 
/*82175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*82189*/     /*SwitchType*/ 22, MVT::v8i16,// ->82213
/*82191*/       OPC_CheckChild0Type, MVT::v8i16,
/*82193*/       OPC_RecordChild1, // #1 = $Vm
/*82194*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82196*/       OPC_EmitInteger, MVT::i32, 14, 
/*82199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*82213*/     /*SwitchType*/ 22, MVT::v4i32,// ->82237
/*82215*/       OPC_CheckChild0Type, MVT::v4i32,
/*82217*/       OPC_RecordChild1, // #1 = $Vm
/*82218*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82220*/       OPC_EmitInteger, MVT::i32, 14, 
/*82223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82226*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*82237*/     0, // EndSwitchType
/*82238*/   /*SwitchOpcode*/ 103|128,1/*231*/, TARGET_VAL(ARMISD::VCGTZ),// ->82473
/*82242*/     OPC_RecordChild0, // #0 = $Vm
/*82243*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->82266
/*82246*/       OPC_CheckChild0Type, MVT::v8i8,
/*82248*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82250*/       OPC_EmitInteger, MVT::i32, 14, 
/*82253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82256*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*82266*/     /*SwitchType*/ 44, MVT::v4i16,// ->82312
/*82268*/       OPC_Scope, 20, /*->82290*/ // 2 children in Scope
/*82270*/         OPC_CheckChild0Type, MVT::v4i16,
/*82272*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82274*/         OPC_EmitInteger, MVT::i32, 14, 
/*82277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*82290*/       /*Scope*/ 20, /*->82311*/
/*82291*/         OPC_CheckChild0Type, MVT::v4f16,
/*82293*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*82295*/         OPC_EmitInteger, MVT::i32, 14, 
/*82298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82301*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f16:v4i16 DPR:v4f16:$Vm)
/*82311*/       0, /*End of Scope*/
/*82312*/     /*SwitchType*/ 44, MVT::v2i32,// ->82358
/*82314*/       OPC_Scope, 20, /*->82336*/ // 2 children in Scope
/*82316*/         OPC_CheckChild0Type, MVT::v2i32,
/*82318*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82320*/         OPC_EmitInteger, MVT::i32, 14, 
/*82323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*82336*/       /*Scope*/ 20, /*->82357*/
/*82337*/         OPC_CheckChild0Type, MVT::v2f32,
/*82339*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82341*/         OPC_EmitInteger, MVT::i32, 14, 
/*82344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*82357*/       0, /*End of Scope*/
/*82358*/     /*SwitchType*/ 20, MVT::v16i8,// ->82380
/*82360*/       OPC_CheckChild0Type, MVT::v16i8,
/*82362*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82364*/       OPC_EmitInteger, MVT::i32, 14, 
/*82367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82370*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*82380*/     /*SwitchType*/ 44, MVT::v8i16,// ->82426
/*82382*/       OPC_Scope, 20, /*->82404*/ // 2 children in Scope
/*82384*/         OPC_CheckChild0Type, MVT::v8i16,
/*82386*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82388*/         OPC_EmitInteger, MVT::i32, 14, 
/*82391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*82404*/       /*Scope*/ 20, /*->82425*/
/*82405*/         OPC_CheckChild0Type, MVT::v8f16,
/*82407*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*82409*/         OPC_EmitInteger, MVT::i32, 14, 
/*82412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82415*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8f16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8f16:v8i16 QPR:v8f16:$Vm)
/*82425*/       0, /*End of Scope*/
/*82426*/     /*SwitchType*/ 44, MVT::v4i32,// ->82472
/*82428*/       OPC_Scope, 20, /*->82450*/ // 2 children in Scope
/*82430*/         OPC_CheckChild0Type, MVT::v4i32,
/*82432*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82434*/         OPC_EmitInteger, MVT::i32, 14, 
/*82437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82440*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*82450*/       /*Scope*/ 20, /*->82471*/
/*82451*/         OPC_CheckChild0Type, MVT::v4f32,
/*82453*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82455*/         OPC_EmitInteger, MVT::i32, 14, 
/*82458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*82471*/       0, /*End of Scope*/
/*82472*/     0, // EndSwitchType
/*82473*/   /*SwitchOpcode*/ 103|128,1/*231*/, TARGET_VAL(ARMISD::VCLTZ),// ->82708
/*82477*/     OPC_RecordChild0, // #0 = $Vm
/*82478*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->82501
/*82481*/       OPC_CheckChild0Type, MVT::v8i8,
/*82483*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82485*/       OPC_EmitInteger, MVT::i32, 14, 
/*82488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*82501*/     /*SwitchType*/ 44, MVT::v4i16,// ->82547
/*82503*/       OPC_Scope, 20, /*->82525*/ // 2 children in Scope
/*82505*/         OPC_CheckChild0Type, MVT::v4i16,
/*82507*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82509*/         OPC_EmitInteger, MVT::i32, 14, 
/*82512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82515*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*82525*/       /*Scope*/ 20, /*->82546*/
/*82526*/         OPC_CheckChild0Type, MVT::v4f16,
/*82528*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*82530*/         OPC_EmitInteger, MVT::i32, 14, 
/*82533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f16:v4i16 DPR:v4f16:$Vm)
/*82546*/       0, /*End of Scope*/
/*82547*/     /*SwitchType*/ 44, MVT::v2i32,// ->82593
/*82549*/       OPC_Scope, 20, /*->82571*/ // 2 children in Scope
/*82551*/         OPC_CheckChild0Type, MVT::v2i32,
/*82553*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82555*/         OPC_EmitInteger, MVT::i32, 14, 
/*82558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*82571*/       /*Scope*/ 20, /*->82592*/
/*82572*/         OPC_CheckChild0Type, MVT::v2f32,
/*82574*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82576*/         OPC_EmitInteger, MVT::i32, 14, 
/*82579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*82592*/       0, /*End of Scope*/
/*82593*/     /*SwitchType*/ 20, MVT::v16i8,// ->82615
/*82595*/       OPC_CheckChild0Type, MVT::v16i8,
/*82597*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82599*/       OPC_EmitInteger, MVT::i32, 14, 
/*82602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*82615*/     /*SwitchType*/ 44, MVT::v8i16,// ->82661
/*82617*/       OPC_Scope, 20, /*->82639*/ // 2 children in Scope
/*82619*/         OPC_CheckChild0Type, MVT::v8i16,
/*82621*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82623*/         OPC_EmitInteger, MVT::i32, 14, 
/*82626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82629*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*82639*/       /*Scope*/ 20, /*->82660*/
/*82640*/         OPC_CheckChild0Type, MVT::v8f16,
/*82642*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*82644*/         OPC_EmitInteger, MVT::i32, 14, 
/*82647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82650*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8f16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8f16:v8i16 QPR:v8f16:$Vm)
/*82660*/       0, /*End of Scope*/
/*82661*/     /*SwitchType*/ 44, MVT::v4i32,// ->82707
/*82663*/       OPC_Scope, 20, /*->82685*/ // 2 children in Scope
/*82665*/         OPC_CheckChild0Type, MVT::v4i32,
/*82667*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82669*/         OPC_EmitInteger, MVT::i32, 14, 
/*82672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*82685*/       /*Scope*/ 20, /*->82706*/
/*82686*/         OPC_CheckChild0Type, MVT::v4f32,
/*82688*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82690*/         OPC_EmitInteger, MVT::i32, 14, 
/*82693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*82706*/       0, /*End of Scope*/
/*82707*/     0, // EndSwitchType
/*82708*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VTST),// ->82859
/*82712*/     OPC_RecordChild0, // #0 = $Vn
/*82713*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->82738
/*82716*/       OPC_CheckChild0Type, MVT::v8i8,
/*82718*/       OPC_RecordChild1, // #1 = $Vm
/*82719*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82721*/       OPC_EmitInteger, MVT::i32, 14, 
/*82724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*82738*/     /*SwitchType*/ 22, MVT::v4i16,// ->82762
/*82740*/       OPC_CheckChild0Type, MVT::v4i16,
/*82742*/       OPC_RecordChild1, // #1 = $Vm
/*82743*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82745*/       OPC_EmitInteger, MVT::i32, 14, 
/*82748*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82751*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*82762*/     /*SwitchType*/ 22, MVT::v2i32,// ->82786
/*82764*/       OPC_CheckChild0Type, MVT::v2i32,
/*82766*/       OPC_RecordChild1, // #1 = $Vm
/*82767*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82769*/       OPC_EmitInteger, MVT::i32, 14, 
/*82772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*82786*/     /*SwitchType*/ 22, MVT::v16i8,// ->82810
/*82788*/       OPC_CheckChild0Type, MVT::v16i8,
/*82790*/       OPC_RecordChild1, // #1 = $Vm
/*82791*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82793*/       OPC_EmitInteger, MVT::i32, 14, 
/*82796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*82810*/     /*SwitchType*/ 22, MVT::v8i16,// ->82834
/*82812*/       OPC_CheckChild0Type, MVT::v8i16,
/*82814*/       OPC_RecordChild1, // #1 = $Vm
/*82815*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82817*/       OPC_EmitInteger, MVT::i32, 14, 
/*82820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*82834*/     /*SwitchType*/ 22, MVT::v4i32,// ->82858
/*82836*/       OPC_CheckChild0Type, MVT::v4i32,
/*82838*/       OPC_RecordChild1, // #1 = $Vm
/*82839*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82841*/       OPC_EmitInteger, MVT::i32, 14, 
/*82844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*82858*/     0, // EndSwitchType
/*82859*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VBSL),// ->82911
/*82862*/     OPC_RecordChild0, // #0 = $src1
/*82863*/     OPC_RecordChild1, // #1 = $Vn
/*82864*/     OPC_RecordChild2, // #2 = $Vm
/*82865*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->82888
/*82868*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82870*/       OPC_EmitInteger, MVT::i32, 14, 
/*82873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*82888*/     /*SwitchType*/ 20, MVT::v4i32,// ->82910
/*82890*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82892*/       OPC_EmitInteger, MVT::i32, 14, 
/*82895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*82910*/     0, // EndSwitchType
/*82911*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::SMAX),// ->83045
/*82915*/     OPC_RecordChild0, // #0 = $Vn
/*82916*/     OPC_RecordChild1, // #1 = $Vm
/*82917*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->82939
/*82920*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82922*/       OPC_EmitInteger, MVT::i32, 14, 
/*82925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*82939*/     /*SwitchType*/ 19, MVT::v2i32,// ->82960
/*82941*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82943*/       OPC_EmitInteger, MVT::i32, 14, 
/*82946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*82960*/     /*SwitchType*/ 19, MVT::v8i16,// ->82981
/*82962*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82964*/       OPC_EmitInteger, MVT::i32, 14, 
/*82967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*82981*/     /*SwitchType*/ 19, MVT::v4i32,// ->83002
/*82983*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*82985*/       OPC_EmitInteger, MVT::i32, 14, 
/*82988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82991*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*83002*/     /*SwitchType*/ 19, MVT::v8i8,// ->83023
/*83004*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83006*/       OPC_EmitInteger, MVT::i32, 14, 
/*83009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*83023*/     /*SwitchType*/ 19, MVT::v16i8,// ->83044
/*83025*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83027*/       OPC_EmitInteger, MVT::i32, 14, 
/*83030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*83044*/     0, // EndSwitchType
/*83045*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::UMAX),// ->83179
/*83049*/     OPC_RecordChild0, // #0 = $Vn
/*83050*/     OPC_RecordChild1, // #1 = $Vm
/*83051*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->83073
/*83054*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83056*/       OPC_EmitInteger, MVT::i32, 14, 
/*83059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*83073*/     /*SwitchType*/ 19, MVT::v2i32,// ->83094
/*83075*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83077*/       OPC_EmitInteger, MVT::i32, 14, 
/*83080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*83094*/     /*SwitchType*/ 19, MVT::v8i16,// ->83115
/*83096*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83098*/       OPC_EmitInteger, MVT::i32, 14, 
/*83101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83104*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*83115*/     /*SwitchType*/ 19, MVT::v4i32,// ->83136
/*83117*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83119*/       OPC_EmitInteger, MVT::i32, 14, 
/*83122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*83136*/     /*SwitchType*/ 19, MVT::v8i8,// ->83157
/*83138*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83140*/       OPC_EmitInteger, MVT::i32, 14, 
/*83143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*83157*/     /*SwitchType*/ 19, MVT::v16i8,// ->83178
/*83159*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83161*/       OPC_EmitInteger, MVT::i32, 14, 
/*83164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83167*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*83178*/     0, // EndSwitchType
/*83179*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::SMIN),// ->83313
/*83183*/     OPC_RecordChild0, // #0 = $Vn
/*83184*/     OPC_RecordChild1, // #1 = $Vm
/*83185*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->83207
/*83188*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83190*/       OPC_EmitInteger, MVT::i32, 14, 
/*83193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*83207*/     /*SwitchType*/ 19, MVT::v2i32,// ->83228
/*83209*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83211*/       OPC_EmitInteger, MVT::i32, 14, 
/*83214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*83228*/     /*SwitchType*/ 19, MVT::v8i16,// ->83249
/*83230*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83232*/       OPC_EmitInteger, MVT::i32, 14, 
/*83235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*83249*/     /*SwitchType*/ 19, MVT::v4i32,// ->83270
/*83251*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83253*/       OPC_EmitInteger, MVT::i32, 14, 
/*83256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83259*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*83270*/     /*SwitchType*/ 19, MVT::v8i8,// ->83291
/*83272*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83274*/       OPC_EmitInteger, MVT::i32, 14, 
/*83277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*83291*/     /*SwitchType*/ 19, MVT::v16i8,// ->83312
/*83293*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83295*/       OPC_EmitInteger, MVT::i32, 14, 
/*83298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*83312*/     0, // EndSwitchType
/*83313*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::UMIN),// ->83447
/*83317*/     OPC_RecordChild0, // #0 = $Vn
/*83318*/     OPC_RecordChild1, // #1 = $Vm
/*83319*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->83341
/*83322*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83324*/       OPC_EmitInteger, MVT::i32, 14, 
/*83327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*83341*/     /*SwitchType*/ 19, MVT::v2i32,// ->83362
/*83343*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83345*/       OPC_EmitInteger, MVT::i32, 14, 
/*83348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*83362*/     /*SwitchType*/ 19, MVT::v8i16,// ->83383
/*83364*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83366*/       OPC_EmitInteger, MVT::i32, 14, 
/*83369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*83383*/     /*SwitchType*/ 19, MVT::v4i32,// ->83404
/*83385*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83387*/       OPC_EmitInteger, MVT::i32, 14, 
/*83390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*83404*/     /*SwitchType*/ 19, MVT::v8i8,// ->83425
/*83406*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83408*/       OPC_EmitInteger, MVT::i32, 14, 
/*83411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83414*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*83425*/     /*SwitchType*/ 19, MVT::v16i8,// ->83446
/*83427*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83429*/       OPC_EmitInteger, MVT::i32, 14, 
/*83432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*83446*/     0, // EndSwitchType
/*83447*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::CTPOP),// ->83493
/*83450*/     OPC_RecordChild0, // #0 = $Vm
/*83451*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->83472
/*83454*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83456*/       OPC_EmitInteger, MVT::i32, 14, 
/*83459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*83472*/     /*SwitchType*/ 18, MVT::v16i8,// ->83492
/*83474*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83476*/       OPC_EmitInteger, MVT::i32, 14, 
/*83479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83482*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*83492*/     0, // EndSwitchType
/*83493*/   /*SwitchOpcode*/ 69, TARGET_VAL(ISD::SIGN_EXTEND),// ->83565
/*83496*/     OPC_RecordChild0, // #0 = $Vm
/*83497*/     OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->83520
/*83500*/       OPC_CheckChild0Type, MVT::v8i8,
/*83502*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83504*/       OPC_EmitInteger, MVT::i32, 14, 
/*83507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*83520*/     /*SwitchType*/ 20, MVT::v4i32,// ->83542
/*83522*/       OPC_CheckChild0Type, MVT::v4i16,
/*83524*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83526*/       OPC_EmitInteger, MVT::i32, 14, 
/*83529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*83542*/     /*SwitchType*/ 20, MVT::v2i64,// ->83564
/*83544*/       OPC_CheckChild0Type, MVT::v2i32,
/*83546*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83548*/       OPC_EmitInteger, MVT::i32, 14, 
/*83551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83554*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*83564*/     0, // EndSwitchType
/*83565*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::ANY_EXTEND),// ->83631
/*83568*/     OPC_RecordChild0, // #0 = $Vm
/*83569*/     OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->83590
/*83572*/       OPC_CheckChild0Type, MVT::v8i8,
/*83574*/       OPC_EmitInteger, MVT::i32, 14, 
/*83577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*83590*/     /*SwitchType*/ 18, MVT::v4i32,// ->83610
/*83592*/       OPC_CheckChild0Type, MVT::v4i16,
/*83594*/       OPC_EmitInteger, MVT::i32, 14, 
/*83597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*83610*/     /*SwitchType*/ 18, MVT::v2i64,// ->83630
/*83612*/       OPC_CheckChild0Type, MVT::v2i32,
/*83614*/       OPC_EmitInteger, MVT::i32, 14, 
/*83617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*83630*/     0, // EndSwitchType
/*83631*/   /*SwitchOpcode*/ 31|128,1/*159*/, TARGET_VAL(ARMISD::VREV64),// ->83794
/*83635*/     OPC_RecordChild0, // #0 = $Vm
/*83636*/     OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->83657
/*83639*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83641*/       OPC_EmitInteger, MVT::i32, 14, 
/*83644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*83657*/     /*SwitchType*/ 18, MVT::v4i16,// ->83677
/*83659*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83661*/       OPC_EmitInteger, MVT::i32, 14, 
/*83664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*83677*/     /*SwitchType*/ 18, MVT::v2i32,// ->83697
/*83679*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83681*/       OPC_EmitInteger, MVT::i32, 14, 
/*83684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*83697*/     /*SwitchType*/ 18, MVT::v16i8,// ->83717
/*83699*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83701*/       OPC_EmitInteger, MVT::i32, 14, 
/*83704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*83717*/     /*SwitchType*/ 18, MVT::v8i16,// ->83737
/*83719*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83721*/       OPC_EmitInteger, MVT::i32, 14, 
/*83724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*83737*/     /*SwitchType*/ 18, MVT::v4i32,// ->83757
/*83739*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83741*/       OPC_EmitInteger, MVT::i32, 14, 
/*83744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*83757*/     /*SwitchType*/ 16, MVT::v2f32,// ->83775
/*83759*/       OPC_EmitInteger, MVT::i32, 14, 
/*83762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*83775*/     /*SwitchType*/ 16, MVT::v4f32,// ->83793
/*83777*/       OPC_EmitInteger, MVT::i32, 14, 
/*83780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*83793*/     0, // EndSwitchType
/*83794*/   /*SwitchOpcode*/ 83, TARGET_VAL(ARMISD::VREV32),// ->83880
/*83797*/     OPC_RecordChild0, // #0 = $Vm
/*83798*/     OPC_SwitchType /*4 cases */, 18, MVT::v8i8,// ->83819
/*83801*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83803*/       OPC_EmitInteger, MVT::i32, 14, 
/*83806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*83819*/     /*SwitchType*/ 18, MVT::v4i16,// ->83839
/*83821*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83823*/       OPC_EmitInteger, MVT::i32, 14, 
/*83826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*83839*/     /*SwitchType*/ 18, MVT::v16i8,// ->83859
/*83841*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83843*/       OPC_EmitInteger, MVT::i32, 14, 
/*83846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*83859*/     /*SwitchType*/ 18, MVT::v8i16,// ->83879
/*83861*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83863*/       OPC_EmitInteger, MVT::i32, 14, 
/*83866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*83879*/     0, // EndSwitchType
/*83880*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::VREV16),// ->83926
/*83883*/     OPC_RecordChild0, // #0 = $Vm
/*83884*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->83905
/*83887*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83889*/       OPC_EmitInteger, MVT::i32, 14, 
/*83892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*83905*/     /*SwitchType*/ 18, MVT::v16i8,// ->83925
/*83907*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*83909*/       OPC_EmitInteger, MVT::i32, 14, 
/*83912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*83925*/     0, // EndSwitchType
/*83926*/   /*SwitchOpcode*/ 67|128,2/*323*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->84253
/*83930*/     OPC_RecordChild0, // #0 = $src
/*83931*/     OPC_Scope, 116|128,1/*244*/, /*->84178*/ // 3 children in Scope
/*83934*/       OPC_CheckChild0Type, MVT::i32,
/*83936*/       OPC_SwitchType /*6 cases */, 28, MVT::v8i8,// ->83967
/*83939*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*83946*/         OPC_EmitInteger, MVT::i32, 0, 
/*83949*/         OPC_EmitInteger, MVT::i32, 14, 
/*83952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*83967*/       /*SwitchType*/ 28, MVT::v4i16,// ->83997
/*83969*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*83976*/         OPC_EmitInteger, MVT::i32, 0, 
/*83979*/         OPC_EmitInteger, MVT::i32, 14, 
/*83982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*83997*/       /*SwitchType*/ 28, MVT::v2i32,// ->84027
/*83999*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*84006*/         OPC_EmitInteger, MVT::i32, 0, 
/*84009*/         OPC_EmitInteger, MVT::i32, 14, 
/*84012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*84027*/       /*SwitchType*/ 48, MVT::v16i8,// ->84077
/*84029*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*84036*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*84043*/         OPC_EmitInteger, MVT::i32, 0, 
/*84046*/         OPC_EmitInteger, MVT::i32, 14, 
/*84049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84052*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*84064*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84067*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*84077*/       /*SwitchType*/ 48, MVT::v8i16,// ->84127
/*84079*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*84086*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*84093*/         OPC_EmitInteger, MVT::i32, 0, 
/*84096*/         OPC_EmitInteger, MVT::i32, 14, 
/*84099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84102*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*84114*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84117*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*84127*/       /*SwitchType*/ 48, MVT::v4i32,// ->84177
/*84129*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*84136*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*84143*/         OPC_EmitInteger, MVT::i32, 0, 
/*84146*/         OPC_EmitInteger, MVT::i32, 14, 
/*84149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84152*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*84164*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84167*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*84177*/       0, // EndSwitchType
/*84178*/     /*Scope*/ 48, /*->84227*/
/*84179*/       OPC_CheckChild0Type, MVT::f32,
/*84181*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->84204
/*84184*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*84191*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*84194*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*84204*/       /*SwitchType*/ 20, MVT::v4f32,// ->84226
/*84206*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*84213*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*84216*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*84226*/       0, // EndSwitchType
/*84227*/     /*Scope*/ 24, /*->84252*/
/*84228*/       OPC_CheckChild0Type, MVT::f64,
/*84230*/       OPC_CheckType, MVT::v2f64,
/*84232*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*84239*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84242*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*84252*/     0, /*End of Scope*/
/*84253*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VMOVFPIMM),// ->84305
/*84256*/     OPC_RecordChild0, // #0 = $SIMM
/*84257*/     OPC_MoveChild, 0,
/*84259*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84262*/     OPC_MoveParent,
/*84263*/     OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->84284
/*84266*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*84268*/       OPC_EmitInteger, MVT::i32, 14, 
/*84271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*84284*/     /*SwitchType*/ 18, MVT::v4f32,// ->84304
/*84286*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*84288*/       OPC_EmitInteger, MVT::i32, 14, 
/*84291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*84304*/     0, // EndSwitchType
/*84305*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 84307 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 755
  // #OPC_RecordNode                     = 51
  // #OPC_RecordChild                    = 2218
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 15
  // #OPC_MoveChild                      = 1327
  // #OPC_MoveParent                     = 1936
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 155
  // #OPC_CheckPatternPredicate          = 2311
  // #OPC_CheckPredicate                 = 787
  // #OPC_CheckOpcode                    = 1205
  // #OPC_SwitchOpcode                   = 63
  // #OPC_CheckType                      = 1109
  // #OPC_SwitchType                     = 266
  // #OPC_CheckChildType                 = 1442
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 351
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 34
  // #OPC_CheckComplexPat                = 456
  // #OPC_CheckAndImm                    = 78
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2525
  // #OPC_EmitStringInteger              = 197
  // #OPC_EmitRegister                   = 2600
  // #OPC_EmitConvertToTarget            = 786
  // #OPC_EmitMergeInputChains           = 437
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 511
  // #OPC_EmitNodeXForm                  = 214
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2496

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 1: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb());
  case 8: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb());
  case 13: return (Subtarget->hasDSP()) && (Subtarget->isThumb2());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 16: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2());
  case 17: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2());
  case 18: return (Subtarget->hasVFP2());
  case 19: return (MF->getDataLayout().isLittleEndian());
  case 20: return (MF->getDataLayout().isBigEndian());
  case 21: return (!Subtarget->hasV8Ops());
  case 22: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 23: return (Subtarget->hasV6MOps()) && (Subtarget->isThumb());
  case 24: return (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 25: return (Subtarget->isThumb());
  case 26: return (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb());
  case 27: return (Subtarget->hasDataBarrier()) && (Subtarget->isThumb());
  case 28: return (Subtarget->hasV6KOps()) && (!Subtarget->isThumb());
  case 29: return (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 30: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 31: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 32: return (Subtarget->hasFPARMv8());
  case 33: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8());
  case 34: return (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb());
  case 35: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 36: return (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 37: return (Subtarget->hasV8Ops()) && (!Subtarget->isThumb());
  case 38: return (Subtarget->hasV8Ops()) && (Subtarget->isThumb());
  case 39: return (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2());
  case 40: return (Subtarget->hasV5TOps()) && (!Subtarget->isThumb());
  case 41: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 42: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb());
  case 43: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2());
  case 44: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 45: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON());
  case 46: return (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops());
  case 47: return (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 48: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 49: return (Subtarget->hasFP16()) && (Subtarget->hasNEON());
  case 50: return (!Subtarget->isMClass()) && (Subtarget->isThumb2());
  case 51: return (Subtarget->hasV5TOps()) && (!Subtarget->isMClass()) && (Subtarget->isThumb());
  case 52: return (Subtarget->hasV5TOps()) && (Subtarget->isThumb());
  case 53: return (Subtarget->hasV4TOps()) && (!Subtarget->isThumb());
  case 54: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 55: return (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb());
  case 56: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 57: return (!Subtarget->isSwift()) && (Subtarget->hasVFP2());
  case 58: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 59: return (!Subtarget->isSwift()) && (Subtarget->hasNEON());
  case 60: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 61: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 62: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 63: return (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb());
  case 64: return (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb());
  case 65: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 66: return (!Subtarget->isTargetWindows()) && (Subtarget->isThumb());
  case 67: return (Subtarget->isThumb()) && (Subtarget->isTargetWindows());
  case 68: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 69: return (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON());
  case 70: return (Subtarget->hasVFP2()) && (!Subtarget->isThumb());
  case 71: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 72: return (Subtarget->hasVFP2()) && (Subtarget->isThumb2());
  case 73: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 74: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 75: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 76: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 77: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 79: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 80: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 81: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 82: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 83: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 84: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 85: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 86: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4());
  case 87: return (Subtarget->hasVFP4());
  case 88: return (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath());
  case 89: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 90: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3());
  case 91: return (Subtarget->hasVFP3());
  case 92: return (Subtarget->hasZeroCycleZeroing());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_rot_imm
    auto *N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { 
    // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 2: { 
    // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 3: { 
    // Predicate_imm1_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 4: { 
    // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 5: { 
    // Predicate_mod_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 6: { 
    // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 7: { 
    // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 8: { 
    // Predicate_imm0_7_neg
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 9: { 
    // Predicate_imm8_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 10: { 
    // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 11: { 
    // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 12: { 
    // Predicate_t2_so_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 13: { 
    // Predicate_imm0_4095_neg
    auto *N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 14: { 
    // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 15: { 
    // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 16: { 
    // Predicate_pkh_asr_amt
    // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 17: { 
    // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 18: { 
    // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 19: { 
    // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 20: { 
    // Predicate_lo16AllZero
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 21: { 
    // Predicate_t2_so_imm_not
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { 
    // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 23: { 
    // Predicate_ldrex_1
    // Predicate_ldaex_1
    // Predicate_strex_1
    // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { 
    // Predicate_ldrex_2
    // Predicate_ldaex_2
    // Predicate_strex_2
    // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { 
    // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 26: { 
    // Predicate_t2_so_imm_notSext
    auto *N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 27: { 
    // Predicate_bf_inv_mask_imm
    auto *N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 28: { 
    // Predicate_mod_imm_not
    auto *N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 29: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { 
    // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 31: { 
    // Predicate_extloadi16
    // Predicate_zextloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { 
    // Predicate_imm_sr
    auto *N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 33: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 34: { 
    // Predicate_truncstore
    // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 35: { 
    // Predicate_truncstorei16
    // Predicate_post_truncsti16
    // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 36: { 
    // Predicate_post_truncst
    // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { 
    // Predicate_post_truncsti8
    // Predicate_truncstorei8
    // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 38: { 
    // Predicate_istore
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { 
    // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 40: { 
    // Predicate_pre_store
    // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { 
    // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 42: { 
    // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 43: { 
    // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 44: { 
    // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 45: { 
    // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 46: { 
    // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 47: { 
    // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 48: { 
    // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 49: { 
    // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 50: { 
    // Predicate_and_su
    // Predicate_xor_su
    // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { 
    // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 52: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 53: { 
    // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 54: { 
    // Predicate_zextloadi8
    // Predicate_sextloadi8
    // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { 
    // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { 
    // Predicate_zextloadi1
    // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 57: { 
    // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 58: { 
    // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 59: { 
    // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 60: { 
    // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 61: { 
    // Predicate_extloadvi8
    // Predicate_zextloadvi8
    // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 62: { 
    // Predicate_extloadvi16
    // Predicate_zextloadvi16
    // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 63: { 
    // Predicate_extloadvi32
    // Predicate_zextloadvi32
    // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 64: { 
    // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 65: { 
    // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 66: { 
    // Predicate_strex_4
    // Predicate_stlex_4
    // Predicate_ldrex_4
    // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 67: { 
    // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 68: { 
    // Predicate_atomic_load_acquire_8
    // Predicate_atomic_load_acquire_16
    // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 69: { 
    // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 70: { 
    // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 71: { 
    // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 72: { 
    // Predicate_atomic_store_release_8
    // Predicate_atomic_store_release_16
    // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 73: { 
    // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 74: { 
    // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 75: { 
    // Predicate_lo5AllOne
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 76: { 
    // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 77: { 
    // Predicate_imm0_255_not
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 78: { 
    // Predicate_imm1_32
    auto *N = cast<ConstantSDNode>(Node);

   uint64_t Imm = N->getZExtValue();
   return Imm > 0 && Imm <= 32;
 
  }
  case 79: { 
    // Predicate_arm_i32imm
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 80: { 
    // Predicate_thumb_immshifted
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 81: { 
    // Predicate_imm0_255_comp
    auto *N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 82: { 
    // Predicate_fadd_mlx
    // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 83: { 
    // Predicate_vfp_f64imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 84: { 
    // Predicate_vfp_f32imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 85: { 
    // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 86: { 
    // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 87: { 
    // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 88: { 
    // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 89: { 
    // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, SDLoc(N), MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, SDLoc(N), MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, SDLoc(N), MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, SDLoc(N), MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, SDLoc(N),
                                   MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, SDLoc(N), MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, SDLoc(N), MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, SDLoc(N),
                                   MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, SDLoc(N), MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), SDLoc(N), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 13: {  // imm1_32_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((int)N->getZExtValue() - 1, SDLoc(N),
                                   MVT::i32);

  }
  case 14: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, SDLoc(N),
                                   MVT::i32);

  }
  case 15: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, SDLoc(N), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 17: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 18: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 19: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 20: {  // anonymous_4139
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  case 21: {  // anonymous_4138
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  }
}

