
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[2/8] powerpc/8xx: remove EXCEPTION_PROLOG/EPILOG_0 and change r3 to r12 - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [2/8] powerpc/8xx: remove EXCEPTION_PROLOG/EPILOG_0 and change r3 to r12</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=11492">LEROY Christophe</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Jan. 12, 2018, 12:45 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;317df1bb52648ef08045fb76107f9d7667896e6f.1515759812.git.christophe.leroy@c-s.fr&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10160687/mbox/"
   >mbox</a>
|
   <a href="/patch/10160687/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10160687/">/patch/10160687/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	40F1C602D8 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 12 Jan 2018 12:45:36 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 2F68E2888F
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 12 Jan 2018 12:45:36 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 241E5288C4; Fri, 12 Jan 2018 12:45:36 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 5E6702888D
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 12 Jan 2018 12:45:35 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S933587AbeALMp0 (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Fri, 12 Jan 2018 07:45:26 -0500
Received: from pegase1.c-s.fr ([93.17.236.30]:50958 &quot;EHLO pegase1.c-s.fr&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S933396AbeALMpX (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Fri, 12 Jan 2018 07:45:23 -0500
Received: from localhost (mailhub1-int [192.168.12.234])
	by localhost (Postfix) with ESMTP id 3zJ2X21gdzz9ttgB;
	Fri, 12 Jan 2018 13:45:06 +0100 (CET)
X-Virus-Scanned: Debian amavisd-new at c-s.fr
Received: from pegase1.c-s.fr ([192.168.12.234])
	by localhost (pegase1.c-s.fr [192.168.12.234]) (amavisd-new,
	port 10024)
	with ESMTP id PdGP_ez3twqP; Fri, 12 Jan 2018 13:45:06 +0100 (CET)
Received: from messagerie.si.c-s.fr (messagerie.si.c-s.fr [192.168.25.192])
	by pegase1.c-s.fr (Postfix) with ESMTP id 3zJ2X216Gpz9ttfp;
	Fri, 12 Jan 2018 13:45:06 +0100 (CET)
Received: from localhost (localhost [127.0.0.1])
	by messagerie.si.c-s.fr (Postfix) with ESMTP id 8BB3C8BE58;
	Fri, 12 Jan 2018 13:45:21 +0100 (CET)
X-Virus-Scanned: amavisd-new at c-s.fr
Received: from messagerie.si.c-s.fr ([127.0.0.1])
	by localhost (messagerie.si.c-s.fr [127.0.0.1]) (amavisd-new,
	port 10023)
	with ESMTP id gVo3PYVymrCg; Fri, 12 Jan 2018 13:45:21 +0100 (CET)
Received: from PO15451.localdomain (po15451.idsi0.si.c-s.fr [172.25.231.40])
	by messagerie.si.c-s.fr (Postfix) with ESMTP id 4C8878BE4E;
	Fri, 12 Jan 2018 13:45:21 +0100 (CET)
Received: by localhost.localdomain (Postfix, from userid 0)
	id 445B96EE7C; Fri, 12 Jan 2018 13:45:21 +0100 (CET)
Message-Id: &lt;317df1bb52648ef08045fb76107f9d7667896e6f.1515759812.git.christophe.leroy@c-s.fr&gt;
In-Reply-To: &lt;bb30d80cc985d7307fa1286c9e6824230698919b.1515759812.git.christophe.leroy@c-s.fr&gt;
References: &lt;bb30d80cc985d7307fa1286c9e6824230698919b.1515759812.git.christophe.leroy@c-s.fr&gt;
From: Christophe Leroy &lt;christophe.leroy@c-s.fr&gt;
Subject: [PATCH 2/8] powerpc/8xx: remove EXCEPTION_PROLOG/EPILOG_0 and change
	r3 to r12
To: Benjamin Herrenschmidt &lt;benh@kernel.crashing.org&gt;,
	Paul Mackerras &lt;paulus@samba.org&gt;, Michael Ellerman &lt;mpe@ellerman.id.au&gt;,
	Scott Wood &lt;oss@buserror.net&gt;
Cc: linux-kernel@vger.kernel.org, linuxppc-dev@lists.ozlabs.org
Date: Fri, 12 Jan 2018 13:45:21 +0100 (CET)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=11492">LEROY Christophe</a> - Jan. 12, 2018, 12:45 p.m.</div>
<pre class="content">
EXCEPTION_PROLOG_0 and EXCEPTION_EPILOG_0 were added some
time ago in order to regroup the two mtspr/mfspr to SCRATCH0 and
SCRATCH1 and the mfcr/mtcr in order to ease entry and exit of
function not using the full EXCEPTION_PROLOG.

Since then, the mfcr/mtcr has been taken out, hence just leaving
the two mtspr/mfspr in the macro.

In order to improve readability of the exception functions, we
remove those two macros and copy back the two mtspr/mfspr instead.

As r10 and r11 are used for SCRATCH0 and SCRATCH1, lets also use
r12 for SCRATCH2. It will also improve the readability/maintenance.
<span class="signed-off-by">
Signed-off-by: Christophe Leroy &lt;christophe.leroy@c-s.fr&gt;</span>
---
 arch/powerpc/kernel/head_8xx.S | 78 ++++++++++++++++++++++--------------------
 1 file changed, 40 insertions(+), 38 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/powerpc/kernel/head_8xx.S b/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_header">index 728b513c07b8..eda582b96dbf 100644</span>
<span class="p_header">--- a/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_header">+++ b/arch/powerpc/kernel/head_8xx.S</span>
<span class="p_chunk">@@ -117,15 +117,12 @@</span> <span class="p_context"> turn_on_mmu:</span>
  * task&#39;s thread_struct.
  */
 #define EXCEPTION_PROLOG	\
<span class="p_del">-	EXCEPTION_PROLOG_0;	\</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH0, r10;	\</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH1, r11;	\</span>
 	mfcr	r10;		\
 	EXCEPTION_PROLOG_1;	\
 	EXCEPTION_PROLOG_2
 
<span class="p_del">-#define EXCEPTION_PROLOG_0	\</span>
<span class="p_del">-	mtspr	SPRN_SPRG_SCRATCH0,r10;	\</span>
<span class="p_del">-	mtspr	SPRN_SPRG_SCRATCH1,r11</span>
<span class="p_del">-</span>
 #define EXCEPTION_PROLOG_1	\
 	mfspr	r11,SPRN_SRR1;		/* check whether user or kernel */ \
 	andi.	r11,r11,MSR_PR;	\
<span class="p_chunk">@@ -160,13 +157,6 @@</span> <span class="p_context"> turn_on_mmu:</span>
 	SAVE_2GPRS(7, r11)
 
 /*
<span class="p_del">- * Exception exit code.</span>
<span class="p_del">- */</span>
<span class="p_del">-#define EXCEPTION_EPILOG_0	\</span>
<span class="p_del">-	mfspr	r10,SPRN_SPRG_SCRATCH0;	\</span>
<span class="p_del">-	mfspr	r11,SPRN_SPRG_SCRATCH1</span>
<span class="p_del">-</span>
<span class="p_del">-/*</span>
  * Note: code which follows this uses cr0.eq (set if from kernel),
  * r11, r12 (SRR0), and r9 (SRR1).
  *
<span class="p_chunk">@@ -309,10 +299,11 @@</span> <span class="p_context"> SystemCall:</span>
 #endif
 
 InstructionTLBMiss:
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH0, r10</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH1, r11</span>
 #if defined(ITLB_MISS_KERNEL) || defined(CONFIG_HUGETLB_PAGE)
<span class="p_del">-	mtspr	SPRN_SPRG_SCRATCH2, r3</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH2, r12</span>
 #endif
<span class="p_del">-	EXCEPTION_PROLOG_0</span>
 #ifdef CONFIG_PPC_8xx_PERF_EVENT
 	lis	r10, (itlb_miss_counter - PAGE_OFFSET)@ha
 	lwz	r11, (itlb_miss_counter - PAGE_OFFSET)@l(r10)
<span class="p_chunk">@@ -328,7 +319,7 @@</span> <span class="p_context"> InstructionTLBMiss:</span>
 	/* Only modules will cause ITLB Misses as we always
 	 * pin the first 8MB of kernel memory */
 #if defined(ITLB_MISS_KERNEL) || defined(CONFIG_HUGETLB_PAGE)
<span class="p_del">-	mfcr	r3</span>
<span class="p_add">+	mfcr	r12</span>
 #endif
 #ifdef ITLB_MISS_KERNEL
 #if defined(SIMPLE_KERNEL_ADDRESS) &amp;&amp; defined(CONFIG_PIN_TLB_TEXT)
<span class="p_chunk">@@ -371,7 +362,7 @@</span> <span class="p_context"> _ENTRY(ITLBMiss_cmp)</span>
 	lwz	r10, 0(r10)	/* Get the pte */
 4:
 #if defined(ITLB_MISS_KERNEL) || defined(CONFIG_HUGETLB_PAGE)
<span class="p_del">-	mtcr	r3</span>
<span class="p_add">+	mtcr	r12</span>
 #endif
 	/* Insert the APG into the TWC from the Linux PTE. */
 	rlwimi	r11, r10, 0, 25, 26
<span class="p_chunk">@@ -401,10 +392,11 @@</span> <span class="p_context"> _ENTRY(ITLBMiss_cmp)</span>
 	mtspr	SPRN_MI_RPN, r10	/* Update TLB entry */
 
 	/* Restore registers */
<span class="p_add">+	mfspr	r10, SPRN_SPRG_SCRATCH0</span>
<span class="p_add">+	mfspr	r11, SPRN_SPRG_SCRATCH1</span>
 #if defined(ITLB_MISS_KERNEL) || defined(CONFIG_HUGETLB_PAGE)
<span class="p_del">-	mfspr	r3, SPRN_SPRG_SCRATCH2</span>
<span class="p_add">+	mfspr	r12, SPRN_SPRG_SCRATCH2</span>
 #endif
<span class="p_del">-	EXCEPTION_EPILOG_0</span>
 	rfi
 
 #ifdef CONFIG_HUGETLB_PAGE
<span class="p_chunk">@@ -434,15 +426,16 @@</span> <span class="p_context"> _ENTRY(ITLBMiss_cmp)</span>
 
 	. = 0x1200
 DataStoreTLBMiss:
<span class="p_del">-	mtspr	SPRN_SPRG_SCRATCH2, r3</span>
<span class="p_del">-	EXCEPTION_PROLOG_0</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH0, r10</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH1, r11</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH2, r12</span>
 #ifdef CONFIG_PPC_8xx_PERF_EVENT
 	lis	r10, (dtlb_miss_counter - PAGE_OFFSET)@ha
 	lwz	r11, (dtlb_miss_counter - PAGE_OFFSET)@l(r10)
 	addi	r11, r11, 1
 	stw	r11, (dtlb_miss_counter - PAGE_OFFSET)@l(r10)
 #endif
<span class="p_del">-	mfcr	r3</span>
<span class="p_add">+	mfcr	r12</span>
 
 	/* If we are faulting a kernel address, we have to use the
 	 * kernel page tables.
<span class="p_chunk">@@ -482,7 +475,7 @@</span> <span class="p_context"> _ENTRY(DTLBMiss_jmp)</span>
 	rlwimi	r10, r11, 0, 0, 32 - PAGE_SHIFT - 1	/* Add level 2 base */
 	lwz	r10, 0(r10)	/* Get the pte */
 4:
<span class="p_del">-	mtcr	r3</span>
<span class="p_add">+	mtcr	r12</span>
 
 	/* Insert the Guarded flag and APG into the TWC from the Linux PTE.
 	 * It is bit 26-27 of both the Linux PTE and the TWC (at least
<span class="p_chunk">@@ -532,9 +525,10 @@</span> <span class="p_context"> _ENTRY(DTLBMiss_jmp)</span>
 	mtspr	SPRN_MD_RPN, r10	/* Update TLB entry */
 
 	/* Restore registers */
<span class="p_del">-	mfspr	r3, SPRN_SPRG_SCRATCH2</span>
 	mtspr	SPRN_DAR, r11	/* Tag DAR */
<span class="p_del">-	EXCEPTION_EPILOG_0</span>
<span class="p_add">+	mfspr	r10, SPRN_SPRG_SCRATCH0</span>
<span class="p_add">+	mfspr	r11, SPRN_SPRG_SCRATCH1</span>
<span class="p_add">+	mfspr	r12, SPRN_SPRG_SCRATCH2</span>
 	rfi
 
 #ifdef CONFIG_HUGETLB_PAGE
<span class="p_chunk">@@ -584,7 +578,8 @@</span> <span class="p_context"> itlbie:</span>
  */
 	. = 0x1400
 DataTLBError:
<span class="p_del">-	EXCEPTION_PROLOG_0</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH0, r10</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH1, r11</span>
 	mfcr	r10
 
 	mfspr	r11, SPRN_DAR
<span class="p_chunk">@@ -619,7 +614,8 @@</span> <span class="p_context"> dtlbie:</span>
  */
 	. = 0x1c00
 DataBreakpoint:
<span class="p_del">-	EXCEPTION_PROLOG_0</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH0, r10</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH1, r11</span>
 	mfcr	r10
 	mfspr	r11, SPRN_SRR0
 	cmplwi	cr0, r11, (dtlbie - PAGE_OFFSET)@l
<span class="p_chunk">@@ -635,13 +631,15 @@</span> <span class="p_context"> DataBreakpoint:</span>
 	EXC_XFER_EE(0x1c00, do_break)
 11:
 	mtcr	r10
<span class="p_del">-	EXCEPTION_EPILOG_0</span>
<span class="p_add">+	mfspr	r10, SPRN_SPRG_SCRATCH0</span>
<span class="p_add">+	mfspr	r11, SPRN_SPRG_SCRATCH1</span>
 	rfi
 
 #ifdef CONFIG_PPC_8xx_PERF_EVENT
 	. = 0x1d00
 InstructionBreakpoint:
<span class="p_del">-	EXCEPTION_PROLOG_0</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH0, r10</span>
<span class="p_add">+	mtspr	SPRN_SPRG_SCRATCH1, r11</span>
 	lis	r10, (instruction_counter - PAGE_OFFSET)@ha
 	lwz	r11, (instruction_counter - PAGE_OFFSET)@l(r10)
 	addi	r11, r11, -1
<span class="p_chunk">@@ -649,7 +647,8 @@</span> <span class="p_context"> InstructionBreakpoint:</span>
 	lis	r10, 0xffff
 	ori	r10, r10, 0x01
 	mtspr	SPRN_COUNTA, r10
<span class="p_del">-	EXCEPTION_EPILOG_0</span>
<span class="p_add">+	mfspr	r10, SPRN_SPRG_SCRATCH0</span>
<span class="p_add">+	mfspr	r11, SPRN_SPRG_SCRATCH1</span>
 	rfi
 #else
 	EXCEPTION(0x1d00, Trap_1d, unknown_exception, EXC_XFER_EE)
<span class="p_chunk">@@ -664,7 +663,7 @@</span> <span class="p_context"> InstructionBreakpoint:</span>
  * not enough space in the DataStoreTLBMiss area.
  */
 DTLBMissIMMR:
<span class="p_del">-	mtcr	r3</span>
<span class="p_add">+	mtcr	r12</span>
 	/* Set 512k byte guarded page and mark it valid */
 	li	r10, MD_PS512K | MD_GUARDED | MD_SVALID
 	mtspr	SPRN_MD_TWC, r10
<span class="p_chunk">@@ -676,12 +675,13 @@</span> <span class="p_context"> DTLBMissIMMR:</span>
 
 	li	r11, RPN_PATTERN
 	mtspr	SPRN_DAR, r11	/* Tag DAR */
<span class="p_del">-	mfspr	r3, SPRN_SPRG_SCRATCH2</span>
<span class="p_del">-	EXCEPTION_EPILOG_0</span>
<span class="p_add">+	mfspr	r10, SPRN_SPRG_SCRATCH0</span>
<span class="p_add">+	mfspr	r11, SPRN_SPRG_SCRATCH1</span>
<span class="p_add">+	mfspr	r12, SPRN_SPRG_SCRATCH2</span>
 	rfi
 
 DTLBMissLinear:
<span class="p_del">-	mtcr	r3</span>
<span class="p_add">+	mtcr	r12</span>
 	/* Set 8M byte page and mark it valid */
 	li	r11, MD_PS8MEG | MD_SVALID
 	mtspr	SPRN_MD_TWC, r11
<span class="p_chunk">@@ -692,13 +692,14 @@</span> <span class="p_context"> DTLBMissLinear:</span>
 
 	li	r11, RPN_PATTERN
 	mtspr	SPRN_DAR, r11	/* Tag DAR */
<span class="p_del">-	mfspr	r3, SPRN_SPRG_SCRATCH2</span>
<span class="p_del">-	EXCEPTION_EPILOG_0</span>
<span class="p_add">+	mfspr	r10, SPRN_SPRG_SCRATCH0</span>
<span class="p_add">+	mfspr	r11, SPRN_SPRG_SCRATCH1</span>
<span class="p_add">+	mfspr	r12, SPRN_SPRG_SCRATCH2</span>
 	rfi
 
 #ifndef CONFIG_PIN_TLB_TEXT
 ITLBMissLinear:
<span class="p_del">-	mtcr	r3</span>
<span class="p_add">+	mtcr	r12</span>
 	/* Set 8M byte page and mark it valid */
 	li	r11, MI_PS8MEG | MI_SVALID | _PAGE_EXEC
 	mtspr	SPRN_MI_TWC, r11
<span class="p_chunk">@@ -707,8 +708,9 @@</span> <span class="p_context"> ITLBMissLinear:</span>
 			  _PAGE_PRESENT
 	mtspr	SPRN_MI_RPN, r10	/* Update TLB entry */
 
<span class="p_del">-	mfspr	r3, SPRN_SPRG_SCRATCH2</span>
<span class="p_del">-	EXCEPTION_EPILOG_0</span>
<span class="p_add">+	mfspr	r10, SPRN_SPRG_SCRATCH0</span>
<span class="p_add">+	mfspr	r11, SPRN_SPRG_SCRATCH1</span>
<span class="p_add">+	mfspr	r12, SPRN_SPRG_SCRATCH2</span>
 	rfi
 #endif
 

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



