#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 11:04:14 2020
# Process ID: 19620
# Current directory: E:/vivado_project/MD5_EECE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14384 E:\vivado_project\MD5_EECE\MD5_EECE.xpr
# Log file: E:/vivado_project/MD5_EECE/vivado.log
# Journal file: E:/vivado_project/MD5_EECE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado_project/MD5_EECE/MD5_EECE.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_operation.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 815.340 ; gain = 191.105
update_compile_order -fileset sources_1
add_files -norecurse {E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_run.v E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5.v E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v] -no_script -reset -force -quiet
remove_files  E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v
remove_files  E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v
WARNING: [Vivado 12-818] No files matched 'E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v'
export_ip_user_files -of_objects  [get_files E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_operation.v] -no_script -reset -force -quiet
remove_files  E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_operation.v
export_ip_user_files -of_objects  [get_files E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v] -no_script -reset -force -quiet
remove_files  E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_run
WARNING: [VRFC 10-3676] redeclaration of ansi port 'digest_o' is not allowed [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_run.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8bb8e3fbd1b43fdb20c88e07b9cf6ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'new_message' [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.md5_run
Compiling module xil_defaultlib.qspi
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 873.992 ; gain = 11.121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 873.992 ; gain = 11.121
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado_project/MD5_EECE/MD5_EECE.runs/synth_1

launch_runs synth_1 -jobs 10
[Sat Aug  1 11:12:40 2020] Launched synth_1...
Run output will be captured here: E:/vivado_project/MD5_EECE/MD5_EECE.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Aug  1 11:13:30 2020] Launched impl_1...
Run output will be captured here: E:/vivado_project/MD5_EECE/MD5_EECE.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 11:37:56 2020...
