http://scholar.google.com/scholar?q=A+whole+new+ballgame+-+supercomputing+on+two+AA+batteries+%28keynote+session%29.
http://scholar.google.com/scholar?q=Breathing+life+into+a+paper+tiger+%28keynote+session%29.
http://scholar.google.com/scholar?q=Defect+tolerant+molecular+electronics%3A+algorithms%2C+architectures%2C+and+atoms.
http://scholar.google.com/scholar?q=Eager+writeback+-+a+technique+for+improving+bandwidth+utilization.
http://scholar.google.com/scholar?q=Silent+stores+for+free.
http://scholar.google.com/scholar?q=A+permutation-based+page+interleaving+scheme+to+reduce+row-buffer+conflicts+and+exploit+data+locality.
http://scholar.google.com/scholar?q=Predictor-directed+stream+buffers.
http://scholar.google.com/scholar?q=On+pipelining+dynamic+instruction+scheduling+logic.
http://scholar.google.com/scholar?q=The+impact+of+delay+on+the+design+of+branch+predictors.
http://scholar.google.com/scholar?q=Improving+BTB+performance+in+the+presence+of+DLLs.
http://scholar.google.com/scholar?q=Efficient+checker+processor+design.
http://scholar.google.com/scholar?q=An+integrated+approach+to+accelerate+data+and+predicate+computations+in+hyperblocks.
http://scholar.google.com/scholar?q=Accurate+and+efficient+predicate+analysis+with+binary+decision+diagrams.
http://scholar.google.com/scholar?q=Modulo+scheduling+for+a+fully-distributed+clustered+VLIW+architecture.
http://scholar.google.com/scholar?q=Two-level+hierarchical+register+file+organization+for+VLIW+processors.
http://scholar.google.com/scholar?q=PipeRench+implementation+of+the+instruction+path+coprocessor.
http://scholar.google.com/scholar?q=Efficient+conditional+operations+for+data-parallel+architectures.
http://scholar.google.com/scholar?q=Flexible+hardware+acceleration+for+multimedia+oriented+microprocessors.
http://scholar.google.com/scholar?q=Very+low+power+pipelines+using+significance+compression.
http://scholar.google.com/scholar?q=A+static+power+model+for+architects.
http://scholar.google.com/scholar?q=A+framework+for+dynamic+energy+efficiency+and+temperature+management.
http://scholar.google.com/scholar?q=Dynamic+zero+compression+for+cache+energy+reduction.
http://scholar.google.com/scholar?q=Register+integration%3A+a+simple+and+efficient+implementation+of+squash+reuse.
http://scholar.google.com/scholar?q=The+store-load+address+table+and+speculative+register+promotion.
http://scholar.google.com/scholar?q=Memory+hierarchy+reconfiguration+for+energy+and+performance+in+general-purpose+processor+architectures.
http://scholar.google.com/scholar?q=Frequent+value+compression+in+data+caches.
http://scholar.google.com/scholar?q=A+study+of+slipstream+processors.
http://scholar.google.com/scholar?q=Relational+profiling%3A+enabling+thread-level+parallelism+in+virtual+machines.
http://scholar.google.com/scholar?q=Calpa%3A+a+tool+for+automating+selective+dynamic+compilation.
http://scholar.google.com/scholar?q=Increasing+the+size+of+atomic+instruction+blocks+using+control+flow+assertions.
http://scholar.google.com/scholar?q=Reducing+wire+delay+penalty+through+value+prediction.
http://scholar.google.com/scholar?q=Compiler+controlled+value+prediction+using+branch+predictor+based+confidence.
http://scholar.google.com/scholar?q=Instruction+distribution+heuristics+for+quad-cluster%2C+dynamically-scheduled%2C+superscalar+processors.
http://scholar.google.com/scholar?q=Performance+improvement+with+circuit-level+speculation.
