// Seed: 301321848
module module_0 (
    id_1,
    id_2
);
  output wor id_2;
  inout logic [7:0] id_1;
  assign id_2 = 1;
  assign id_1 = ~id_1;
  always_latch id_1[1] = id_1[-1][-1&-1];
  logic id_3, id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd66
) (
    input  wand _id_0,
    output wand id_1,
    input  tri0 id_2,
    input  wire id_3,
    input  wor  id_4
);
  wire [id_0 : -1] id_6;
  logic [7:0] id_7;
  wire id_8;
  ;
  always id_7[1] <= #id_4 1'b0;
  module_0 modCall_1 (
      id_7,
      id_6
  );
endmodule
