# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: /home/palo/hdmi_3/hdmi_3.csv
# Generated on: Sat Oct 31 17:51:37 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
LED1,Output,PIN_J13,5,B5_N0,3.3-V LVTTL,,,,
LED2,Output,PIN_G16,6,B6_N0,3.3-V LVTTL,,,,
LED3,Output,PIN_B16,6,B6_N0,3.3-V LVTTL,,,,
P3_2,Input,PIN_R8,3,B3_N0,,,,,
P3_3,Input,PIN_T8,3,B3_N0,,,,,
P3_4,Input,PIN_R9,4,B4_N0,,,,,
P4_2,Input,PIN_E16,6,B6_N0,,,,,
P5_2,Input,PIN_A9,7,B7_N0,,,,,
P5_3,Input,PIN_B9,7,B7_N0,,,,,
P6_2,Input,PIN_M16,5,B5_N0,,,,,
P6_3,Input,PIN_M15,5,B5_N0,,,,,
P8_3,Input,PIN_R1,2,B2_N0,3.3-V LVTTL,,,,
P8_4,Input,PIN_T2,3,B3_N0,3.3-V LVTTL,,,,
P8_5,Input,PIN_R3,3,B3_N0,3.3-V LVTTL,,,,
P8_6,Input,PIN_T3,3,B3_N0,3.3-V LVTTL,,,,
P8_7,Input,PIN_T9,4,B4_N0,3.3-V LVTTL,,,,
P8_8,Input,PIN_R4,3,B3_N0,3.3-V LVTTL,,,,
P8_9,Input,PIN_T4,3,B3_N0,3.3-V LVTTL,,,,
P8_10,Input,PIN_R5,3,B3_N0,3.3-V LVTTL,,,,
P8_11,Input,PIN_T5,3,B3_N0,3.3-V LVTTL,,,,
P8_12,Input,PIN_R6,3,B3_N0,3.3-V LVTTL,,,,
P8_13,Input,PIN_T6,3,B3_N0,3.3-V LVTTL,,,,
P8_14,Input,PIN_R7,3,B3_N0,3.3-V LVTTL,,,,
P8_15,Input,PIN_T7,3,B3_N0,3.3-V LVTTL,,,,
P8_16,Input,PIN_R10,4,B4_N0,3.3-V LVTTL,,,,
RX,Input,PIN_T13,4,B4_N0,3.3-V LVTTL,,,,
S1,Input,PIN_E1,1,B1_N0,3.3-V LVTTL,,,,
S2,Input,PIN_B8,8,B8_N0,3.3-V LVTTL,,,,
S3,Input,PIN_A8,8,B8_N0,3.3-V LVTTL,,,,
SDA,Input,PIN_C9,7,B7_N0,3.3-V LVTTL,,,,
SDC,Input,PIN_D9,7,B7_N0,3.3-V LVTTL,,,,
TX,Input,PIN_R14,4,B4_N0,3.3-V LVTTL,,,,
sys_clk,Input,PIN_E15,6,B6_N0,3.3-V LVTTL,,,,
tdm_tx0_n,Output,PIN_L1,2,B2_N0,LVDS_E_3R,,Minimum Current,,tdm_tx0_p
tdm_tx0_p,Output,PIN_L2,2,B2_N0,LVDS_E_3R,,Minimum Current,,tdm_tx0_n
tdm_tx1_n,Output,PIN_N1,2,B2_N0,LVDS_E_3R,,Minimum Current,,tdm_tx1_p
tdm_tx1_p,Output,PIN_N2,2,B2_N0,LVDS_E_3R,,Minimum Current,,tdm_tx1_n
tdm_tx2_n,Output,PIN_P1,2,B2_N0,LVDS_E_3R,,Minimum Current,,tdm_tx2_p
tdm_tx2_p,Output,PIN_P2,2,B2_N0,LVDS_E_3R,,Minimum Current,,tdm_tx2_n
tdm_txclk_n,Output,PIN_K1,2,B2_N0,LVDS_E_3R,,Minimum Current,,tdm_txclk_p
tdm_txclk_p,Output,PIN_K2,2,B2_N0,LVDS_E_3R,,Minimum Current,,tdm_txclk_n
