`resetall
module module_0 (
    input logic [id_1 : id_1[1 'b0]] id_2,
    output [id_2 : id_1] id_3,
    output logic id_4,
    input [id_1 : id_3] id_5,
    input logic id_6,
    input [id_5 : id_2] id_7,
    input id_8,
    input id_9,
    input id_10,
    input [id_8 : id_1] id_11,
    input id_12,
    output logic id_13,
    input logic id_14,
    output id_15,
    input id_16,
    output logic [1 : id_3] id_17,
    input logic [id_12 : id_3] id_18,
    input id_19,
    output logic id_20
);
  id_21 id_22 (
      .id_1 (1),
      .id_17(id_1),
      .id_14(id_18),
      .id_6 (id_5),
      .id_5 (id_4)
  );
  id_23 id_24 (
      .id_14(1),
      .id_17(id_11),
      .id_18(id_16),
      .id_1 (id_19)
  );
endmodule
