// Seed: 2528155535
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  assign id_5 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6, id_7, id_8;
  wor  id_9;
  wire id_10;
  assign id_9 = 1;
  module_0(
      id_7, id_6, id_5, id_9
  );
endmodule
