Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jul 22 13:25:46 2022
| Host         : kimberlychan-hpomen running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_timing_summary_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : plasma_nn_wrapper_fixpt_fil
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -21.994     -863.097                     40                 2664        0.045        0.000                      0                 2664        2.000        0.000                       0                  1285  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
TCK                   {0.000 7.576}        15.152          65.998          
sysclk                {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         6.017        0.000                      0                  943        0.096        0.000                      0                  943        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      -21.994     -863.097                     40                 1721        0.045        0.000                      0                 1721       18.750        0.000                       0                   773  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 1.532ns (18.413%)  route 6.788ns (81.587%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 18.442 - 15.152 ) 
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.753    u_jtag_mac/TCK_BUFG
    SLICE_X53Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     4.209 r  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=17, routed)          2.210     6.419    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.571 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.424     6.995    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.321 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.023     8.344    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.468 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=4, routed)           1.089     9.557    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.709 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=6, routed)           1.061    10.771    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.322    11.093 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.981    12.073    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X49Y71         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.468    18.442    u_jtag_mac/TCK_BUFG
    SLICE_X49Y71         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[10]/C
                         clock pessimism              0.316    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X49Y71         FDRE (Setup_fdre_C_R)       -0.632    18.090    u_jtag_mac/act_rd_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.090    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 1.532ns (18.413%)  route 6.788ns (81.587%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 18.442 - 15.152 ) 
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.753    u_jtag_mac/TCK_BUFG
    SLICE_X53Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     4.209 r  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=17, routed)          2.210     6.419    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.571 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.424     6.995    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.321 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.023     8.344    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.468 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=4, routed)           1.089     9.557    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.709 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=6, routed)           1.061    10.771    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.322    11.093 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.981    12.073    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X49Y71         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.468    18.442    u_jtag_mac/TCK_BUFG
    SLICE_X49Y71         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[11]/C
                         clock pessimism              0.316    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X49Y71         FDRE (Setup_fdre_C_R)       -0.632    18.090    u_jtag_mac/act_rd_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.090    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 1.532ns (18.413%)  route 6.788ns (81.587%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 18.442 - 15.152 ) 
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.753    u_jtag_mac/TCK_BUFG
    SLICE_X53Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     4.209 r  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=17, routed)          2.210     6.419    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.571 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.424     6.995    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.321 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.023     8.344    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.468 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=4, routed)           1.089     9.557    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.709 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=6, routed)           1.061    10.771    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.322    11.093 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.981    12.073    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X49Y71         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.468    18.442    u_jtag_mac/TCK_BUFG
    SLICE_X49Y71         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[8]/C
                         clock pessimism              0.316    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X49Y71         FDRE (Setup_fdre_C_R)       -0.632    18.090    u_jtag_mac/act_rd_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.090    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 1.532ns (18.413%)  route 6.788ns (81.587%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 18.442 - 15.152 ) 
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.753    u_jtag_mac/TCK_BUFG
    SLICE_X53Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     4.209 r  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=17, routed)          2.210     6.419    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.571 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.424     6.995    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.321 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.023     8.344    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.468 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=4, routed)           1.089     9.557    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.709 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=6, routed)           1.061    10.771    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.322    11.093 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.981    12.073    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X49Y71         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.468    18.442    u_jtag_mac/TCK_BUFG
    SLICE_X49Y71         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[9]/C
                         clock pessimism              0.316    18.758    
                         clock uncertainty           -0.035    18.722    
    SLICE_X49Y71         FDRE (Setup_fdre_C_R)       -0.632    18.090    u_jtag_mac/act_rd_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.090    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 1.532ns (18.735%)  route 6.645ns (81.265%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 18.443 - 15.152 ) 
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.753    u_jtag_mac/TCK_BUFG
    SLICE_X53Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     4.209 r  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=17, routed)          2.210     6.419    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.571 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.424     6.995    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.321 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.023     8.344    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.468 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=4, routed)           1.089     9.557    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.709 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=6, routed)           1.061    10.771    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.322    11.093 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.838    11.930    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X49Y69         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.469    18.443    u_jtag_mac/TCK_BUFG
    SLICE_X49Y69         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[1]/C
                         clock pessimism              0.316    18.759    
                         clock uncertainty           -0.035    18.723    
    SLICE_X49Y69         FDRE (Setup_fdre_C_R)       -0.632    18.091    u_jtag_mac/act_rd_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 1.532ns (18.735%)  route 6.645ns (81.265%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 18.443 - 15.152 ) 
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.753    u_jtag_mac/TCK_BUFG
    SLICE_X53Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     4.209 r  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=17, routed)          2.210     6.419    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.571 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.424     6.995    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.321 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.023     8.344    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.468 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=4, routed)           1.089     9.557    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.709 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=6, routed)           1.061    10.771    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.322    11.093 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.838    11.930    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X49Y69         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.469    18.443    u_jtag_mac/TCK_BUFG
    SLICE_X49Y69         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[2]/C
                         clock pessimism              0.316    18.759    
                         clock uncertainty           -0.035    18.723    
    SLICE_X49Y69         FDRE (Setup_fdre_C_R)       -0.632    18.091    u_jtag_mac/act_rd_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 1.532ns (18.735%)  route 6.645ns (81.265%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 18.443 - 15.152 ) 
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.753    u_jtag_mac/TCK_BUFG
    SLICE_X53Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     4.209 r  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=17, routed)          2.210     6.419    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.571 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.424     6.995    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.321 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.023     8.344    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.468 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=4, routed)           1.089     9.557    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.709 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=6, routed)           1.061    10.771    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.322    11.093 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.838    11.930    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X49Y69         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.469    18.443    u_jtag_mac/TCK_BUFG
    SLICE_X49Y69         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[3]/C
                         clock pessimism              0.316    18.759    
                         clock uncertainty           -0.035    18.723    
    SLICE_X49Y69         FDRE (Setup_fdre_C_R)       -0.632    18.091    u_jtag_mac/act_rd_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 1.532ns (18.792%)  route 6.620ns (81.208%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 18.440 - 15.152 ) 
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.753    u_jtag_mac/TCK_BUFG
    SLICE_X53Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     4.209 r  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=17, routed)          2.210     6.419    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.571 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.424     6.995    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.321 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.023     8.344    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.468 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=4, routed)           1.089     9.557    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.709 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=6, routed)           1.061    10.771    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.322    11.093 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.813    11.905    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X49Y72         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.466    18.440    u_jtag_mac/TCK_BUFG
    SLICE_X49Y72         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[12]/C
                         clock pessimism              0.316    18.756    
                         clock uncertainty           -0.035    18.720    
    SLICE_X49Y72         FDRE (Setup_fdre_C_R)       -0.632    18.088    u_jtag_mac/act_rd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.088    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 1.532ns (18.792%)  route 6.620ns (81.208%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 18.440 - 15.152 ) 
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.753    u_jtag_mac/TCK_BUFG
    SLICE_X53Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     4.209 r  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=17, routed)          2.210     6.419    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.571 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.424     6.995    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.321 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.023     8.344    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.468 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=4, routed)           1.089     9.557    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.709 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=6, routed)           1.061    10.771    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.322    11.093 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.813    11.905    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X49Y72         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.466    18.440    u_jtag_mac/TCK_BUFG
    SLICE_X49Y72         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[13]/C
                         clock pessimism              0.316    18.756    
                         clock uncertainty           -0.035    18.720    
    SLICE_X49Y72         FDRE (Setup_fdre_C_R)       -0.632    18.088    u_jtag_mac/act_rd_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.088    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 1.532ns (18.792%)  route 6.620ns (81.208%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 18.440 - 15.152 ) 
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.629     3.753    u_jtag_mac/TCK_BUFG
    SLICE_X53Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     4.209 r  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=17, routed)          2.210     6.419    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.152     6.571 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.424     6.995    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.321 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.023     8.344    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.468 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=4, routed)           1.089     9.557    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.152     9.709 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=6, routed)           1.061    10.771    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.322    11.093 r  u_jtag_mac/act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.813    11.905    u_jtag_mac/act_rd_cnt[15]_i_1_n_0
    SLICE_X49Y72         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.466    18.440    u_jtag_mac/TCK_BUFG
    SLICE_X49Y72         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[14]/C
                         clock pessimism              0.316    18.756    
                         clock uncertainty           -0.035    18.720    
    SLICE_X49Y72         FDRE (Setup_fdre_C_R)       -0.632    18.088    u_jtag_mac/act_rd_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.088    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  6.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.927%)  route 0.306ns (65.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.549     1.379    u_jtag_mac/TCK_BUFG
    SLICE_X38Y70         FDRE                                         r  u_jtag_mac/data_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     1.543 r  u_jtag_mac/data_buffer_reg[14]/Q
                         net (fo=6, routed)           0.306     1.848    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X2Y13         RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.860     1.815    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y13         RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.359     1.456    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.752    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_jtag_mac/ver_output_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.546     1.376    u_jtag_mac/TCK_BUFG
    SLICE_X43Y73         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  u_jtag_mac/ver_output_reg_reg[8]/Q
                         net (fo=1, routed)           0.052     1.569    u_jtag_mac/ver_output_reg_reg_n_0_[8]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.614 r  u_jtag_mac/ver_output_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.614    u_jtag_mac/ver_output_reg[7]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.811     1.766    u_jtag_mac/TCK_BUFG
    SLICE_X42Y73         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[7]/C
                         clock pessimism             -0.377     1.389    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.121     1.510    u_jtag_mac/ver_output_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/wr_len_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.617%)  route 0.291ns (67.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.548     1.378    u_jtag_mac/TCK_BUFG
    SLICE_X51Y67         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.519 r  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=17, routed)          0.291     1.810    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X46Y73         FDRE                                         r  u_jtag_mac/wr_len_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.811     1.766    u_jtag_mac/TCK_BUFG
    SLICE_X46Y73         FDRE                                         r  u_jtag_mac/wr_len_reg[8]/C
                         clock pessimism             -0.130     1.636    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.059     1.695    u_jtag_mac/wr_len_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.567     1.397    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y76         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.594    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X59Y76         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.834     1.789    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y76         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.392     1.397    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.078     1.475    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.554     1.384    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y63         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.581    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X39Y63         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.821     1.776    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y63         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.392     1.384    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.078     1.462    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.567     1.397    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y76         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.594    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X59Y76         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.834     1.789    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y76         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.392     1.397    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.076     1.473    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.554     1.384    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y63         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.525 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.581    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X39Y63         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.821     1.776    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y63         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.392     1.384    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.076     1.460    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.567     1.397    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y76         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.594    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X57Y76         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.834     1.789    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y76         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.392     1.397    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.075     1.472    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.570     1.400    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X57Y79         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.597    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X57Y79         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.838     1.793    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X57Y79         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.393     1.400    
    SLICE_X57Y79         FDRE (Hold_fdre_C_D)         0.075     1.475    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.553     1.383    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y66         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     1.524 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.580    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X37Y66         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.819     1.774    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y66         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.391     1.383    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.075     1.458    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X3Y15   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X2Y13   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X3Y28   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  TCK_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X46Y71   u_jtag_mac/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X44Y71   u_jtag_mac/FSM_onehot_cs_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X40Y72   u_jtag_mac/FSM_onehot_cs_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X42Y71   u_jtag_mac/FSM_onehot_cs_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X42Y71   u_jtag_mac/FSM_onehot_cs_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X43Y72   u_jtag_mac/FSM_onehot_cs_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y79   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X38Y68   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y67   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y67   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y67   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y67   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y79   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X38Y68   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X58Y71   u_jtag_mac/act_rd_len_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X58Y71   u_jtag_mac/act_rd_len_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y79   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X38Y68   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X38Y68   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y67   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y67   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X54Y79   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y67   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X50Y67   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X44Y70   u_jtag_mac/FSM_onehot_cs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X44Y70   u_jtag_mac/FSM_onehot_cs_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           40  Failing Endpoints,  Worst Slack      -21.994ns,  Total Violation     -863.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.994ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.137ns  (logic 36.650ns (59.948%)  route 24.487ns (40.052%))
  Logic Levels:           55  (CARRY4=33 DSP48E1=7 LUT2=6 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 38.330 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.732    -0.960    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X25Y22         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDSE (Prop_fdse_C_Q)         0.456    -0.504 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/Q
                         net (fo=5, routed)           0.851     0.347    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/empty_tmp_d1_repN_1_alias
    SLICE_X24Y21         LUT5 (Prop_lut5_I2_O)        0.124     0.471 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_1/O
                         net (fo=88, routed)          1.072     1.542    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_din[41]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.841     5.383 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1/P[6]
                         net (fo=2, routed)           1.178     6.562    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1_n_99
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.149     6.711 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129/O
                         net (fo=2, routed)           0.817     7.528    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129_n_0
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.860 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133/O
                         net (fo=1, routed)           0.000     7.860    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.392 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.506    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.620    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.743    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.170 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_37/O[3]
                         net (fo=1, routed)           0.586     9.756    u_mwfil_chiftop_n_141
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    10.595 r  plasma_nn_wrapper_fixpt_tmp_04_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.595    plasma_nn_wrapper_fixpt_tmp_04_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.918 f  plasma_nn_wrapper_fixpt_tmp_04_i_22/O[1]
                         net (fo=7, routed)           0.733    11.651    plasma_nn_wrapper_fixpt_tmp_04_i_22_n_6
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.306    11.957 r  plasma_nn_wrapper_fixpt_tmp_04_i_69/O
                         net (fo=1, routed)           0.000    11.957    plasma_nn_wrapper_fixpt_tmp_04_i_69_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.507 r  plasma_nn_wrapper_fixpt_tmp_04_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.507    plasma_nn_wrapper_fixpt_tmp_04_i_28_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.664 r  plasma_nn_wrapper_fixpt_tmp_04_i_21/CO[1]
                         net (fo=111, routed)         1.159    13.823    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__3_1[0]
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.329    14.152 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_3/O
                         net (fo=5, routed)           1.457    15.610    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_3_n_0
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[17]_P[18])
                                                      3.841    19.451 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04/P[18]
                         net (fo=2, routed)           0.884    20.335    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_n_87
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.124    20.459 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_229/O
                         net (fo=1, routed)           0.000    20.459    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_229_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.099 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_179/O[3]
                         net (fo=3, routed)           0.788    21.887    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_179_n_4
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.306    22.193 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_100/O
                         net (fo=1, routed)           0.790    22.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_100_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.491 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.491    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_72_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.825 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_97/O[1]
                         net (fo=3, routed)           0.979    24.803    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_97_n_6
    SLICE_X47Y36         LUT3 (Prop_lut3_I0_O)        0.303    25.106 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_65/O
                         net (fo=1, routed)           0.762    25.869    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_65_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.273 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_15_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.596 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_13/O[1]
                         net (fo=1, routed)           0.490    27.085    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/p_0_in[29]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    27.941 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.941    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_3_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.163 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_2/O[0]
                         net (fo=5, routed)           0.772    28.936    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_2_n_7
    SLICE_X56Y41         LUT2 (Prop_lut2_I0_O)        0.299    29.235 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_92/O
                         net (fo=1, routed)           0.000    29.235    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_92_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.767 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.767    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_35_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.924 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_7/CO[1]
                         net (fo=23, routed)          0.498    30.422    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_7_n_2
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.329    30.751 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13_i_5/O
                         net (fo=5, routed)           1.885    32.636    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/A[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    36.672 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15__1/PCOUT[47]
                         net (fo=1, routed)           0.002    36.674    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15__1_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.387 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__6/PCOUT[47]
                         net (fo=1, routed)           0.002    38.389    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__6_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    40.102 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__7/PCOUT[47]
                         net (fo=1, routed)           0.002    40.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__7_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    41.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__8/P[19]
                         net (fo=1, routed)           1.648    43.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__8_n_86
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    43.926 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.926    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_5_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.040 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.040    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.154 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.154    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_3_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.467 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_2/O[3]
                         net (fo=10, routed)          1.581    46.048    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__8_0[15]
    SLICE_X35Y63         LUT2 (Prop_lut2_I0_O)        0.306    46.354 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_30/O
                         net (fo=1, routed)           0.000    46.354    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_30_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.904    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_18_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.061 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_6/CO[1]
                         net (fo=56, routed)          1.137    48.197    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_22_0[0]
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.329    48.526 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_9/O
                         net (fo=2, routed)           0.392    48.918    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_9_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[18])
                                                      3.841    52.759 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14/P[18]
                         net (fo=2, routed)           0.841    53.600    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_87
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    54.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_90/CO[3]
                         net (fo=1, routed)           0.000    54.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_90_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.374 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.374    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_88_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.491 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.491    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_92_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    54.814 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_94/O[1]
                         net (fo=3, routed)           0.710    55.524    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_140_out[13]
    SLICE_X35Y54         LUT3 (Prop_lut3_I1_O)        0.306    55.830 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_62/O
                         net (fo=1, routed)           0.707    56.536    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_62_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    56.921 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_35_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.143 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_14/O[0]
                         net (fo=4, routed)           0.534    57.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_14_n_7
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.299    57.977 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_17/O
                         net (fo=1, routed)           0.719    58.695    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_17_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.124    58.819 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_9/O
                         net (fo=1, routed)           0.000    58.819    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_9_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.352 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.352    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    59.675 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_2/O[1]
                         net (fo=3, routed)           0.501    60.176    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/DIA1
    SLICE_X38Y62         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.475    38.330    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X38Y62         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.453    38.783    
                         clock uncertainty           -0.160    38.622    
    SLICE_X38Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.440    38.182    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                         -60.176    
  -------------------------------------------------------------------
                         slack                                -21.994    

Slack (VIOLATED) :        -21.983ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.136ns  (logic 36.650ns (59.949%)  route 24.486ns (40.051%))
  Logic Levels:           55  (CARRY4=33 DSP48E1=7 LUT2=6 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns = ( 38.331 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.732    -0.960    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X25Y22         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDSE (Prop_fdse_C_Q)         0.456    -0.504 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/Q
                         net (fo=5, routed)           0.851     0.347    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/empty_tmp_d1_repN_1_alias
    SLICE_X24Y21         LUT5 (Prop_lut5_I2_O)        0.124     0.471 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_1/O
                         net (fo=88, routed)          1.072     1.542    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_din[41]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.841     5.383 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1/P[6]
                         net (fo=2, routed)           1.178     6.562    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1_n_99
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.149     6.711 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129/O
                         net (fo=2, routed)           0.817     7.528    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129_n_0
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.860 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133/O
                         net (fo=1, routed)           0.000     7.860    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.392 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.506    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.620    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.743    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.170 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_37/O[3]
                         net (fo=1, routed)           0.586     9.756    u_mwfil_chiftop_n_141
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    10.595 r  plasma_nn_wrapper_fixpt_tmp_04_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.595    plasma_nn_wrapper_fixpt_tmp_04_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.918 f  plasma_nn_wrapper_fixpt_tmp_04_i_22/O[1]
                         net (fo=7, routed)           0.733    11.651    plasma_nn_wrapper_fixpt_tmp_04_i_22_n_6
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.306    11.957 r  plasma_nn_wrapper_fixpt_tmp_04_i_69/O
                         net (fo=1, routed)           0.000    11.957    plasma_nn_wrapper_fixpt_tmp_04_i_69_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.507 r  plasma_nn_wrapper_fixpt_tmp_04_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.507    plasma_nn_wrapper_fixpt_tmp_04_i_28_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.664 r  plasma_nn_wrapper_fixpt_tmp_04_i_21/CO[1]
                         net (fo=111, routed)         1.159    13.823    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__3_1[0]
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.329    14.152 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_3/O
                         net (fo=5, routed)           1.457    15.610    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_3_n_0
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[17]_P[18])
                                                      3.841    19.451 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04/P[18]
                         net (fo=2, routed)           0.884    20.335    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_n_87
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.124    20.459 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_229/O
                         net (fo=1, routed)           0.000    20.459    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_229_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.099 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_179/O[3]
                         net (fo=3, routed)           0.788    21.887    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_179_n_4
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.306    22.193 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_100/O
                         net (fo=1, routed)           0.790    22.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_100_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.491 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.491    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_72_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.825 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_97/O[1]
                         net (fo=3, routed)           0.979    24.803    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_97_n_6
    SLICE_X47Y36         LUT3 (Prop_lut3_I0_O)        0.303    25.106 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_65/O
                         net (fo=1, routed)           0.762    25.869    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_65_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.273 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_15_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.596 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_13/O[1]
                         net (fo=1, routed)           0.490    27.085    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/p_0_in[29]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    27.941 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.941    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_3_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.163 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_2/O[0]
                         net (fo=5, routed)           0.772    28.936    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_2_n_7
    SLICE_X56Y41         LUT2 (Prop_lut2_I0_O)        0.299    29.235 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_92/O
                         net (fo=1, routed)           0.000    29.235    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_92_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.767 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.767    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_35_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.924 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_7/CO[1]
                         net (fo=23, routed)          0.498    30.422    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_7_n_2
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.329    30.751 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13_i_5/O
                         net (fo=5, routed)           1.885    32.636    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/A[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    36.672 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15__1/PCOUT[47]
                         net (fo=1, routed)           0.002    36.674    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15__1_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.387 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__6/PCOUT[47]
                         net (fo=1, routed)           0.002    38.389    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__6_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    40.102 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__7/PCOUT[47]
                         net (fo=1, routed)           0.002    40.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__7_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    41.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__8/P[19]
                         net (fo=1, routed)           1.648    43.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__8_n_86
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    43.926 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.926    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_5_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.040 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.040    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.154 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.154    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_3_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.467 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_2/O[3]
                         net (fo=10, routed)          1.581    46.048    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__8_0[15]
    SLICE_X35Y63         LUT2 (Prop_lut2_I0_O)        0.306    46.354 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_30/O
                         net (fo=1, routed)           0.000    46.354    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_30_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.904    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_18_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.061 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_6/CO[1]
                         net (fo=56, routed)          1.137    48.197    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_22_0[0]
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.329    48.526 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_9/O
                         net (fo=2, routed)           0.392    48.918    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_9_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[18])
                                                      3.841    52.759 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14/P[18]
                         net (fo=2, routed)           0.841    53.600    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_87
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    54.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_90/CO[3]
                         net (fo=1, routed)           0.000    54.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_90_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.374 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.374    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_88_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.491 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.491    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_92_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    54.814 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_94/O[1]
                         net (fo=3, routed)           0.710    55.524    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_140_out[13]
    SLICE_X35Y54         LUT3 (Prop_lut3_I1_O)        0.306    55.830 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_62/O
                         net (fo=1, routed)           0.707    56.536    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_62_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    56.921 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_35_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.143 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_14/O[0]
                         net (fo=4, routed)           0.534    57.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_14_n_7
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.299    57.977 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_17/O
                         net (fo=1, routed)           0.719    58.695    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_17_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.124    58.819 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_9/O
                         net (fo=1, routed)           0.000    58.819    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_9_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.352 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.352    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    59.675 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_2/O[1]
                         net (fo=3, routed)           0.500    60.175    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIC1
    SLICE_X38Y61         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.476    38.331    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X38Y61         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.453    38.784    
                         clock uncertainty           -0.160    38.623    
    SLICE_X38Y61         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    38.192    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                         -60.175    
  -------------------------------------------------------------------
                         slack                                -21.983    

Slack (VIOLATED) :        -21.927ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.473ns  (logic 37.148ns (60.430%)  route 24.325ns (39.570%))
  Logic Levels:           52  (CARRY4=30 DSP48E1=8 LUT2=7 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.732    -0.960    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X25Y22         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDSE (Prop_fdse_C_Q)         0.456    -0.504 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/Q
                         net (fo=5, routed)           0.851     0.347    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/empty_tmp_d1_repN_1_alias
    SLICE_X24Y21         LUT5 (Prop_lut5_I2_O)        0.124     0.471 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_1/O
                         net (fo=88, routed)          1.072     1.542    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_din[41]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.841     5.383 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1/P[6]
                         net (fo=2, routed)           1.178     6.562    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1_n_99
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.149     6.711 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129/O
                         net (fo=2, routed)           0.817     7.528    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129_n_0
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.860 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133/O
                         net (fo=1, routed)           0.000     7.860    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.392 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.506    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.620    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.743    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.170 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_37/O[3]
                         net (fo=1, routed)           0.586     9.756    u_mwfil_chiftop_n_141
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    10.595 r  plasma_nn_wrapper_fixpt_tmp_04_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.595    plasma_nn_wrapper_fixpt_tmp_04_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.918 f  plasma_nn_wrapper_fixpt_tmp_04_i_22/O[1]
                         net (fo=7, routed)           0.733    11.651    plasma_nn_wrapper_fixpt_tmp_04_i_22_n_6
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.306    11.957 r  plasma_nn_wrapper_fixpt_tmp_04_i_69/O
                         net (fo=1, routed)           0.000    11.957    plasma_nn_wrapper_fixpt_tmp_04_i_69_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.507 r  plasma_nn_wrapper_fixpt_tmp_04_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.507    plasma_nn_wrapper_fixpt_tmp_04_i_28_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.664 r  plasma_nn_wrapper_fixpt_tmp_04_i_21/CO[1]
                         net (fo=111, routed)         0.668    13.332    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__3_1[0]
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.329    13.661 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6/O
                         net (fo=5, routed)           1.284    14.945    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841    18.786 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2/P[17]
                         net (fo=2, routed)           0.765    19.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_n_88
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124    19.675 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341/O
                         net (fo=1, routed)           0.000    19.675    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.099 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255/O[1]
                         net (fo=2, routed)           0.949    21.048    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255_n_6
    SLICE_X17Y22         LUT3 (Prop_lut3_I1_O)        0.333    21.381 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207/O
                         net (fo=2, routed)           0.688    22.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207_n_0
    SLICE_X17Y22         LUT4 (Prop_lut4_I3_O)        0.327    22.396 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211/O
                         net (fo=1, routed)           0.000    22.396    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.797    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.911 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.911    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.134 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115/O[0]
                         net (fo=2, routed)           2.283    25.417    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115_n_7
    SLICE_X91Y24         LUT3 (Prop_lut3_I0_O)        0.293    25.710 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74/O
                         net (fo=2, routed)           0.666    26.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74_n_0
    SLICE_X91Y24         LUT4 (Prop_lut4_I3_O)        0.326    26.702 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78/O
                         net (fo=1, routed)           0.000    26.702    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35/CO[3]
                         net (fo=1, routed)           0.009    27.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.500 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31/O[2]
                         net (fo=1, routed)           0.769    28.269    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31_n_5
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    28.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.262 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21/O[3]
                         net (fo=6, routed)           0.852    30.114    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21_n_4
    SLICE_X89Y28         LUT2 (Prop_lut2_I0_O)        0.307    30.421 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104/O
                         net (fo=1, routed)           0.000    30.421    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.971 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25/CO[1]
                         net (fo=32, routed)          0.636    31.764    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25_n_2
    SLICE_X84Y30         LUT2 (Prop_lut2_I0_O)        0.329    32.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9/O
                         net (fo=5, routed)           1.895    33.988    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[11]_P[15])
                                                      3.841    37.829 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2/P[15]
                         net (fo=1, routed)           1.700    39.529    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2_n_90
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    41.545 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9/PCOUT[47]
                         net (fo=1, routed)           0.002    41.547    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    43.065 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10/P[19]
                         net (fo=1, routed)           0.968    44.032    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_n_86
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.688 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.688    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.022 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_23/O[1]
                         net (fo=10, routed)          0.817    45.840    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_1[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.303    46.143 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59/O
                         net (fo=1, routed)           0.000    46.143    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.773 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.773    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.930 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_19/CO[1]
                         net (fo=78, routed)          0.831    47.761    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_29_0[0]
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.332    48.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_10/O
                         net (fo=1, routed)           0.554    48.647    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__1[10]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_A[10]_P[19])
                                                      3.841    52.488 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0/P[19]
                         net (fo=1, routed)           0.952    53.440    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0_n_86
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    54.096 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.096    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.210 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.210    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.324    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.438 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.438    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.751 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_1/O[3]
                         net (fo=10, routed)          0.973    55.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_270_out[21]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.453    58.177 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0/PCOUT[47]
                         net (fo=1, routed)           0.002    58.179    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[34])
                                                      1.518    59.697 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__1/P[34]
                         net (fo=1, routed)           0.815    60.513    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/DIA1
    SLICE_X14Y48         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.581    38.436    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/WCLK
    SLICE_X14Y48         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMA_D1/CLK
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.160    38.844    
    SLICE_X14Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    38.586    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                         -60.513    
  -------------------------------------------------------------------
                         slack                                -21.927    

Slack (VIOLATED) :        -21.908ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.484ns  (logic 37.148ns (60.419%)  route 24.336ns (39.581%))
  Logic Levels:           52  (CARRY4=30 DSP48E1=8 LUT2=7 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.732    -0.960    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X25Y22         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDSE (Prop_fdse_C_Q)         0.456    -0.504 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/Q
                         net (fo=5, routed)           0.851     0.347    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/empty_tmp_d1_repN_1_alias
    SLICE_X24Y21         LUT5 (Prop_lut5_I2_O)        0.124     0.471 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_1/O
                         net (fo=88, routed)          1.072     1.542    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_din[41]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.841     5.383 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1/P[6]
                         net (fo=2, routed)           1.178     6.562    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1_n_99
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.149     6.711 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129/O
                         net (fo=2, routed)           0.817     7.528    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129_n_0
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.860 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133/O
                         net (fo=1, routed)           0.000     7.860    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.392 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.506    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.620    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.743    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.170 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_37/O[3]
                         net (fo=1, routed)           0.586     9.756    u_mwfil_chiftop_n_141
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    10.595 r  plasma_nn_wrapper_fixpt_tmp_04_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.595    plasma_nn_wrapper_fixpt_tmp_04_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.918 f  plasma_nn_wrapper_fixpt_tmp_04_i_22/O[1]
                         net (fo=7, routed)           0.733    11.651    plasma_nn_wrapper_fixpt_tmp_04_i_22_n_6
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.306    11.957 r  plasma_nn_wrapper_fixpt_tmp_04_i_69/O
                         net (fo=1, routed)           0.000    11.957    plasma_nn_wrapper_fixpt_tmp_04_i_69_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.507 r  plasma_nn_wrapper_fixpt_tmp_04_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.507    plasma_nn_wrapper_fixpt_tmp_04_i_28_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.664 r  plasma_nn_wrapper_fixpt_tmp_04_i_21/CO[1]
                         net (fo=111, routed)         0.668    13.332    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__3_1[0]
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.329    13.661 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6/O
                         net (fo=5, routed)           1.284    14.945    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841    18.786 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2/P[17]
                         net (fo=2, routed)           0.765    19.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_n_88
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124    19.675 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341/O
                         net (fo=1, routed)           0.000    19.675    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.099 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255/O[1]
                         net (fo=2, routed)           0.949    21.048    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255_n_6
    SLICE_X17Y22         LUT3 (Prop_lut3_I1_O)        0.333    21.381 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207/O
                         net (fo=2, routed)           0.688    22.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207_n_0
    SLICE_X17Y22         LUT4 (Prop_lut4_I3_O)        0.327    22.396 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211/O
                         net (fo=1, routed)           0.000    22.396    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.797    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.911 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.911    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.134 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115/O[0]
                         net (fo=2, routed)           2.283    25.417    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115_n_7
    SLICE_X91Y24         LUT3 (Prop_lut3_I0_O)        0.293    25.710 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74/O
                         net (fo=2, routed)           0.666    26.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74_n_0
    SLICE_X91Y24         LUT4 (Prop_lut4_I3_O)        0.326    26.702 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78/O
                         net (fo=1, routed)           0.000    26.702    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35/CO[3]
                         net (fo=1, routed)           0.009    27.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.500 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31/O[2]
                         net (fo=1, routed)           0.769    28.269    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31_n_5
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    28.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.262 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21/O[3]
                         net (fo=6, routed)           0.852    30.114    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21_n_4
    SLICE_X89Y28         LUT2 (Prop_lut2_I0_O)        0.307    30.421 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104/O
                         net (fo=1, routed)           0.000    30.421    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.971 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25/CO[1]
                         net (fo=32, routed)          0.636    31.764    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25_n_2
    SLICE_X84Y30         LUT2 (Prop_lut2_I0_O)        0.329    32.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9/O
                         net (fo=5, routed)           1.895    33.988    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[11]_P[15])
                                                      3.841    37.829 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2/P[15]
                         net (fo=1, routed)           1.700    39.529    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2_n_90
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    41.545 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9/PCOUT[47]
                         net (fo=1, routed)           0.002    41.547    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    43.065 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10/P[19]
                         net (fo=1, routed)           0.968    44.032    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_n_86
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.688 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.688    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.022 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_23/O[1]
                         net (fo=10, routed)          0.817    45.840    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_1[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.303    46.143 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59/O
                         net (fo=1, routed)           0.000    46.143    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.773 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.773    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.930 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_19/CO[1]
                         net (fo=78, routed)          0.831    47.761    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_29_0[0]
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.332    48.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_10/O
                         net (fo=1, routed)           0.554    48.647    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__1[10]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_A[10]_P[19])
                                                      3.841    52.488 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0/P[19]
                         net (fo=1, routed)           0.952    53.440    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0_n_86
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    54.096 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.096    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.210 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.210    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.324    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.438 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.438    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.751 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_1/O[3]
                         net (fo=10, routed)          0.973    55.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_270_out[21]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.453    58.177 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0/PCOUT[47]
                         net (fo=1, routed)           0.002    58.179    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    59.697 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__1/P[30]
                         net (fo=1, routed)           0.826    60.524    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/DIB1
    SLICE_X14Y47         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.581    38.436    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X14Y47         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/CLK
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.160    38.844    
    SLICE_X14Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    38.616    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.616    
                         arrival time                         -60.524    
  -------------------------------------------------------------------
                         slack                                -21.908    

Slack (VIOLATED) :        -21.897ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.137ns  (logic 36.650ns (59.948%)  route 24.487ns (40.052%))
  Logic Levels:           55  (CARRY4=33 DSP48E1=7 LUT2=6 LUT3=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 38.330 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.732    -0.960    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X25Y22         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDSE (Prop_fdse_C_Q)         0.456    -0.504 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/Q
                         net (fo=5, routed)           0.851     0.347    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/empty_tmp_d1_repN_1_alias
    SLICE_X24Y21         LUT5 (Prop_lut5_I2_O)        0.124     0.471 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_1/O
                         net (fo=88, routed)          1.072     1.542    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_din[41]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.841     5.383 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1/P[6]
                         net (fo=2, routed)           1.178     6.562    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1_n_99
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.149     6.711 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129/O
                         net (fo=2, routed)           0.817     7.528    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129_n_0
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.860 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133/O
                         net (fo=1, routed)           0.000     7.860    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.392 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.506    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.620    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.743    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.170 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_37/O[3]
                         net (fo=1, routed)           0.586     9.756    u_mwfil_chiftop_n_141
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    10.595 r  plasma_nn_wrapper_fixpt_tmp_04_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.595    plasma_nn_wrapper_fixpt_tmp_04_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.918 f  plasma_nn_wrapper_fixpt_tmp_04_i_22/O[1]
                         net (fo=7, routed)           0.733    11.651    plasma_nn_wrapper_fixpt_tmp_04_i_22_n_6
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.306    11.957 r  plasma_nn_wrapper_fixpt_tmp_04_i_69/O
                         net (fo=1, routed)           0.000    11.957    plasma_nn_wrapper_fixpt_tmp_04_i_69_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.507 r  plasma_nn_wrapper_fixpt_tmp_04_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.507    plasma_nn_wrapper_fixpt_tmp_04_i_28_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.664 r  plasma_nn_wrapper_fixpt_tmp_04_i_21/CO[1]
                         net (fo=111, routed)         1.159    13.823    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__3_1[0]
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.329    14.152 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_3/O
                         net (fo=5, routed)           1.457    15.610    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_3_n_0
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[17]_P[18])
                                                      3.841    19.451 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04/P[18]
                         net (fo=2, routed)           0.884    20.335    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_n_87
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.124    20.459 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_229/O
                         net (fo=1, routed)           0.000    20.459    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_229_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.099 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_179/O[3]
                         net (fo=3, routed)           0.788    21.887    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_179_n_4
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.306    22.193 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_100/O
                         net (fo=1, routed)           0.790    22.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_100_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.491 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.491    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_72_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.825 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_97/O[1]
                         net (fo=3, routed)           0.979    24.803    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_97_n_6
    SLICE_X47Y36         LUT3 (Prop_lut3_I0_O)        0.303    25.106 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_65/O
                         net (fo=1, routed)           0.762    25.869    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_65_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.273 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_15_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.596 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_13/O[1]
                         net (fo=1, routed)           0.490    27.085    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/p_0_in[29]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    27.941 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.941    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_3_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.163 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_2/O[0]
                         net (fo=5, routed)           0.772    28.936    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_2_n_7
    SLICE_X56Y41         LUT2 (Prop_lut2_I0_O)        0.299    29.235 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_92/O
                         net (fo=1, routed)           0.000    29.235    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_92_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.767 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.767    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_35_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.924 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_7/CO[1]
                         net (fo=23, routed)          0.498    30.422    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15_i_7_n_2
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.329    30.751 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13_i_5/O
                         net (fo=5, routed)           1.885    32.636    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/A[15]
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    36.672 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15__1/PCOUT[47]
                         net (fo=1, routed)           0.002    36.674    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_15__1_n_106
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.387 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__6/PCOUT[47]
                         net (fo=1, routed)           0.002    38.389    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__6_n_106
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    40.102 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__7/PCOUT[47]
                         net (fo=1, routed)           0.002    40.104    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__7_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    41.622 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__8/P[19]
                         net (fo=1, routed)           1.648    43.270    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__8_n_86
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    43.926 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.926    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_5_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.040 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.040    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.154 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.154    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_3_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    44.467 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_2/O[3]
                         net (fo=10, routed)          1.581    46.048    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__8_0[15]
    SLICE_X35Y63         LUT2 (Prop_lut2_I0_O)        0.306    46.354 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_30/O
                         net (fo=1, routed)           0.000    46.354    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_30_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.904 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.904    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_18_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.061 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_6/CO[1]
                         net (fo=56, routed)          1.137    48.197    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_i_22_0[0]
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.329    48.526 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_9/O
                         net (fo=2, routed)           0.392    48.918    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_9_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[11]_P[18])
                                                      3.841    52.759 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14/P[18]
                         net (fo=2, routed)           0.841    53.600    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_87
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    54.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_90/CO[3]
                         net (fo=1, routed)           0.000    54.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_90_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.374 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_88/CO[3]
                         net (fo=1, routed)           0.000    54.374    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_88_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.491 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_92/CO[3]
                         net (fo=1, routed)           0.000    54.491    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_92_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    54.814 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_94/O[1]
                         net (fo=3, routed)           0.710    55.524    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_140_out[13]
    SLICE_X35Y54         LUT3 (Prop_lut3_I1_O)        0.306    55.830 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_62/O
                         net (fo=1, routed)           0.707    56.536    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_62_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    56.921 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_35_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.143 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_14/O[0]
                         net (fo=4, routed)           0.534    57.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_14_n_7
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.299    57.977 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_17/O
                         net (fo=1, routed)           0.719    58.695    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_17_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.124    58.819 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_9/O
                         net (fo=1, routed)           0.000    58.819    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_9_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.352 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.352    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    59.675 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_2/O[1]
                         net (fo=3, routed)           0.501    60.176    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/DIA0
    SLICE_X38Y62         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.475    38.330    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X38Y62         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.453    38.783    
                         clock uncertainty           -0.160    38.622    
    SLICE_X38Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.343    38.279    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         38.279    
                         arrival time                         -60.176    
  -------------------------------------------------------------------
                         slack                                -21.897    

Slack (VIOLATED) :        -21.897ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.472ns  (logic 37.148ns (60.431%)  route 24.324ns (39.569%))
  Logic Levels:           52  (CARRY4=30 DSP48E1=8 LUT2=7 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.732    -0.960    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X25Y22         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDSE (Prop_fdse_C_Q)         0.456    -0.504 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/Q
                         net (fo=5, routed)           0.851     0.347    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/empty_tmp_d1_repN_1_alias
    SLICE_X24Y21         LUT5 (Prop_lut5_I2_O)        0.124     0.471 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_1/O
                         net (fo=88, routed)          1.072     1.542    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_din[41]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.841     5.383 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1/P[6]
                         net (fo=2, routed)           1.178     6.562    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1_n_99
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.149     6.711 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129/O
                         net (fo=2, routed)           0.817     7.528    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129_n_0
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.860 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133/O
                         net (fo=1, routed)           0.000     7.860    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.392 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.506    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.620    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.743    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.170 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_37/O[3]
                         net (fo=1, routed)           0.586     9.756    u_mwfil_chiftop_n_141
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    10.595 r  plasma_nn_wrapper_fixpt_tmp_04_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.595    plasma_nn_wrapper_fixpt_tmp_04_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.918 f  plasma_nn_wrapper_fixpt_tmp_04_i_22/O[1]
                         net (fo=7, routed)           0.733    11.651    plasma_nn_wrapper_fixpt_tmp_04_i_22_n_6
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.306    11.957 r  plasma_nn_wrapper_fixpt_tmp_04_i_69/O
                         net (fo=1, routed)           0.000    11.957    plasma_nn_wrapper_fixpt_tmp_04_i_69_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.507 r  plasma_nn_wrapper_fixpt_tmp_04_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.507    plasma_nn_wrapper_fixpt_tmp_04_i_28_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.664 r  plasma_nn_wrapper_fixpt_tmp_04_i_21/CO[1]
                         net (fo=111, routed)         0.668    13.332    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__3_1[0]
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.329    13.661 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6/O
                         net (fo=5, routed)           1.284    14.945    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841    18.786 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2/P[17]
                         net (fo=2, routed)           0.765    19.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_n_88
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124    19.675 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341/O
                         net (fo=1, routed)           0.000    19.675    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.099 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255/O[1]
                         net (fo=2, routed)           0.949    21.048    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255_n_6
    SLICE_X17Y22         LUT3 (Prop_lut3_I1_O)        0.333    21.381 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207/O
                         net (fo=2, routed)           0.688    22.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207_n_0
    SLICE_X17Y22         LUT4 (Prop_lut4_I3_O)        0.327    22.396 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211/O
                         net (fo=1, routed)           0.000    22.396    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.797    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.911 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.911    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.134 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115/O[0]
                         net (fo=2, routed)           2.283    25.417    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115_n_7
    SLICE_X91Y24         LUT3 (Prop_lut3_I0_O)        0.293    25.710 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74/O
                         net (fo=2, routed)           0.666    26.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74_n_0
    SLICE_X91Y24         LUT4 (Prop_lut4_I3_O)        0.326    26.702 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78/O
                         net (fo=1, routed)           0.000    26.702    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35/CO[3]
                         net (fo=1, routed)           0.009    27.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.500 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31/O[2]
                         net (fo=1, routed)           0.769    28.269    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31_n_5
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    28.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.262 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21/O[3]
                         net (fo=6, routed)           0.852    30.114    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21_n_4
    SLICE_X89Y28         LUT2 (Prop_lut2_I0_O)        0.307    30.421 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104/O
                         net (fo=1, routed)           0.000    30.421    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.971 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25/CO[1]
                         net (fo=32, routed)          0.636    31.764    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25_n_2
    SLICE_X84Y30         LUT2 (Prop_lut2_I0_O)        0.329    32.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9/O
                         net (fo=5, routed)           1.895    33.988    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[11]_P[15])
                                                      3.841    37.829 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2/P[15]
                         net (fo=1, routed)           1.700    39.529    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2_n_90
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    41.545 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9/PCOUT[47]
                         net (fo=1, routed)           0.002    41.547    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    43.065 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10/P[19]
                         net (fo=1, routed)           0.968    44.032    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_n_86
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.688 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.688    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.022 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_23/O[1]
                         net (fo=10, routed)          0.817    45.840    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_1[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.303    46.143 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59/O
                         net (fo=1, routed)           0.000    46.143    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.773 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.773    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.930 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_19/CO[1]
                         net (fo=78, routed)          0.831    47.761    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_29_0[0]
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.332    48.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_10/O
                         net (fo=1, routed)           0.554    48.647    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__1[10]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_A[10]_P[19])
                                                      3.841    52.488 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0/P[19]
                         net (fo=1, routed)           0.952    53.440    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0_n_86
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    54.096 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.096    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.210 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.210    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.324    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.438 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.438    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.751 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_1/O[3]
                         net (fo=10, routed)          0.973    55.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_270_out[21]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.453    58.177 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0/PCOUT[47]
                         net (fo=1, routed)           0.002    58.179    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[36])
                                                      1.518    59.697 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__1/P[36]
                         net (fo=1, routed)           0.815    60.512    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/DIB1
    SLICE_X14Y48         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.581    38.436    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/WCLK
    SLICE_X14Y48         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMB_D1/CLK
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.160    38.844    
    SLICE_X14Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    38.616    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.616    
                         arrival time                         -60.512    
  -------------------------------------------------------------------
                         slack                                -21.897    

Slack (VIOLATED) :        -21.867ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.413ns  (logic 37.148ns (60.489%)  route 24.265ns (39.511%))
  Logic Levels:           52  (CARRY4=30 DSP48E1=8 LUT2=7 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.732    -0.960    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X25Y22         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDSE (Prop_fdse_C_Q)         0.456    -0.504 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/Q
                         net (fo=5, routed)           0.851     0.347    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/empty_tmp_d1_repN_1_alias
    SLICE_X24Y21         LUT5 (Prop_lut5_I2_O)        0.124     0.471 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_1/O
                         net (fo=88, routed)          1.072     1.542    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_din[41]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.841     5.383 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1/P[6]
                         net (fo=2, routed)           1.178     6.562    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1_n_99
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.149     6.711 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129/O
                         net (fo=2, routed)           0.817     7.528    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129_n_0
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.860 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133/O
                         net (fo=1, routed)           0.000     7.860    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.392 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.506    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.620    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.743    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.170 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_37/O[3]
                         net (fo=1, routed)           0.586     9.756    u_mwfil_chiftop_n_141
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    10.595 r  plasma_nn_wrapper_fixpt_tmp_04_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.595    plasma_nn_wrapper_fixpt_tmp_04_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.918 f  plasma_nn_wrapper_fixpt_tmp_04_i_22/O[1]
                         net (fo=7, routed)           0.733    11.651    plasma_nn_wrapper_fixpt_tmp_04_i_22_n_6
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.306    11.957 r  plasma_nn_wrapper_fixpt_tmp_04_i_69/O
                         net (fo=1, routed)           0.000    11.957    plasma_nn_wrapper_fixpt_tmp_04_i_69_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.507 r  plasma_nn_wrapper_fixpt_tmp_04_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.507    plasma_nn_wrapper_fixpt_tmp_04_i_28_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.664 r  plasma_nn_wrapper_fixpt_tmp_04_i_21/CO[1]
                         net (fo=111, routed)         0.668    13.332    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__3_1[0]
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.329    13.661 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6/O
                         net (fo=5, routed)           1.284    14.945    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841    18.786 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2/P[17]
                         net (fo=2, routed)           0.765    19.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_n_88
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124    19.675 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341/O
                         net (fo=1, routed)           0.000    19.675    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.099 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255/O[1]
                         net (fo=2, routed)           0.949    21.048    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255_n_6
    SLICE_X17Y22         LUT3 (Prop_lut3_I1_O)        0.333    21.381 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207/O
                         net (fo=2, routed)           0.688    22.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207_n_0
    SLICE_X17Y22         LUT4 (Prop_lut4_I3_O)        0.327    22.396 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211/O
                         net (fo=1, routed)           0.000    22.396    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.797    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.911 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.911    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.134 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115/O[0]
                         net (fo=2, routed)           2.283    25.417    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115_n_7
    SLICE_X91Y24         LUT3 (Prop_lut3_I0_O)        0.293    25.710 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74/O
                         net (fo=2, routed)           0.666    26.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74_n_0
    SLICE_X91Y24         LUT4 (Prop_lut4_I3_O)        0.326    26.702 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78/O
                         net (fo=1, routed)           0.000    26.702    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35/CO[3]
                         net (fo=1, routed)           0.009    27.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.500 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31/O[2]
                         net (fo=1, routed)           0.769    28.269    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31_n_5
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    28.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.262 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21/O[3]
                         net (fo=6, routed)           0.852    30.114    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21_n_4
    SLICE_X89Y28         LUT2 (Prop_lut2_I0_O)        0.307    30.421 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104/O
                         net (fo=1, routed)           0.000    30.421    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.971 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25/CO[1]
                         net (fo=32, routed)          0.636    31.764    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25_n_2
    SLICE_X84Y30         LUT2 (Prop_lut2_I0_O)        0.329    32.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9/O
                         net (fo=5, routed)           1.895    33.988    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[11]_P[15])
                                                      3.841    37.829 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2/P[15]
                         net (fo=1, routed)           1.700    39.529    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2_n_90
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    41.545 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9/PCOUT[47]
                         net (fo=1, routed)           0.002    41.547    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    43.065 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10/P[19]
                         net (fo=1, routed)           0.968    44.032    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_n_86
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.688 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.688    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.022 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_23/O[1]
                         net (fo=10, routed)          0.817    45.840    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_1[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.303    46.143 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59/O
                         net (fo=1, routed)           0.000    46.143    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.773 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.773    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.930 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_19/CO[1]
                         net (fo=78, routed)          0.831    47.761    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_29_0[0]
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.332    48.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_10/O
                         net (fo=1, routed)           0.554    48.647    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__1[10]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_A[10]_P[19])
                                                      3.841    52.488 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0/P[19]
                         net (fo=1, routed)           0.952    53.440    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0_n_86
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    54.096 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.096    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.210 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.210    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.324    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.438 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.438    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.751 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_1/O[3]
                         net (fo=10, routed)          0.973    55.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_270_out[21]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.453    58.177 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0/PCOUT[47]
                         net (fo=1, routed)           0.002    58.179    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    59.697 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__1/P[38]
                         net (fo=3, routed)           0.755    60.452    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/DIA1
    SLICE_X14Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.581    38.436    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/WCLK
    SLICE_X14Y49         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA_D1/CLK
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.160    38.844    
    SLICE_X14Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    38.586    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                         -60.452    
  -------------------------------------------------------------------
                         slack                                -21.867    

Slack (VIOLATED) :        -21.809ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.363ns  (logic 37.148ns (60.538%)  route 24.215ns (39.462%))
  Logic Levels:           52  (CARRY4=30 DSP48E1=8 LUT2=7 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.732    -0.960    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X25Y22         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDSE (Prop_fdse_C_Q)         0.456    -0.504 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/Q
                         net (fo=5, routed)           0.851     0.347    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/empty_tmp_d1_repN_1_alias
    SLICE_X24Y21         LUT5 (Prop_lut5_I2_O)        0.124     0.471 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_1/O
                         net (fo=88, routed)          1.072     1.542    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_din[41]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.841     5.383 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1/P[6]
                         net (fo=2, routed)           1.178     6.562    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1_n_99
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.149     6.711 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129/O
                         net (fo=2, routed)           0.817     7.528    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129_n_0
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.860 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133/O
                         net (fo=1, routed)           0.000     7.860    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.392 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.506    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.620    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.743    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.170 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_37/O[3]
                         net (fo=1, routed)           0.586     9.756    u_mwfil_chiftop_n_141
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    10.595 r  plasma_nn_wrapper_fixpt_tmp_04_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.595    plasma_nn_wrapper_fixpt_tmp_04_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.918 f  plasma_nn_wrapper_fixpt_tmp_04_i_22/O[1]
                         net (fo=7, routed)           0.733    11.651    plasma_nn_wrapper_fixpt_tmp_04_i_22_n_6
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.306    11.957 r  plasma_nn_wrapper_fixpt_tmp_04_i_69/O
                         net (fo=1, routed)           0.000    11.957    plasma_nn_wrapper_fixpt_tmp_04_i_69_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.507 r  plasma_nn_wrapper_fixpt_tmp_04_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.507    plasma_nn_wrapper_fixpt_tmp_04_i_28_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.664 r  plasma_nn_wrapper_fixpt_tmp_04_i_21/CO[1]
                         net (fo=111, routed)         0.668    13.332    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__3_1[0]
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.329    13.661 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6/O
                         net (fo=5, routed)           1.284    14.945    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841    18.786 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2/P[17]
                         net (fo=2, routed)           0.765    19.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_n_88
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124    19.675 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341/O
                         net (fo=1, routed)           0.000    19.675    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.099 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255/O[1]
                         net (fo=2, routed)           0.949    21.048    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255_n_6
    SLICE_X17Y22         LUT3 (Prop_lut3_I1_O)        0.333    21.381 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207/O
                         net (fo=2, routed)           0.688    22.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207_n_0
    SLICE_X17Y22         LUT4 (Prop_lut4_I3_O)        0.327    22.396 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211/O
                         net (fo=1, routed)           0.000    22.396    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.797    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.911 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.911    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.134 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115/O[0]
                         net (fo=2, routed)           2.283    25.417    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115_n_7
    SLICE_X91Y24         LUT3 (Prop_lut3_I0_O)        0.293    25.710 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74/O
                         net (fo=2, routed)           0.666    26.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74_n_0
    SLICE_X91Y24         LUT4 (Prop_lut4_I3_O)        0.326    26.702 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78/O
                         net (fo=1, routed)           0.000    26.702    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35/CO[3]
                         net (fo=1, routed)           0.009    27.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.500 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31/O[2]
                         net (fo=1, routed)           0.769    28.269    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31_n_5
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    28.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.262 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21/O[3]
                         net (fo=6, routed)           0.852    30.114    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21_n_4
    SLICE_X89Y28         LUT2 (Prop_lut2_I0_O)        0.307    30.421 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104/O
                         net (fo=1, routed)           0.000    30.421    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.971 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25/CO[1]
                         net (fo=32, routed)          0.636    31.764    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25_n_2
    SLICE_X84Y30         LUT2 (Prop_lut2_I0_O)        0.329    32.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9/O
                         net (fo=5, routed)           1.895    33.988    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[11]_P[15])
                                                      3.841    37.829 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2/P[15]
                         net (fo=1, routed)           1.700    39.529    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2_n_90
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    41.545 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9/PCOUT[47]
                         net (fo=1, routed)           0.002    41.547    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    43.065 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10/P[19]
                         net (fo=1, routed)           0.968    44.032    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_n_86
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.688 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.688    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.022 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_23/O[1]
                         net (fo=10, routed)          0.817    45.840    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_1[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.303    46.143 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59/O
                         net (fo=1, routed)           0.000    46.143    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.773 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.773    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.930 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_19/CO[1]
                         net (fo=78, routed)          0.831    47.761    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_29_0[0]
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.332    48.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_10/O
                         net (fo=1, routed)           0.554    48.647    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__1[10]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_A[10]_P[19])
                                                      3.841    52.488 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0/P[19]
                         net (fo=1, routed)           0.952    53.440    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0_n_86
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    54.096 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.096    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.210 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.210    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.324    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.438 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.438    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.751 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_1/O[3]
                         net (fo=10, routed)          0.973    55.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_270_out[21]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.453    58.177 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0/PCOUT[47]
                         net (fo=1, routed)           0.002    58.179    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    59.697 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__1/P[38]
                         net (fo=3, routed)           0.706    60.403    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/DIC1
    SLICE_X14Y48         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.581    38.436    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/WCLK
    SLICE_X14Y48         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.160    38.844    
    SLICE_X14Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    38.595    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                         -60.403    
  -------------------------------------------------------------------
                         slack                                -21.809    

Slack (VIOLATED) :        -21.791ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.346ns  (logic 37.148ns (60.555%)  route 24.198ns (39.445%))
  Logic Levels:           52  (CARRY4=30 DSP48E1=8 LUT2=7 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.732    -0.960    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X25Y22         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDSE (Prop_fdse_C_Q)         0.456    -0.504 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/Q
                         net (fo=5, routed)           0.851     0.347    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/empty_tmp_d1_repN_1_alias
    SLICE_X24Y21         LUT5 (Prop_lut5_I2_O)        0.124     0.471 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_1/O
                         net (fo=88, routed)          1.072     1.542    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_din[41]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.841     5.383 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1/P[6]
                         net (fo=2, routed)           1.178     6.562    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1_n_99
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.149     6.711 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129/O
                         net (fo=2, routed)           0.817     7.528    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129_n_0
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.860 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133/O
                         net (fo=1, routed)           0.000     7.860    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.392 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.506    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.620    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.743    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.170 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_37/O[3]
                         net (fo=1, routed)           0.586     9.756    u_mwfil_chiftop_n_141
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    10.595 r  plasma_nn_wrapper_fixpt_tmp_04_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.595    plasma_nn_wrapper_fixpt_tmp_04_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.918 f  plasma_nn_wrapper_fixpt_tmp_04_i_22/O[1]
                         net (fo=7, routed)           0.733    11.651    plasma_nn_wrapper_fixpt_tmp_04_i_22_n_6
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.306    11.957 r  plasma_nn_wrapper_fixpt_tmp_04_i_69/O
                         net (fo=1, routed)           0.000    11.957    plasma_nn_wrapper_fixpt_tmp_04_i_69_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.507 r  plasma_nn_wrapper_fixpt_tmp_04_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.507    plasma_nn_wrapper_fixpt_tmp_04_i_28_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.664 r  plasma_nn_wrapper_fixpt_tmp_04_i_21/CO[1]
                         net (fo=111, routed)         0.668    13.332    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__3_1[0]
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.329    13.661 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6/O
                         net (fo=5, routed)           1.284    14.945    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841    18.786 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2/P[17]
                         net (fo=2, routed)           0.765    19.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_n_88
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124    19.675 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341/O
                         net (fo=1, routed)           0.000    19.675    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.099 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255/O[1]
                         net (fo=2, routed)           0.949    21.048    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255_n_6
    SLICE_X17Y22         LUT3 (Prop_lut3_I1_O)        0.333    21.381 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207/O
                         net (fo=2, routed)           0.688    22.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207_n_0
    SLICE_X17Y22         LUT4 (Prop_lut4_I3_O)        0.327    22.396 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211/O
                         net (fo=1, routed)           0.000    22.396    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.797    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.911 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.911    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.134 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115/O[0]
                         net (fo=2, routed)           2.283    25.417    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115_n_7
    SLICE_X91Y24         LUT3 (Prop_lut3_I0_O)        0.293    25.710 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74/O
                         net (fo=2, routed)           0.666    26.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74_n_0
    SLICE_X91Y24         LUT4 (Prop_lut4_I3_O)        0.326    26.702 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78/O
                         net (fo=1, routed)           0.000    26.702    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35/CO[3]
                         net (fo=1, routed)           0.009    27.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.500 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31/O[2]
                         net (fo=1, routed)           0.769    28.269    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31_n_5
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    28.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.262 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21/O[3]
                         net (fo=6, routed)           0.852    30.114    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21_n_4
    SLICE_X89Y28         LUT2 (Prop_lut2_I0_O)        0.307    30.421 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104/O
                         net (fo=1, routed)           0.000    30.421    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.971 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25/CO[1]
                         net (fo=32, routed)          0.636    31.764    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25_n_2
    SLICE_X84Y30         LUT2 (Prop_lut2_I0_O)        0.329    32.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9/O
                         net (fo=5, routed)           1.895    33.988    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[11]_P[15])
                                                      3.841    37.829 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2/P[15]
                         net (fo=1, routed)           1.700    39.529    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2_n_90
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    41.545 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9/PCOUT[47]
                         net (fo=1, routed)           0.002    41.547    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    43.065 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10/P[19]
                         net (fo=1, routed)           0.968    44.032    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_n_86
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.688 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.688    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.022 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_23/O[1]
                         net (fo=10, routed)          0.817    45.840    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_1[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.303    46.143 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59/O
                         net (fo=1, routed)           0.000    46.143    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.773 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.773    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.930 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_19/CO[1]
                         net (fo=78, routed)          0.831    47.761    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_29_0[0]
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.332    48.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_10/O
                         net (fo=1, routed)           0.554    48.647    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__1[10]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_A[10]_P[19])
                                                      3.841    52.488 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0/P[19]
                         net (fo=1, routed)           0.952    53.440    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0_n_86
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    54.096 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.096    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.210 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.210    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.324    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.438 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.438    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.751 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_1/O[3]
                         net (fo=10, routed)          0.973    55.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_270_out[21]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.453    58.177 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0/PCOUT[47]
                         net (fo=1, routed)           0.002    58.179    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    59.697 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__1/P[32]
                         net (fo=1, routed)           0.688    60.385    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/DIC1
    SLICE_X14Y47         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.581    38.436    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X14Y47         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.160    38.844    
    SLICE_X14Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    38.595    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                         -60.385    
  -------------------------------------------------------------------
                         slack                                -21.791    

Slack (VIOLATED) :        -21.787ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.332ns  (logic 37.148ns (60.569%)  route 24.184ns (39.431%))
  Logic Levels:           52  (CARRY4=30 DSP48E1=8 LUT2=7 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.732    -0.960    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X25Y22         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDSE (Prop_fdse_C_Q)         0.456    -0.504 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/Q
                         net (fo=5, routed)           0.851     0.347    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/empty_tmp_d1_repN_1_alias
    SLICE_X24Y21         LUT5 (Prop_lut5_I2_O)        0.124     0.471 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_1/O
                         net (fo=88, routed)          1.072     1.542    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/dut_din[41]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[29]_P[6])
                                                      3.841     5.383 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1/P[6]
                         net (fo=2, routed)           1.178     6.562    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__1_n_99
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.149     6.711 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129/O
                         net (fo=2, routed)           0.817     7.528    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_129_n_0
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.860 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133/O
                         net (fo=1, routed)           0.000     7.860    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_133_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.392 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.392    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_104_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.506    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_53_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.620    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_27_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.734 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26/CO[3]
                         net (fo=1, routed)           0.009     8.743    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.857    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_38_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.170 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_37/O[3]
                         net (fo=1, routed)           0.586     9.756    u_mwfil_chiftop_n_141
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    10.595 r  plasma_nn_wrapper_fixpt_tmp_04_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.595    plasma_nn_wrapper_fixpt_tmp_04_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.918 f  plasma_nn_wrapper_fixpt_tmp_04_i_22/O[1]
                         net (fo=7, routed)           0.733    11.651    plasma_nn_wrapper_fixpt_tmp_04_i_22_n_6
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.306    11.957 r  plasma_nn_wrapper_fixpt_tmp_04_i_69/O
                         net (fo=1, routed)           0.000    11.957    plasma_nn_wrapper_fixpt_tmp_04_i_69_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.507 r  plasma_nn_wrapper_fixpt_tmp_04_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.507    plasma_nn_wrapper_fixpt_tmp_04_i_28_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.664 r  plasma_nn_wrapper_fixpt_tmp_04_i_21/CO[1]
                         net (fo=111, routed)         0.668    13.332    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__3_1[0]
    SLICE_X25Y25         LUT2 (Prop_lut2_I0_O)        0.329    13.661 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6/O
                         net (fo=5, routed)           1.284    14.945    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_6_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841    18.786 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2/P[17]
                         net (fo=2, routed)           0.765    19.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_n_88
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.124    19.675 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341/O
                         net (fo=1, routed)           0.000    19.675    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_341_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.099 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255/O[1]
                         net (fo=2, routed)           0.949    21.048    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_255_n_6
    SLICE_X17Y22         LUT3 (Prop_lut3_I1_O)        0.333    21.381 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207/O
                         net (fo=2, routed)           0.688    22.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_207_n_0
    SLICE_X17Y22         LUT4 (Prop_lut4_I3_O)        0.327    22.396 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211/O
                         net (fo=1, routed)           0.000    22.396    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_211_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.797    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_119_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.911 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117/CO[3]
                         net (fo=1, routed)           0.000    22.911    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_117_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.134 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115/O[0]
                         net (fo=2, routed)           2.283    25.417    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_115_n_7
    SLICE_X91Y24         LUT3 (Prop_lut3_I0_O)        0.293    25.710 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74/O
                         net (fo=2, routed)           0.666    26.376    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_74_n_0
    SLICE_X91Y24         LUT4 (Prop_lut4_I3_O)        0.326    26.702 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78/O
                         net (fo=1, routed)           0.000    26.702    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_78_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35/CO[3]
                         net (fo=1, routed)           0.009    27.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_35_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.500 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31/O[2]
                         net (fo=1, routed)           0.769    28.269    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_31_n_5
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    28.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_22_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.262 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21/O[3]
                         net (fo=6, routed)           0.852    30.114    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_21_n_4
    SLICE_X89Y28         LUT2 (Prop_lut2_I0_O)        0.307    30.421 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104/O
                         net (fo=1, routed)           0.000    30.421    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_104_n_0
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.971 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_43_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.128 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25/CO[1]
                         net (fo=32, routed)          0.636    31.764    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_25_n_2
    SLICE_X84Y30         LUT2 (Prop_lut2_I0_O)        0.329    32.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9/O
                         net (fo=5, routed)           1.895    33.988    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14_i_9_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[11]_P[15])
                                                      3.841    37.829 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2/P[15]
                         net (fo=1, routed)           1.700    39.529    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_14__2_n_90
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    41.545 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9/PCOUT[47]
                         net (fo=1, routed)           0.002    41.547    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__9_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    43.065 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10/P[19]
                         net (fo=1, routed)           0.968    44.032    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_n_86
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.688 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.688    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_24_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.022 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_23/O[1]
                         net (fo=10, routed)          0.817    45.840    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__10_1[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.303    46.143 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59/O
                         net (fo=1, routed)           0.000    46.143    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.656 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.656    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_40_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.773 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.773    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_25_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.930 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_19/CO[1]
                         net (fo=78, routed)          0.831    47.761    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_29_0[0]
    SLICE_X23Y49         LUT2 (Prop_lut2_I0_O)        0.332    48.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_17__0_i_10/O
                         net (fo=1, routed)           0.554    48.647    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__1[10]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_A[10]_P[19])
                                                      3.841    52.488 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0/P[19]
                         net (fo=1, routed)           0.952    53.440    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_27__0_n_86
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    54.096 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.096    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_5_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.210 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.210    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_4_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.324    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_3_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.438 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.438    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_2_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    54.751 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_i_1/O[3]
                         net (fo=10, routed)          0.973    55.724    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_270_out[21]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.453    58.177 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0/PCOUT[47]
                         net (fo=1, routed)           0.002    58.179    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    59.697 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__1/P[22]
                         net (fo=1, routed)           0.674    60.372    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/DIA1
    SLICE_X14Y46         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         1.580    38.435    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/WCLK
    SLICE_X14Y46         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.567    39.003    
                         clock uncertainty           -0.160    38.843    
    SLICE_X14Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    38.585    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                         -60.372    
  -------------------------------------------------------------------
                         slack                                -21.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.247ns (58.497%)  route 0.175ns (41.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.552    -0.656    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X46Y65         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.508 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.175    -0.332    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[4]
    SLICE_X50Y65         LUT2 (Prop_lut2_I1_O)        0.099    -0.233 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.233    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X50Y65         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.814    -0.901    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X50Y65         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.503    -0.398    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.120    -0.278    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.804%)  route 0.233ns (61.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.548    -0.660    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X50Y65         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.512 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.233    -0.278    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X46Y65         SRL16E                                       r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.818    -0.897    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X46Y65         SRL16E                                       r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.503    -0.394    
    SLICE_X46Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.332    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.951%)  route 0.221ns (61.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.549    -0.659    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X39Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=77, routed)          0.221    -0.297    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/ADDRD2
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.813    -0.902    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.257    -0.646    
    SLICE_X38Y25         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.392    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.951%)  route 0.221ns (61.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.549    -0.659    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X39Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=77, routed)          0.221    -0.297    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/ADDRD2
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.813    -0.902    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.257    -0.646    
    SLICE_X38Y25         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.392    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.951%)  route 0.221ns (61.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.549    -0.659    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X39Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=77, routed)          0.221    -0.297    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/ADDRD2
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.813    -0.902    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.257    -0.646    
    SLICE_X38Y25         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.392    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.951%)  route 0.221ns (61.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.549    -0.659    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X39Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=77, routed)          0.221    -0.297    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/ADDRD2
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.813    -0.902    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.257    -0.646    
    SLICE_X38Y25         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.392    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.951%)  route 0.221ns (61.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.549    -0.659    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X39Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=77, routed)          0.221    -0.297    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/ADDRD2
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.813    -0.902    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.257    -0.646    
    SLICE_X38Y25         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.392    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.951%)  route 0.221ns (61.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.549    -0.659    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X39Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=77, routed)          0.221    -0.297    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/ADDRD2
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.813    -0.902    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X38Y25         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.257    -0.646    
    SLICE_X38Y25         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.392    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.951%)  route 0.221ns (61.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.549    -0.659    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X39Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=77, routed)          0.221    -0.297    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/ADDRD2
    SLICE_X38Y25         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.813    -0.902    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X38Y25         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD/CLK
                         clock pessimism              0.257    -0.646    
    SLICE_X38Y25         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.392    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.951%)  route 0.221ns (61.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.549    -0.659    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X39Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[2]/Q
                         net (fo=77, routed)          0.221    -0.297    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/ADDRD2
    SLICE_X38Y25         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=771, routed)         0.813    -0.902    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X38Y25         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism              0.257    -0.646    
    SLICE_X38Y25         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.392    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y15     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y28     u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y15     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X40Y26     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y26     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/full_tmp_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y26     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y25     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_addr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y18     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_36_41/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y18     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_36_41/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y18     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_36_41/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y18     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_36_41/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y18     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_36_41/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y18     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y18     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_36_41/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y18     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_36_41/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y16     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_42_47/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y16     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y25     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y25     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y25     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y25     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y25     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y25     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y25     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y25     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X26Y22     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_48_53/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X26Y22     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_48_53/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



