# 3-bit Synchronous up counter with buffered reset_google-iitb-esim-mixed-signal-HACKATHON
This repository contains information about a 3 bit up counnter with synchronus buffered reset implemented on esim using SKY130 PDK.
# Table of Contents
1) [Abstract](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#abstract-) <br />
2) [Synopsys Custom Compiler Tool](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#synopsys-custom-compiler-tool)
3) [Refrence Circuit Details & Circuit Diagram](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#refrence-circuit-details--circuit-diagram-) <br /> 
4) [Refrence Circuit Waveform](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#refrence-circuit-waveform-) <br />
5) [Schematic](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#schematic-) <br />
6) [Netlist](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#netlist-) <br />
7) [Actual Simulation Stimuli](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#actual-simulation-stimuli-) <br />
8) [Simulated actual waveforms](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#simulated-actual-waveforms-) <br />
9) [Observations](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#observations-) <br />
10) [Author](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#author-) <br />
11) [Acknowledgements](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#acknowledgements-) <br />
12) [References](https://github.com/Shubhang1234/TwoStage-OTA/edit/main/README.md#references-) <br />
## Abstract <br />
Counters are digital circuits widely used in various applications like counting, frequency divisions, memory increment in the registers, etc. In this abstract, the design of a 3-bit up counter with synchronus reset is described where the reset is buffered using a CMOS inverter buffer for better performance.
## eSim and SKY130 PDK
eSim (previously known as Oscad / FreeEDA) is a free/libre and open source EDA tool (https://esim.fossee.in/home) for circuit design, simulation, analysis and PCB design. It is an integrated tool built using free/libre and open source software such as KiCad, Ngspice, Verilator, Makerchip, GHDL and OpenModelica. eSim is released under GPL. <br />
The SKY130 (https://skywater-pdk.readthedocs.io/en/main/) is a mature 180nm-130nm hybrid technology originally developed internally by Cypress Semiconductor before being spun out into SkyWater Technology and made accessible to general industry. SkyWater and Google’s collaboration is now making this technology accessible to everyone!
<br />
## Circuit Details <br />
The schematic circuit is shown in Fig1. <br />
The reset signal is fed to the counter using back to back CMOS inverter based buffer made on sky 130nm technology. The counter is made on Verilog and verified using makerchip IDE and is a fully synthesizable block. <br /> To interface the analog and digital signals the dac and adc bridges from esim hybrid are used (The default ouput values of dac are set to be 2V for high and 0V for low despite supply being 3V to differntiate and make the understanding of output easier). 
 <br />
## Circuit Schematic <br />
![ckt](https://user-images.githubusercontent.com/56774313/194709382-8ef1ee63-ad68-4ced-9988-0dc1d0f8e2e1.png)
<br />
Fig 1: Circuit Schematic
## Simulated Waveforms <br />
 <br />

Fig 2: Achieved waveforms (displaying clk,rst,a,b,c)
## Netlist <br />
```
*Custom Compiler Version S-2021.09
*Mon Feb 28 04:59:50 2022

.global gnd!
********************************************************************************
* Library          : wk_shubhang_ota
* Cell             : OTA_netlist
* View             : schematic
* View Search List : hspice hspiceD cmos.sch cmos_sch schematic veriloga
* View Stop List   : hspice hspiceD veriloga
********************************************************************************
.subckt ota_netlist vin+ vin- vout
xm24 net5 net5 gnd! gnd! n105 w=3.5u l=500n nf=1 m=1
xm26 net3 net5 gnd! gnd! n105 w=3.5u l=500n nf=1 m=1
xm27 vout net3 gnd! gnd! n105 w=52.5u l=500n nf=15 m=1
xm30 net2 net2 net1 net1 p105 w=12u l=500n nf=4 m=1
xm29 net4 net2 net1 net1 p105 w=12u l=500n nf=4 m=1
xm28 vout net2 net1 net1 p105 w=77u l=500n nf=22 m=1
xm23 net3 vin+ net4 net4 p105 w=12u l=500n nf=4 m=1
xm25 net5 vin- net4 net4 p105 w=12u l=500n nf=4 m=1
i27 net2 gnd! dc=2u
c24 vout gnd! c=1p
c23 net3 vout c=1p
v24 net1 gnd! dc=1
.ends ota_netlist
 
``` 
## Actual Simulation Stimuli <br />
Input common mode voltage-->0.3 V <br />
Fig 4: Small signal AC fluctuation-->vin+(L) & vin-(R) <br />![MergedImages](https://user-images.githubusercontent.com/56774313/155460689-fc33f329-06f1-4d11-811d-5864c1810580.png) <br />
## Simulated actual waveforms <br />
![BODEPLOT](https://user-images.githubusercontent.com/56774313/155464974-f0aa7c86-77f1-41d7-88f1-8ec2c4e6faee.png)
Fig 5: Actual Obtained Bode Gain & Phase Plot of the design <br />
Obtained BODE PLOT indicates a DC Gain of ~53dB and Phase Margin of ~63.5° <br />
*Side note-->By proper miller compensation this ampifier is best suited for audio signal amplification purposes.
## Observations <br />
A breif contrast between targeted and actual specifications is mentioned below:
| Specifications        | Targeted       | Actual     | Result  |
| --------------------- |:--------------:| -------:   | :------:|      
| DC Gain               | ~50dB          |   53.5 dB  | PASS    |  
| GBW                   | >100kHz        |   4.11 MHz | PASS    |  
| Supply Voltage        | ~1V            |   1V       | PASS    |  
| Power Consumption     | <100µW         |   17.37 µW | PASS    |  
| Phase Margin          | ~60°           |   63.5°    | PASS    |  
| Slew rate             | >0.1 V/μs      |   ~2 V/μs  | PASS    |  
| Area (approx)         | <100μm2        |   ~92μm2   | PASS    |  
## Author <br />
Shubhang Srivastava <br />
Student <br />
Dept of Electrical engineering <br />
Indian Institute of Technology Jammu <br />
## Acknowledgements <br />
I would like to give my sincere thanks to undermentioned Organization/Persons for their invaluable guidance and software support which enabled me to participate and learn a lot from this Hackathon:
1) [Synopsys Team](https://www.synopsys.com)
2) Kunal Ghosh, Co-founder, [VSD Corp. Pvt. Ltd.](https://www.vlsisystemdesign.com)
3) Chinmay Panda, [IIT Hyderabad](https://iith.ac.in)
4) Sumanto Kar, [IIT Bombay](https://www.iitb.ac.in)
5) Sameer Durgoji, [NIT Karnataka](https://www.nitk.ac.in)
## References <br />
[1] Z. Yan, C. Zhang and M. Wang, "Low-Voltage Bandgap Reference 
Circuit in 28nm CMOS," 2018 IEEE Asia Pacific Conference on 
Circuits and Systems (APCCAS), 2018, pp. 14-17, doi: 
10.1109/APCCAS.2018.8605676.J. Clerk Maxwell, A Treatise on 
Electricity and Magnetism, 3rd ed., vol. 2. Oxford: Clarendon, 1892, 
pp.68–73.<br />
[2] M. H. Hamzah, A. B. Jambek and U. Hashim, "Design and analysis of 
a two-stage CMOS op-amp using Silterra's 0.13 μm technology," 
2014 IEEE Symposium on Computer Applications and Industrial 
Electronics (ISCAIE), 2014, pp. 55-59, doi: 
10.1109/ISCAIE.2014.7010209. <br />
[3] R. Nagulapalli, K. Hayatleh, S. Barker, B. N. K. Reddy and B. 
Seetharamulu, "A Low Power Miller Compensation Technique for 
Two Stage Op-amp in 65nm CMOS Technology," 2019 10th 
International Conference on Computing, Communication and 
Networking Technologies (ICCCNT), 2019, pp. 1-5, doi: 
10.1109/ICCCNT45670.2019.8944553. <br />
[4] M. P. Sarma, N. Kalita and N. E. Mastorakis, "Design of an low 
power miller compensated two stage OP-AMP using 45 nm 
technology for high data rate communication," 2017 4th International 
Conference on Signal Processing and Integrated Networks (SPIN), 
2017, pp. 463-467, doi: 10.1109/SPIN.2017.8049994. <br />
[5] E. Kargaran, H. Khosrowjerdi and K. Ghaffarzadegan, "A 1.5 v High 
Swing Ultra-Low-Power Two Stage CMOS OP-AMP in 0.18 µm 
Technology," 2010 2nd International Conference on Mechanical and 
Electronics Engineering, 2010, pp. V1-68-V1-71, doi: 
10.1109/ICMEE.2010.5558594. <br />
[6] A. Boni, "Op-amps and startup circuits for CMOS bandgap references 
with near 1-V supply," in IEEE Journal of Solid-State Circuits, vol. 
37, no. 10, pp. 1339-1343, Oct. 2002, doi: 
10.1109/JSSC.2002.803055. <br />
