---
schema-version: v1.2.1
id: IEC62228-5-2021
title:
- content: 'Integrated circuits - EMC evaluation of transceivers - Part 5: Ethernet
    transceivers'
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: main
- content: 'Circuits intégrés - Evaluation de la CEM des émetteurs-récepteurs - Partie
    5: Emetteurs-récepteurs Ethernet'
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: main
link:
- content: https://webstore.iec.ch/publication/62509
  type: src
- content: https://webstore.iec.ch/preview/info_iec62228-5{ed1.0}en.pdf
  type: obp
- content: https://webstore.iec.ch/preview/info_iec62228-5{ed1.0}b.pdf
  type: obp
type: standard
docid:
- id: IEC 62228-5:2021
  type: IEC
  primary: true
- id: 'urn:iec:std:iec:62228-5:2021-04:::'
  type: URN
date:
- type: published
  value: '2021-04-26'
- type: stable-until
  value: '2026-12-31'
contributor:
- organization:
    name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  role:
  - type: publisher
edition:
  content: '1'
revdate: '2021-04-26'
language:
- en
- fr
script:
- Latn
abstract:
- content: "IEC 62228-5:2021 specifies test and measurement methods for EMC evaluation
    of Ethernet transceiver ICs under network condition. It defines test configurations,
    test conditions, test signals, failure criteria, test procedures, test setups
    and test boards. It is applicable for transceiver of the Ethernet systems\r\n
    \r\n\t 100BASE-T1 according to ISO/IEC/IEEE 8802-3/AMD1; \r\n\t 100BASE-TX according
    to ISO/IEC/IEEE 8802-3; \r\n\t 1000BASE-T1 according to ISO/IEC/IEEE 8802-3/AMD4
    \r\n \r\nand covers\r\n\r\n \r\n\t the emission of RF disturbances; \r\n\t the
    immunity against RF disturbances; \r\n\t the immunity against impulses; \r\n\t
    the immunity against electrostatic discharges (ESD)."
  language:
  - en
  script:
  - Latn
  format: text/html
- content: "L’IEC 62228-5:2021 spécifie les méthodes d’essai et de mesure pour l’évaluation
    de la compatibilité électromagnétique (CEM) des circuits intégrés (CI) émetteurs‑récepteurs
    Ethernet placés en réseau. Elle définit les configurations d’essai, les conditions
    d’essai, les signaux d’essai, les critères de défaillance, les procédures d’essai,
    les montages d’essai et les cartes d’essai. Elle s’applique à l’émetteur-récepteur
    des systèmes Ethernet:\r\n \r\n\t 100BASE-T1 conformément à l’ISO/IEC/IEEE 8802-3/AMD1;
    \r\n\t 100BASE-TX conformément à l’ISO/IEC/IEEE 8802-3; \r\n\t 1000BASE-T1 conformément
    à l’ISO/IEC/IEEE 8802-3/AMD4. \r\n \r\net couvre:\r\n\r\n \r\n\t l’émission de
    perturbations radioélectriques; \r\n\t l’immunité aux perturbations radioélectriques;
    \r\n\t l’immunité aux impulsions; \r\n\t l’immunité aux décharges électrostatiques
    (DES)."
  language:
  - fr
  script:
  - Latn
  format: text/html
docstatus:
  stage:
    value: PUBLISHED
copyright:
- owner:
  - name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  from: '2021'
place:
- Geneva
doctype: international-standard
editorialgroup:
  technical_committee:
  - name: TC 47/SC 47A
    number: 47
    type: technicalCommittee
ics:
- code: '31.200'
  text: Integrated circuits. Microelectronics
structuredidentifier:
  project_number: '62228'
  part: '5'
  type: IEC
ext:
  schema-version: v1.0.0
price_code: iec:M
