static void __init tegra_init_early(void)\r\n{\r\nof_register_trusted_foundations();\r\ntegra_cpu_reset_handler_init();\r\ntegra_flowctrl_init();\r\n}\r\nstatic void __init tegra_dt_init_irq(void)\r\n{\r\ntegra_init_irq();\r\nirqchip_init();\r\ntegra_legacy_irq_syscore_init();\r\n}\r\nstatic void __init tegra_dt_init(void)\r\n{\r\nstruct soc_device_attribute *soc_dev_attr;\r\nstruct soc_device *soc_dev;\r\nstruct device *parent = NULL;\r\ntegra_clocks_apply_init_table();\r\nsoc_dev_attr = kzalloc(sizeof(*soc_dev_attr), GFP_KERNEL);\r\nif (!soc_dev_attr)\r\ngoto out;\r\nsoc_dev_attr->family = kasprintf(GFP_KERNEL, "Tegra");\r\nsoc_dev_attr->revision = kasprintf(GFP_KERNEL, "%d",\r\ntegra_sku_info.revision);\r\nsoc_dev_attr->soc_id = kasprintf(GFP_KERNEL, "%u", tegra_get_chip_id());\r\nsoc_dev = soc_device_register(soc_dev_attr);\r\nif (IS_ERR(soc_dev)) {\r\nkfree(soc_dev_attr->family);\r\nkfree(soc_dev_attr->revision);\r\nkfree(soc_dev_attr->soc_id);\r\nkfree(soc_dev_attr);\r\ngoto out;\r\n}\r\nparent = soc_device_to_device(soc_dev);\r\nout:\r\nof_platform_populate(NULL, of_default_bus_match_table, NULL, parent);\r\n}\r\nstatic void __init paz00_init(void)\r\n{\r\nif (IS_ENABLED(CONFIG_ARCH_TEGRA_2x_SOC))\r\ntegra_paz00_wifikill_init();\r\n}\r\nstatic void __init tegra_dt_init_late(void)\r\n{\r\nint i;\r\ntegra_init_suspend();\r\ntegra_cpuidle_init();\r\nfor (i = 0; i < ARRAY_SIZE(board_init_funcs); i++) {\r\nif (of_machine_is_compatible(board_init_funcs[i].machine)) {\r\nboard_init_funcs[i].init();\r\nbreak;\r\n}\r\n}\r\n}
