--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml GameTop.twx GameTop.ncd -o GameTop.twr GameTop.pcf -ucf
vga_controller.ucf

Design file:              GameTop.ncd
Physical constraint file: GameTop.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
keyclk      |    1.945(R)|      SLOW  |   -1.215(R)|      FAST  |clk_BUFGP         |   0.000|
keyinput    |    1.280(R)|      SLOW  |   -0.770(R)|      FAST  |clk_BUFGP         |   0.000|
rst         |    3.672(R)|      SLOW  |   -1.963(R)|      FAST  |clk_BUFGP         |   0.000|
switch<7>   |    2.257(R)|      SLOW  |   -1.325(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
b<0>        |         8.798(R)|      SLOW  |         4.678(R)|      FAST  |clk_BUFGP         |   0.000|
b<1>        |         8.798(R)|      SLOW  |         4.678(R)|      FAST  |clk_BUFGP         |   0.000|
g<0>        |         8.533(R)|      SLOW  |         4.532(R)|      FAST  |clk_BUFGP         |   0.000|
g<1>        |         8.590(R)|      SLOW  |         4.615(R)|      FAST  |clk_BUFGP         |   0.000|
g<2>        |         8.567(R)|      SLOW  |         4.571(R)|      FAST  |clk_BUFGP         |   0.000|
hs          |         8.720(R)|      SLOW  |         4.687(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |        10.305(R)|      SLOW  |         4.581(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         9.773(R)|      SLOW  |         4.185(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         9.696(R)|      SLOW  |         4.529(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         9.594(R)|      SLOW  |         4.449(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         9.572(R)|      SLOW  |         4.181(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         8.905(R)|      SLOW  |         3.816(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         9.151(R)|      SLOW  |         4.297(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         8.872(R)|      SLOW  |         4.405(R)|      FAST  |clk_BUFGP         |   0.000|
r<0>        |         8.357(R)|      SLOW  |         4.428(R)|      FAST  |clk_BUFGP         |   0.000|
r<1>        |         8.606(R)|      SLOW  |         4.588(R)|      FAST  |clk_BUFGP         |   0.000|
r<2>        |         8.107(R)|      SLOW  |         4.257(R)|      FAST  |clk_BUFGP         |   0.000|
vs          |         8.385(R)|      SLOW  |         4.482(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.620|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 26 18:51:52 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 272 MB



