{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607039356250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607039356257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 15:49:16 2020 " "Processing started: Thu Dec 03 15:49:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607039356257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039356257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039356257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607039356865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607039356865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Alarm_Clock_EE271.v(86) " "Verilog HDL information at Alarm_Clock_EE271.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607039364810 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Alarm_Clock_EE271.v(279) " "Verilog HDL information at Alarm_Clock_EE271.v(279): always construct contains both blocking and non-blocking assignments" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 279 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607039364810 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Alarm_Clock_EE271.v(329) " "Verilog HDL information at Alarm_Clock_EE271.v(329): always construct contains both blocking and non-blocking assignments" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 329 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607039364810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock_ee271.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clock_ee271.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm_Clock_EE271 " "Found entity 1: Alarm_Clock_EE271" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607039364815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alarm_Clock_EE271 " "Elaborating entity \"Alarm_Clock_EE271\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607039364863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 8 Alarm_Clock_EE271.v(73) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(73): truncated value with size 25 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 8 Alarm_Clock_EE271.v(99) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(99): truncated value with size 25 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(124) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(124): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(129) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(129): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(134) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(134): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(148) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(148): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(153) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(153): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(159) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(159): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(176) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(176): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(181) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(181): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(186) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(186): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Alarm_Clock_EE271.v(193) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(193): truncated value with size 32 to match size of target (26)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(217) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(217): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(225) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(225): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(236) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(236): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(245) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(245): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(257) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(257): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(266) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(266): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hours Alarm_Clock_EE271.v(343) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(343): variable \"hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes Alarm_Clock_EE271.v(344) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(344): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seconds Alarm_Clock_EE271.v(345) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(345): variable \"seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(347) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(347): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 347 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(348) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(348): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hours Alarm_Clock_EE271.v(356) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(356): variable \"alarm_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minutes Alarm_Clock_EE271.v(357) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(357): variable \"alarm_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(360) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(360): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 360 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(361) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(361): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer_hours Alarm_Clock_EE271.v(369) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(369): variable \"timer_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer_minutes Alarm_Clock_EE271.v(370) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(370): variable \"timer_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 370 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364879 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer_seconds Alarm_Clock_EE271.v(371) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(371): variable \"timer_seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364880 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(373) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(373): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 373 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364880 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(374) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(374): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364880 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopwatch_hours Alarm_Clock_EE271.v(382) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(382): variable \"stopwatch_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 382 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364880 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopwatch_seconds Alarm_Clock_EE271.v(383) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(383): variable \"stopwatch_seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364880 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopwatch_minutes Alarm_Clock_EE271.v(384) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(384): variable \"stopwatch_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 384 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364880 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(386) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(386): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 386 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364880 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(387) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(387): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 387 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607039364880 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alarm_Clock_EE271.v(399) " "Verilog HDL Case Statement warning at Alarm_Clock_EE271.v(399): incomplete case statement has no default case item" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 399 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1607039364880 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alarm_Clock_EE271.v(427) " "Verilog HDL Case Statement warning at Alarm_Clock_EE271.v(427): incomplete case statement has no default case item" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 427 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1607039364880 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alarm_Clock_EE271.v(491) " "Verilog HDL Case Statement warning at Alarm_Clock_EE271.v(491): incomplete case statement has no default case item" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 491 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg5 Alarm_Clock_EE271.v(398) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(398): inferring latch(es) for variable \"seg5\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg4 Alarm_Clock_EE271.v(398) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(398): inferring latch(es) for variable \"seg4\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg3 Alarm_Clock_EE271.v(398) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(398): inferring latch(es) for variable \"seg3\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg2 Alarm_Clock_EE271.v(398) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(398): inferring latch(es) for variable \"seg2\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg1 Alarm_Clock_EE271.v(398) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(398): inferring latch(es) for variable \"seg1\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg0 Alarm_Clock_EE271.v(398) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(398): inferring latch(es) for variable \"seg0\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[0\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg0\[0\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[1\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg0\[1\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[2\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg0\[2\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[3\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg0\[3\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[4\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg0\[4\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[5\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg0\[5\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[6\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg0\[6\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[7\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg0\[7\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg1\[0\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg1\[1\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg1\[2\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg1\[3\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg1\[4\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg1\[5\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg1\[6\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[7\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg1\[7\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[0\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg2\[0\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[1\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg2\[1\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[2\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg2\[2\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[3\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg2\[3\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[4\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg2\[4\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[5\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg2\[5\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[6\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg2\[6\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[7\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg2\[7\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[0\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg3\[0\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[1\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg3\[1\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[2\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg3\[2\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[3\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg3\[3\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[4\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg3\[4\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364881 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[5\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg3\[5\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[6\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg3\[6\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[7\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg3\[7\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[0\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg4\[0\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[1\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg4\[1\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[2\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg4\[2\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[3\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg4\[3\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[4\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg4\[4\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[5\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg4\[5\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[6\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg4\[6\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[0\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg5\[0\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[1\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg5\[1\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[2\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg5\[2\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[3\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg5\[3\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[4\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg5\[4\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[5\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg5\[5\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[6\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg5\[6\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[7\] Alarm_Clock_EE271.v(398) " "Inferred latch for \"seg5\[7\]\" at Alarm_Clock_EE271.v(398)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039364882 "|Alarm_Clock_EE271"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg1\[3\]\$latch seg1\[0\]\$latch " "Duplicate LATCH primitive \"seg1\[3\]\$latch\" merged with LATCH primitive \"seg1\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607039365592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg3\[3\]\$latch seg3\[0\]\$latch " "Duplicate LATCH primitive \"seg3\[3\]\$latch\" merged with LATCH primitive \"seg3\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607039365592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg5\[4\]\$latch seg5\[0\]\$latch " "Duplicate LATCH primitive \"seg5\[4\]\$latch\" merged with LATCH primitive \"seg5\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607039365592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg5\[3\]\$latch seg5\[0\]\$latch " "Duplicate LATCH primitive \"seg5\[3\]\$latch\" merged with LATCH primitive \"seg5\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607039365592 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1607039365592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[0\]\$latch " "Latch seg0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[1\]\$latch " "Latch seg0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[2\]\$latch " "Latch seg0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[3\]\$latch " "Latch seg0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[4\]\$latch " "Latch seg0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[5\]\$latch " "Latch seg0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[6\]\$latch " "Latch seg0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[0\]\$latch " "Latch seg1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[1\]\$latch " "Latch seg1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[2\]\$latch " "Latch seg1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[4\]\$latch " "Latch seg1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[5\]\$latch " "Latch seg1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[6\]\$latch " "Latch seg1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 291 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[0\]\$latch " "Latch seg2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365593 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[1\]\$latch " "Latch seg2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[2\]\$latch " "Latch seg2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[0\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[3\]\$latch " "Latch seg2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[4\]\$latch " "Latch seg2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[5\]\$latch " "Latch seg2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[6\]\$latch " "Latch seg2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[0\]\$latch " "Latch seg3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[1\]\$latch " "Latch seg3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[2\]\$latch " "Latch seg3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_minutes\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_minutes\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[4\]\$latch " "Latch seg3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[5\]\$latch " "Latch seg3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[6\]\$latch " "Latch seg3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[0\]\$latch " "Latch seg4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[1\]\$latch " "Latch seg4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[2\]\$latch " "Latch seg4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[0\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365594 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[3\]\$latch " "Latch seg4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365595 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[4\]\$latch " "Latch seg4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[0\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365595 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[5\]\$latch " "Latch seg4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365595 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[6\]\$latch " "Latch seg4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365595 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[0\]\$latch " "Latch seg5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365595 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[2\]\$latch " "Latch seg5\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365595 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[5\]\$latch " "Latch seg5\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365595 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[6\]\$latch " "Latch seg5\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607039365595 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607039365595 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[7\] VCC " "Pin \"seg0\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607039365745 "|Alarm_Clock_EE271|seg0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] VCC " "Pin \"seg1\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607039365745 "|Alarm_Clock_EE271|seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[7\] VCC " "Pin \"seg2\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607039365745 "|Alarm_Clock_EE271|seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[7\] VCC " "Pin \"seg3\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607039365745 "|Alarm_Clock_EE271|seg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] GND " "Pin \"seg5\[1\]\" is stuck at GND" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607039365745 "|Alarm_Clock_EE271|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[7\] VCC " "Pin \"seg5\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607039365745 "|Alarm_Clock_EE271|seg5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607039365745 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607039365815 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/output_files/Alarm_Clock_EE271.map.smsg " "Generated suppressed messages file C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/output_files/Alarm_Clock_EE271.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039366632 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607039366841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607039366841 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607039367004 "|Alarm_Clock_EE271|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607039367004 "|Alarm_Clock_EE271|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607039367004 "|Alarm_Clock_EE271|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607039367004 "|Alarm_Clock_EE271|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607039367004 "|Alarm_Clock_EE271|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607039367004 "|Alarm_Clock_EE271|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607039367004 "|Alarm_Clock_EE271|switches[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607039367004 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "620 " "Implemented 620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607039367006 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607039367006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "544 " "Implemented 544 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607039367006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607039367006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607039367044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 15:49:27 2020 " "Processing ended: Thu Dec 03 15:49:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607039367044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607039367044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607039367044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607039367044 ""}
