Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan 17 15:09:44 2023
| Host         : MSaiSrinivas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fulladder_4bit_timing_summary_routed.rpt -pb fulladder_4bit_timing_summary_routed.pb -rpx fulladder_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : fulladder_4bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_IN
                            (input port)
  Destination:            C_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.015ns  (logic 4.262ns (28.385%)  route 10.753ns (71.615%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  C_IN (IN)
                         net (fo=0)                   0.000     0.000    C_IN
    V2                   IBUF (Prop_ibuf_I_O)         0.939     0.939 r  C_IN_IBUF_inst/O
                         net (fo=3, routed)           4.223     5.163    C_IN_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.152     5.315 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.837     6.152    Carry_2
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.354     6.506 r  C_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.692    12.198    C_OUT_OBUF
    L1                   OBUF (Prop_obuf_I_O)         2.816    15.015 r  C_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    15.015    C_OUT
    L1                                                                r  C_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_IN
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.521ns  (logic 4.029ns (27.744%)  route 10.492ns (72.256%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  C_IN (IN)
                         net (fo=0)                   0.000     0.000    C_IN
    V2                   IBUF (Prop_ibuf_I_O)         0.939     0.939 r  C_IN_IBUF_inst/O
                         net (fo=3, routed)           4.223     5.163    C_IN_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.152     5.315 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.830     6.145    Carry_2
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.326     6.471 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.439    11.909    S_OBUF[2]
    P3                   OBUF (Prop_obuf_I_O)         2.611    14.521 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.521    S[2]
    P3                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_IN
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.515ns  (logic 4.018ns (27.681%)  route 10.497ns (72.319%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  C_IN (IN)
                         net (fo=0)                   0.000     0.000    C_IN
    V2                   IBUF (Prop_ibuf_I_O)         0.939     0.939 r  C_IN_IBUF_inst/O
                         net (fo=3, routed)           4.223     5.163    C_IN_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.152     5.315 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.837     6.152    Carry_2
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.326     6.478 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.437    11.914    S_OBUF[3]
    N3                   OBUF (Prop_obuf_I_O)         2.600    14.515 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.515    S[3]
    N3                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_IN
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.990ns  (logic 3.660ns (30.528%)  route 8.330ns (69.472%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  C_IN (IN)
                         net (fo=0)                   0.000     0.000    C_IN
    V2                   IBUF (Prop_ibuf_I_O)         0.939     0.939 r  C_IN_IBUF_inst/O
                         net (fo=3, routed)           4.223     5.163    C_IN_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.124     5.287 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.106     9.393    S_OBUF[1]
    U3                   OBUF (Prop_obuf_I_O)         2.597    11.990 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.990    S[1]
    U3                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_IN
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.645ns  (logic 3.682ns (31.618%)  route 7.963ns (68.382%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  C_IN (IN)
                         net (fo=0)                   0.000     0.000    C_IN
    V2                   IBUF (Prop_ibuf_I_O)         0.939     0.939 r  C_IN_IBUF_inst/O
                         net (fo=3, routed)           3.811     4.750    C_IN_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.874 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.152     9.026    S_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         2.618    11.645 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.645    S[0]
    W3                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.315ns  (logic 1.334ns (40.254%)  route 1.980ns (59.746%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           0.407     0.582    A_IBUF[1]
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.045     0.627 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.573     2.201    S_OBUF[1]
    U3                   OBUF (Prop_obuf_I_O)         1.114     3.315 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.315    S[1]
    U3                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.345ns (40.102%)  route 2.009ns (59.898%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           0.427     0.592    B_IBUF[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.637 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.582     2.219    S_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         1.135     3.354 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.354    S[0]
    W3                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.949ns  (logic 1.326ns (33.589%)  route 2.622ns (66.411%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.430     0.594    B_IBUF[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.045     0.639 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.193     2.831    S_OBUF[3]
    N3                   OBUF (Prop_obuf_I_O)         1.117     3.949 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.949    S[3]
    N3                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.961ns  (logic 1.337ns (33.755%)  route 2.624ns (66.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.431     0.595    B_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.640 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.193     2.833    S_OBUF[2]
    P3                   OBUF (Prop_obuf_I_O)         1.128     3.961 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.961    S[2]
    P3                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            C_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.159ns  (logic 1.405ns (33.793%)  route 2.753ns (66.207%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.430     0.594    B_IBUF[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.048     0.642 r  C_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.323     2.965    C_OUT_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.193     4.159 r  C_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     4.159    C_OUT
    L1                                                                r  C_OUT (OUT)
  -------------------------------------------------------------------    -------------------





