;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ <121, 106
	SLT 83, 30
	JMP @712, #261
	MOV 1, <-20
	JMP <121, 106
	JMP <121, 606
	JMP <121, <-106
	JMP -7, @-20
	JMP -7, @-20
	SUB @121, 606
	MOV 1, <-20
	SUB @121, 606
	JMP -130, 9
	JMP -130, 9
	SUB @32, @12
	MOV -7, <-20
	SUB @32, @12
	JMN 3, 2
	CMP #72, @201
	SUB -407, <-30
	SPL 3, @-1
	JMZ -1, @-26
	JMZ -1, @-26
	CMP 12, @10
	SUB @-127, 100
	SPL <-127, 100
	JMP -1, @-26
	CMP 12, @10
	JMP <121, 106
	SUB @127, 106
	SUB #72, @201
	SPL @72, #201
	ADD #270, <1
	CMP 123, 600
	SPL 0, <-2
	ADD 210, 61
	CMP -207, <-120
	ADD 210, 61
	MOV @121, 106
	SUB -1, <-20
	SUB -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	DJN -16, @-120
	SPL 0, <-2
	CMP -207, <-120
