#ifndef _ISP_REG_H_
#define _ISP_REG_H_

#include "vi_reg_fields.h"
#include "vi_reg_blocks.h"
#include "vi_vreg_blocks.h"

#define ISP_TOP_PHY_REG_BASE    (0x68000000)

#define VREG_SIZE               (sizeof(struct VREG_RESV))
#define ADMA_DESC_SIZE          (sizeof(struct ISPCQ_ADMA_DESC_T))

/* ISP REG FIELD DEFINE */

/* ISP BLOCK ADDR OFFSET DEFINE */
#define ISP_BLK_BA_PRE_RAW_FE0               (0x00000000)
#define ISP_BLK_BA_CSIBDG0                   (0x00000800)
#define ISP_BLK_BA_DMA_CTL_CSI0_BDG0         (0x00000B00)
#define ISP_BLK_BA_DMA_CTL_CSI0_BDG1         (0x00000C00)
#define ISP_BLK_BA_DMA_CTL_CSI0_BDG2         (0x00000D00)
#define ISP_BLK_BA_DMA_CTL_CSI0_BDG3         (0x00000E00)
#define ISP_BLK_BA_PRE_RAW_FE0_BLC0          (0x00001000)
#define ISP_BLK_BA_PRE_RAW_FE0_BLC1          (0x00001800)
#define ISP_BLK_BA_RGBMAP_FE0_LE             (0x00002000)
#define ISP_BLK_BA_RGBMAP_WBG0               (0x00002100)
#define ISP_BLK_BA_DMA_CTL_FE0_RGBMAP_LE     (0x00002200)
#define ISP_BLK_BA_RGBMAP_FE0_SE             (0x00002300)
#define ISP_BLK_BA_RGBMAP_WBG1               (0x00002400)
#define ISP_BLK_BA_DMA_CTL_FE0_RGBMAP_SE     (0x00002500)

#define ISP_BLK_BA_PRE_RAW_FE1               (0x00004000)
#define ISP_BLK_BA_CSIBDG1                   (0x00004800)
#define ISP_BLK_BA_DMA_CTL_CSI1_BDG0         (0x00004B00)
#define ISP_BLK_BA_DMA_CTL_CSI1_BDG1         (0x00004C00)
#define ISP_BLK_BA_DMA_CTL_CSI1_BDG2         (0x00004D00)
#define ISP_BLK_BA_DMA_CTL_CSI1_BDG3         (0x00004E00)
#define ISP_BLK_BA_PRE_RAW_FE1_BLC0          (0x00005000)
#define ISP_BLK_BA_PRE_RAW_FE1_BLC1          (0x00005800)
#define ISP_BLK_BA_RGBMAP_FE1_LE             (0x00006000)
#define ISP_BLK_BA_RGBMAP_WBG2               (0x00006100)
#define ISP_BLK_BA_DMA_CTL_FE1_RGBMAP_LE     (0x00006200)
#define ISP_BLK_BA_RGBMAP_FE1_SE             (0x00006300)
#define ISP_BLK_BA_RGBMAP_WBG3               (0x00006400)
#define ISP_BLK_BA_DMA_CTL_FE1_RGBMAP_SE     (0x00006500)

#define ISP_BLK_BA_PRE_RAW_FE2               (0x00008000)
#define ISP_BLK_BA_CSIBDG2                   (0x00008800)
#define ISP_BLK_BA_DMA_CTL_CSI2_BDG0         (0x00008B00)
#define ISP_BLK_BA_DMA_CTL_CSI2_BDG1         (0x00008C00)
#define ISP_BLK_BA_PRE_RAW_FE2_BLC0          (0x00009000)
#define ISP_BLK_BA_PRE_RAW_FE2_BLC1          (0x00009800)
#define ISP_BLK_BA_RGBMAP_FE2_LE             (0x0000A000)
#define ISP_BLK_BA_RGBMAP_WBG4               (0x0000A100)
#define ISP_BLK_BA_DMA_CTL_FE2_RGBMAP_LE     (0x0000A200)
#define ISP_BLK_BA_RGBMAP_FE2_SE             (0x0000A300)
#define ISP_BLK_BA_RGBMAP_WBG5               (0x0000A400)
#define ISP_BLK_BA_DMA_CTL_FE2_RGBMAP_SE     (0x0000A500)

#define ISP_BLK_BA_PRE_RAW_FE3               (0x0000C000)
#define ISP_BLK_BA_CSIBDG3                   (0x0000C800)
#define ISP_BLK_BA_DMA_CTL_CSI3_BDG0         (0x0000CB00)
#define ISP_BLK_BA_DMA_CTL_CSI3_BDG1         (0x0000CC00)
#define ISP_BLK_BA_PRE_RAW_FE3_BLC0          (0x0000D000)
#define ISP_BLK_BA_PRE_RAW_FE3_BLC1          (0x0000D800)
#define ISP_BLK_BA_RGBMAP_FE3_LE             (0x0000E000)
#define ISP_BLK_BA_RGBMAP_WBG6               (0x0000E100)
#define ISP_BLK_BA_DMA_CTL_FE3_RGBMAP_LE     (0x0000E200)
#define ISP_BLK_BA_RGBMAP_FE3_SE             (0x0000E300)
#define ISP_BLK_BA_RGBMAP_WBG7               (0x0000E400)
#define ISP_BLK_BA_DMA_CTL_FE3_RGBMAP_SE     (0x0000E500)

#define ISP_BLK_BA_PRE_RAW_FE4               (0x00010000)
#define ISP_BLK_BA_CSIBDG4                   (0x00010800)
#define ISP_BLK_BA_DMA_CTL_CSI4_BDG0         (0x00010B00)
#define ISP_BLK_BA_DMA_CTL_CSI4_BDG1         (0x00010C00)
#define ISP_BLK_BA_PRE_RAW_FE4_BLC0          (0x00011000)
#define ISP_BLK_BA_PRE_RAW_FE4_BLC1          (0x00011800)
#define ISP_BLK_BA_RGBMAP_FE4_LE             (0x00012000)
#define ISP_BLK_BA_RGBMAP_WBG8               (0x00012100)
#define ISP_BLK_BA_DMA_CTL_FE4_RGBMAP_LE     (0x00012200)
#define ISP_BLK_BA_RGBMAP_FE4_SE             (0x00012300)
#define ISP_BLK_BA_RGBMAP_WBG9               (0x00012400)
#define ISP_BLK_BA_DMA_CTL_FE4_RGBMAP_SE     (0x00012500)

#define ISP_BLK_BA_PRE_RAW_FE5               (0x00014000)
#define ISP_BLK_BA_CSIBDG5                   (0x00014800)
#define ISP_BLK_BA_DMA_CTL_CSI5_BDG0         (0x00014B00)
#define ISP_BLK_BA_DMA_CTL_CSI5_BDG1         (0x00014C00)
#define ISP_BLK_BA_PRE_RAW_FE5_BLC0          (0x00015000)
#define ISP_BLK_BA_PRE_RAW_FE5_BLC1          (0x00015800)
#define ISP_BLK_BA_RGBMAP_FE5_LE             (0x00016000)
#define ISP_BLK_BA_RGBMAP_WBG10              (0x00016100)
#define ISP_BLK_BA_DMA_CTL_FE5_RGBMAP_LE     (0x00016200)
#define ISP_BLK_BA_RGBMAP_FE5_SE             (0x00016300)
#define ISP_BLK_BA_RGBMAP_WBG11              (0x00016400)
#define ISP_BLK_BA_DMA_CTL_FE5_RGBMAP_SE     (0x00016500)

#define ISP_BLK_BA_PRE_RAW_BE                (0x00018000)
#define ISP_BLK_BA_BE_CROP_LE                (0x00018800)
#define ISP_BLK_BA_BE_CROP_SE                (0x00019000)
#define ISP_BLK_BA_PRE_RAW_BE_BLC0           (0x00019800)
#define ISP_BLK_BA_PRE_RAW_BE_BLC1           (0x0001A000)
#define ISP_BLK_BA_AF                        (0x0001A800)
#define ISP_BLK_BA_DMA_CTL_AF_W              (0x0001AA00)
#define ISP_BLK_BA_DPC0                      (0x0001B000)
#define ISP_BLK_BA_DMA_CTL_PRE_RAW_BE_LE     (0x0001B800)
#define ISP_BLK_BA_DMA_CTL_PRE_RAW_BE_SE     (0x0001B880)
#define ISP_BLK_BA_PRE_WDMA                  (0x0001B900)
#define ISP_BLK_BA_PCHK0                     (0x0001C000)
#define ISP_BLK_BA_PCHK1                     (0x0001C800)
#define ISP_BLK_BA_RGBIR0                    (0x0001D000)
#define ISP_BLK_BA_DMA_CTL_RGBIR_LE          (0x0001D100)
#define ISP_BLK_BA_DPC1                      (0x0001E000)
#define ISP_BLK_BA_RGBIR1                    (0x0001F000)
#define ISP_BLK_BA_DMA_CTL_RGBIR_SE          (0x0001F100)

#define ISP_BLK_BA_WDMA_CORE0                (0x00020000)
#define ISP_BLK_BA_WDMA_CORE1                (0x00022000)
#define ISP_BLK_BA_WDMA_CORE2                (0x00024000)
#define ISP_BLK_BA_WDMA_CORE3                (0x00026000)

#define ISP_BLK_BA_DMA_CTL_SPLT_FE0_WDMA_LE  (0x00028000)
#define ISP_BLK_BA_DMA_CTL_SPLT_FE0_WDMA_SE  (0x00028080)
#define ISP_BLK_BA_SPLT_FE0_WDMA             (0x00028100)
#define ISP_BLK_BA_DMA_CTL_SPLT_FE0_RDMA_LE  (0x00028180)
#define ISP_BLK_BA_SPLT_FE0_RDMA_LE          (0x00028280)
#define ISP_BLK_BA_DMA_CTL_SPLT_FE0_RDMA_SE  (0x00028300)
#define ISP_BLK_BA_SPLT_FE0_RDMA_SE          (0x00028400)
#define ISP_BLK_BA_DMA_CTL_SPLT_FE1_WDMA_LE  (0x00028480)
#define ISP_BLK_BA_DMA_CTL_SPLT_FE1_WDMA_SE  (0x00028500)
#define ISP_BLK_BA_SPLT_FE1_WDMA             (0x00028580)
#define ISP_BLK_BA_DMA_CTL_SPLT_FE1_RDMA_LE  (0x00028600)
#define ISP_BLK_BA_SPLT_FE1_RDMA_LE          (0x00028700)
#define ISP_BLK_BA_DMA_CTL_SPLT_FE1_RDMA_SE  (0x00028780)
#define ISP_BLK_BA_SPLT_FE1_RDMA_SE          (0x00028880)
#define ISP_BLK_BA_SPLT                      (0x00028900)

#define ISP_BLK_BA_RAWTOP                    (0x00030000)
#define ISP_BLK_BA_CFA0                      (0x00031000)
#define ISP_BLK_BA_LSC0                      (0x00032000)
#define ISP_BLK_BA_DMA_CTL_LSC_LE            (0x00032100)
#define ISP_BLK_BA_GMS                       (0x00033000)
#define ISP_BLK_BA_DMA_CTL_GMS               (0x00033100)
#define ISP_BLK_BA_AE_HIST0                  (0x00034000)
#define ISP_BLK_BA_DMA_CTL_AE_HIST_LE        (0x00034400)
#define ISP_BLK_BA_AE_HIST1                  (0x00035000)
#define ISP_BLK_BA_DMA_CTL_AE_HIST_SE        (0x00035400)
#define ISP_BLK_BA_DMA_CTL_RAW_RDMA0         (0x00036000)
#define ISP_BLK_BA_RAW_RDMA0                 (0x00036100)
#define ISP_BLK_BA_DMA_CTL_RAW_RDMA1         (0x00037000)
#define ISP_BLK_BA_RAW_RDMA1                 (0x00037100)
#define ISP_BLK_BA_CFA1                      (0x00038000)
#define ISP_BLK_BA_LSC1                      (0x00039000)
#define ISP_BLK_BA_DMA_CTL_LSC_SE            (0x00039100)
#define ISP_BLK_BA_LMAP1                     (0x0003A000)
#define ISP_BLK_BA_DMA_CTL_LMAP_SE           (0x0003A100)
#define ISP_BLK_BA_BNR0                      (0x0003B000)
#define ISP_BLK_BA_BNR1                      (0x0003C000)
#define ISP_BLK_BA_RAW_CROP_LE               (0x0003D000)
#define ISP_BLK_BA_RAW_CROP_SE               (0x0003E000)
#define ISP_BLK_BA_LMAP0                     (0x0003F000)
#define ISP_BLK_BA_DMA_CTL_LMAP_LE           (0x0003F100)
#define ISP_BLK_BA_RAW_WBG0                  (0x00040000)
#define ISP_BLK_BA_RAW_WBG1                  (0x00041000)
#define ISP_BLK_BA_PCHK2                     (0x00042000)
#define ISP_BLK_BA_PCHK3                     (0x00043000)
#define ISP_BLK_BA_LCAC0                     (0x00044000)
#define ISP_BLK_BA_RGBCAC0                   (0x00045000)
#define ISP_BLK_BA_LCAC1                     (0x00046000)
#define ISP_BLK_BA_RGBCAC1                   (0x00047000)

#define ISP_BLK_BA_RGBTOP                    (0x00050000)
// #define ISP_BLK_BA_FUSION_CSC                (0x00051000)
#define ISP_BLK_BA_CCM0                      (0x00052000)
#define ISP_BLK_BA_CCM1                      (0x00052100)
#define ISP_BLK_BA_RGBGAMMA                  (0x00052200)
#define ISP_BLK_BA_YGAMMA                    (0x00052300)
#define ISP_BLK_BA_MMAP                      (0x00053000)
#define ISP_BLK_BA_DMA_CTL_MMAP_PRE_LE_R     (0x00053200)
#define ISP_BLK_BA_DMA_CTL_MMAP_PRE_SE_R     (0x00053300)
#define ISP_BLK_BA_DMA_CTL_MMAP_CUR_LE_R     (0x00053400)
#define ISP_BLK_BA_DMA_CTL_MMAP_CUR_SE_R     (0x00053500)
#define ISP_BLK_BA_DMA_CTL_MMAP_IIR_R        (0x00053600)
#define ISP_BLK_BA_DMA_CTL_MMAP_IIR_W        (0x00053700)
#define ISP_BLK_BA_DMA_CTL_MMAP_AI_ISP       (0x00053800)
#define ISP_BLK_BA_CLUT                      (0x00054000)
#define ISP_BLK_BA_DEHAZE                    (0x00055000)
#define ISP_BLK_BA_CSC                       (0x00056000)
#define ISP_BLK_BA_RGB_DITHER                (0x00057000)
#define ISP_BLK_BA_PCHK4                     (0x00059000)
#define ISP_BLK_BA_PCHK5                     (0x0005A000)
#define ISP_BLK_BA_HIST_EDGE_V               (0x0005C000)
#define ISP_BLK_BA_DMA_CTL_HIST_EDGE_V       (0x0005C100)
#define ISP_BLK_BA_FUSION                    (0x0005D000)
#define ISP_BLK_BA_LTM                       (0x0005E000)
#define ISP_BLK_BA_DMA_CTL_LTM_LE            (0x0005E100)
#define ISP_BLK_BA_DMA_CTL_LTM_SE            (0x0005E200)

#define ISP_BLK_BA_YUVTOP                    (0x00060000)
#define ISP_BLK_BA_TNR                       (0x00061000)
#define ISP_BLK_BA_DMA_CTL_TNR_ST_MO         (0x00061500)
#define ISP_BLK_BA_DMA_CTL_TNR_LD_MO         (0x00061600)
// #define ISP_BLK_BA_444_420                   (0x00061700)
#define ISP_BLK_BA_DMA_CTL_TNR_ST_Y          (0x00061800)
#define ISP_BLK_BA_DMA_CTL_TNR_ST_C          (0x00061900)
#define ISP_BLK_BA_FBCE                      (0x00061A00)
#define ISP_BLK_BA_DMA_CTL_TNR_LD_Y          (0x00061B00)
#define ISP_BLK_BA_DMA_CTL_TNR_LD_C          (0x00061C00)
#define ISP_BLK_BA_FBCD                      (0x00061D00)
#define ISP_BLK_BA_YUV_DITHER                (0x00061E00)
#define ISP_BLK_BA_CA                        (0x00062000)
#define ISP_BLK_BA_CA_LITE                   (0x00063000)
#define ISP_BLK_BA_YNR                       (0x00064000)
#define ISP_BLK_BA_CNR                       (0x00065000)
#define ISP_BLK_BA_EE_POST                   (0x00066000)
#define ISP_BLK_BA_YCURVE                    (0x00067000)
#define ISP_BLK_BA_DCI                       (0x00068000)
#define ISP_BLK_BA_DMA_CTL_DCI               (0x00068100)
#define ISP_BLK_BA_DCI_GAMMA                 (0x00068200)
#define ISP_BLK_BA_YUV_CROP_Y                (0x00069000)
#define ISP_BLK_BA_DMA_CTL_YUV_CROP_Y        (0x00069100)
#define ISP_BLK_BA_YUV_CROP_C                (0x0006A000)
#define ISP_BLK_BA_DMA_CTL_YUV_CROP_C        (0x0006A100)
#define ISP_BLK_BA_LDCI                      (0x0006B000)
#define ISP_BLK_BA_DMA_CTL_LDCI_W            (0x0006B300)
#define ISP_BLK_BA_DMA_CTL_LDCI_R            (0x0006B400)
#define ISP_BLK_BA_EE_PRE                    (0x0006C000)
#define ISP_BLK_BA_DMA_CTL_AI_ISP_RDMA_Y     (0x0006D000)
#define ISP_BLK_BA_DMA_CTL_AI_ISP_RDMA_U     (0x0006E000)
#define ISP_BLK_BA_DMA_CTL_AI_ISP_RDMA_V     (0x0006F000)

#define ISP_BLK_BA_ISPTOP                    (0x00070000)
#define ISP_BLK_BA_RDMA_CORE0                (0x00072000)
#define ISP_BLK_BA_RDMA_CORE1                (0x00074000)
#define ISP_BLK_BA_CSIBDG0_LITE              (0x00076000)
#define ISP_BLK_BA_DMA_CTL_BT0_LITE0         (0x00076200)
#define ISP_BLK_BA_DMA_CTL_BT0_LITE1         (0x00076300)
#define ISP_BLK_BA_DMA_CTL_BT0_LITE2         (0x00076400)
#define ISP_BLK_BA_DMA_CTL_BT0_LITE3         (0x00076500)
#define ISP_BLK_BA_CSIBDG1_LITE              (0x00078000)
#define ISP_BLK_BA_DMA_CTL_BT1_LITE0         (0x00078200)
#define ISP_BLK_BA_DMA_CTL_BT1_LITE1         (0x00078300)
#define ISP_BLK_BA_DMA_CTL_BT1_LITE2         (0x00078400)
#define ISP_BLK_BA_DMA_CTL_BT1_LITE3         (0x00078500)
#define ISP_BLK_BA_PRE_RAW_VI_SEL            (0x0007F400)
#define ISP_BLK_BA_DMA_CTL_PRE_RAW_VI_SEL_LE (0x0007F500)
#define ISP_BLK_BA_DMA_CTL_PRE_RAW_VI_SEL_SE (0x0007F600)
#define ISP_BLK_BA_CMDQ                      (0x0007FC00)

enum ISP_BLK_ID_T {
	ISP_BLK_ID_PRE_RAW_FE0,
	ISP_BLK_ID_CSIBDG0,
	ISP_BLK_ID_DMA_CTL_CSI0_BDG0,
	ISP_BLK_ID_DMA_CTL_CSI0_BDG1,
	ISP_BLK_ID_DMA_CTL_CSI0_BDG2,
	ISP_BLK_ID_DMA_CTL_CSI0_BDG3,
	ISP_BLK_ID_PRE_RAW_FE0_BLC0,
	ISP_BLK_ID_PRE_RAW_FE0_BLC1,
	ISP_BLK_ID_RGBMAP_FE0_LE,
	ISP_BLK_ID_RGBMAP_WBG0,
	ISP_BLK_ID_DMA_CTL_FE0_RGBMAP_LE,
	ISP_BLK_ID_RGBMAP_FE0_SE,
	ISP_BLK_ID_RGBMAP_WBG1,
	ISP_BLK_ID_DMA_CTL_FE0_RGBMAP_SE,

	ISP_BLK_ID_PRE_RAW_FE1,
	ISP_BLK_ID_CSIBDG1,
	ISP_BLK_ID_DMA_CTL_CSI1_BDG0,
	ISP_BLK_ID_DMA_CTL_CSI1_BDG1,
	ISP_BLK_ID_DMA_CTL_CSI1_BDG2,
	ISP_BLK_ID_DMA_CTL_CSI1_BDG3,
	ISP_BLK_ID_PRE_RAW_FE1_BLC0,
	ISP_BLK_ID_PRE_RAW_FE1_BLC1,
	ISP_BLK_ID_RGBMAP_FE1_LE,
	ISP_BLK_ID_RGBMAP_WBG2,
	ISP_BLK_ID_DMA_CTL_FE1_RGBMAP_LE,
	ISP_BLK_ID_RGBMAP_FE1_SE,
	ISP_BLK_ID_RGBMAP_WBG3,
	ISP_BLK_ID_DMA_CTL_FE1_RGBMAP_SE,

	ISP_BLK_ID_PRE_RAW_FE2,
	ISP_BLK_ID_CSIBDG2,
	ISP_BLK_ID_DMA_CTL_CSI2_BDG0,
	ISP_BLK_ID_DMA_CTL_CSI2_BDG1,
	ISP_BLK_ID_PRE_RAW_FE2_BLC0,
	ISP_BLK_ID_PRE_RAW_FE2_BLC1,
	ISP_BLK_ID_RGBMAP_FE2_LE,
	ISP_BLK_ID_RGBMAP_WBG4,
	ISP_BLK_ID_DMA_CTL_FE2_RGBMAP_LE,
	ISP_BLK_ID_RGBMAP_FE2_SE,
	ISP_BLK_ID_RGBMAP_WBG5,
	ISP_BLK_ID_DMA_CTL_FE2_RGBMAP_SE,

	ISP_BLK_ID_PRE_RAW_FE3,
	ISP_BLK_ID_CSIBDG3,
	ISP_BLK_ID_DMA_CTL_CSI3_BDG0,
	ISP_BLK_ID_DMA_CTL_CSI3_BDG1,
	ISP_BLK_ID_PRE_RAW_FE3_BLC0,
	ISP_BLK_ID_PRE_RAW_FE3_BLC1,
	ISP_BLK_ID_RGBMAP_FE3_LE,
	ISP_BLK_ID_RGBMAP_WBG6,
	ISP_BLK_ID_DMA_CTL_FE3_RGBMAP_LE,
	ISP_BLK_ID_RGBMAP_FE3_SE,
	ISP_BLK_ID_RGBMAP_WBG7,
	ISP_BLK_ID_DMA_CTL_FE3_RGBMAP_SE,

	ISP_BLK_ID_PRE_RAW_FE4,
	ISP_BLK_ID_CSIBDG4,
	ISP_BLK_ID_DMA_CTL_CSI4_BDG0,
	ISP_BLK_ID_DMA_CTL_CSI4_BDG1,
	ISP_BLK_ID_PRE_RAW_FE4_BLC0,
	ISP_BLK_ID_PRE_RAW_FE4_BLC1,
	ISP_BLK_ID_RGBMAP_FE4_LE,
	ISP_BLK_ID_RGBMAP_WBG8,
	ISP_BLK_ID_DMA_CTL_FE4_RGBMAP_LE,
	ISP_BLK_ID_RGBMAP_FE4_SE,
	ISP_BLK_ID_RGBMAP_WBG9,
	ISP_BLK_ID_DMA_CTL_FE4_RGBMAP_SE,

	ISP_BLK_ID_PRE_RAW_FE5,
	ISP_BLK_ID_CSIBDG5,
	ISP_BLK_ID_DMA_CTL_CSI5_BDG0,
	ISP_BLK_ID_DMA_CTL_CSI5_BDG1,
	ISP_BLK_ID_PRE_RAW_FE5_BLC0,
	ISP_BLK_ID_PRE_RAW_FE5_BLC1,
	ISP_BLK_ID_RGBMAP_FE5_LE,
	ISP_BLK_ID_RGBMAP_WBG10,
	ISP_BLK_ID_DMA_CTL_FE5_RGBMAP_LE,
	ISP_BLK_ID_RGBMAP_FE5_SE,
	ISP_BLK_ID_RGBMAP_WBG11,
	ISP_BLK_ID_DMA_CTL_FE5_RGBMAP_SE,

	ISP_BLK_ID_PRE_RAW_BE,
	ISP_BLK_ID_BE_CROP_LE,
	ISP_BLK_ID_BE_CROP_SE,
	ISP_BLK_ID_PRE_RAW_BE_BLC0,
	ISP_BLK_ID_PRE_RAW_BE_BLC1,
	ISP_BLK_ID_AF,
	ISP_BLK_ID_DMA_CTL_AF_W,
	ISP_BLK_ID_DPC0,
	ISP_BLK_ID_DMA_CTL_PRE_RAW_BE_LE,
	ISP_BLK_ID_DMA_CTL_PRE_RAW_BE_SE,
	ISP_BLK_ID_PRE_WDMA,
	ISP_BLK_ID_PCHK0,
	ISP_BLK_ID_PCHK1,
	ISP_BLK_ID_RGBIR0,
	ISP_BLK_ID_DMA_CTL_RGBIR_LE,
	ISP_BLK_ID_DPC1,
	ISP_BLK_ID_RGBIR1,
	ISP_BLK_ID_DMA_CTL_RGBIR_SE,

	ISP_BLK_ID_WDMA_CORE0,
	ISP_BLK_ID_WDMA_CORE1,
	ISP_BLK_ID_WDMA_CORE2,
	ISP_BLK_ID_WDMA_CORE3,

	ISP_BLK_ID_DMA_CTL_SPLT_FE0_WDMA_LE,
	ISP_BLK_ID_DMA_CTL_SPLT_FE0_WDMA_SE,
	ISP_BLK_ID_SPLT_FE0_WDMA,
	ISP_BLK_ID_DMA_CTL_SPLT_FE0_RDMA_LE,
	ISP_BLK_ID_SPLT_FE0_RDMA_LE,
	ISP_BLK_ID_DMA_CTL_SPLT_FE0_RDMA_SE,
	ISP_BLK_ID_SPLT_FE0_RDMA_SE,
	ISP_BLK_ID_DMA_CTL_SPLT_FE1_WDMA_LE,
	ISP_BLK_ID_DMA_CTL_SPLT_FE1_WDMA_SE,
	ISP_BLK_ID_SPLT_FE1_WDMA,
	ISP_BLK_ID_DMA_CTL_SPLT_FE1_RDMA_LE,
	ISP_BLK_ID_SPLT_FE1_RDMA_LE,
	ISP_BLK_ID_DMA_CTL_SPLT_FE1_RDMA_SE,
	ISP_BLK_ID_SPLT_FE1_RDMA_SE,
	ISP_BLK_ID_SPLT,

	ISP_BLK_ID_RAWTOP,
	ISP_BLK_ID_CFA0,
	ISP_BLK_ID_LSC0,
	ISP_BLK_ID_DMA_CTL_LSC_LE,
	ISP_BLK_ID_GMS,
	ISP_BLK_ID_DMA_CTL_GMS,
	ISP_BLK_ID_AE_HIST0,
	ISP_BLK_ID_DMA_CTL_AE_HIST_LE,
	ISP_BLK_ID_AE_HIST1,
	ISP_BLK_ID_DMA_CTL_AE_HIST_SE,
	ISP_BLK_ID_DMA_CTL_RAW_RDMA0,
	ISP_BLK_ID_RAW_RDMA0,
	ISP_BLK_ID_DMA_CTL_RAW_RDMA1,
	ISP_BLK_ID_RAW_RDMA1,
	ISP_BLK_ID_CFA1,
	ISP_BLK_ID_LSC1,
	ISP_BLK_ID_DMA_CTL_LSC_SE,
	ISP_BLK_ID_LMAP1,
	ISP_BLK_ID_DMA_CTL_LMAP_SE,
	ISP_BLK_ID_BNR0,
	ISP_BLK_ID_BNR1,
	ISP_BLK_ID_RAW_CROP_LE,
	ISP_BLK_ID_RAW_CROP_SE,
	ISP_BLK_ID_LMAP0,
	ISP_BLK_ID_DMA_CTL_LMAP_LE,
	ISP_BLK_ID_RAW_WBG0,
	ISP_BLK_ID_RAW_WBG1,
	ISP_BLK_ID_PCHK2,
	ISP_BLK_ID_PCHK3,
	ISP_BLK_ID_LCAC0,
	ISP_BLK_ID_RGBCAC0,
	ISP_BLK_ID_LCAC1,
	ISP_BLK_ID_RGBCAC1,

	ISP_BLK_ID_RGBTOP,
	ISP_BLK_ID_CCM0,
	ISP_BLK_ID_CCM1,
	ISP_BLK_ID_RGBGAMMA,
	ISP_BLK_ID_YGAMMA,
	ISP_BLK_ID_MMAP,
	ISP_BLK_ID_DMA_CTL_MMAP_PRE_LE_R,
	ISP_BLK_ID_DMA_CTL_MMAP_PRE_SE_R,
	ISP_BLK_ID_DMA_CTL_MMAP_CUR_LE_R,
	ISP_BLK_ID_DMA_CTL_MMAP_CUR_SE_R,
	ISP_BLK_ID_DMA_CTL_MMAP_IIR_R,
	ISP_BLK_ID_DMA_CTL_MMAP_IIR_W,
	ISP_BLK_ID_DMA_CTL_MMAP_AI_ISP,
	ISP_BLK_ID_CLUT,
	ISP_BLK_ID_DEHAZE,
	ISP_BLK_ID_CSC,
	ISP_BLK_ID_RGB_DITHER,
	ISP_BLK_ID_PCHK4,
	ISP_BLK_ID_PCHK5,
	ISP_BLK_ID_HIST_EDGE_V,
	ISP_BLK_ID_DMA_CTL_HIST_EDGE_V,
	ISP_BLK_ID_FUSION,
	ISP_BLK_ID_LTM,
	ISP_BLK_ID_DMA_CTL_LTM_LE,
	ISP_BLK_ID_DMA_CTL_LTM_SE,

	ISP_BLK_ID_YUVTOP,
	ISP_BLK_ID_TNR,
	ISP_BLK_ID_DMA_CTL_TNR_ST_MO,
	ISP_BLK_ID_DMA_CTL_TNR_LD_MO,
	ISP_BLK_ID_DMA_CTL_TNR_ST_Y,
	ISP_BLK_ID_DMA_CTL_TNR_ST_C,
	ISP_BLK_ID_FBCE,
	ISP_BLK_ID_DMA_CTL_TNR_LD_Y,
	ISP_BLK_ID_DMA_CTL_TNR_LD_C,
	ISP_BLK_ID_FBCD,
	ISP_BLK_ID_YUV_DITHER,
	ISP_BLK_ID_CA,
	ISP_BLK_ID_CA_LITE,
	ISP_BLK_ID_YNR,
	ISP_BLK_ID_CNR,
	ISP_BLK_ID_EE_POST,
	ISP_BLK_ID_YCURVE,
	ISP_BLK_ID_DCI,
	ISP_BLK_ID_DMA_CTL_DCI,
	ISP_BLK_ID_DCI_GAMMA,
	ISP_BLK_ID_YUV_CROP_Y,
	ISP_BLK_ID_DMA_CTL_YUV_CROP_Y,
	ISP_BLK_ID_YUV_CROP_C,
	ISP_BLK_ID_DMA_CTL_YUV_CROP_C,
	ISP_BLK_ID_LDCI,
	ISP_BLK_ID_DMA_CTL_LDCI_W,
	ISP_BLK_ID_DMA_CTL_LDCI_R,
	ISP_BLK_ID_EE_PRE,
	ISP_BLK_ID_DMA_CTL_AI_ISP_RDMA_Y,
	ISP_BLK_ID_DMA_CTL_AI_ISP_RDMA_U,
	ISP_BLK_ID_DMA_CTL_AI_ISP_RDMA_V,

	ISP_BLK_ID_ISPTOP,
	ISP_BLK_ID_RDMA_CORE0,
	ISP_BLK_ID_RDMA_CORE1,
	ISP_BLK_ID_CSIBDG0_LITE,
	ISP_BLK_ID_DMA_CTL_BT0_LITE0,
	ISP_BLK_ID_DMA_CTL_BT0_LITE1,
	ISP_BLK_ID_DMA_CTL_BT0_LITE2,
	ISP_BLK_ID_DMA_CTL_BT0_LITE3,
	ISP_BLK_ID_CSIBDG1_LITE,
	ISP_BLK_ID_DMA_CTL_BT1_LITE0,
	ISP_BLK_ID_DMA_CTL_BT1_LITE1,
	ISP_BLK_ID_DMA_CTL_BT1_LITE2,
	ISP_BLK_ID_DMA_CTL_BT1_LITE3,
	ISP_BLK_ID_PRE_RAW_VI_SEL,
	ISP_BLK_ID_DMA_CTL_PRE_RAW_VI_SEL_LE,
	ISP_BLK_ID_DMA_CTL_PRE_RAW_VI_SEL_SE,
	ISP_BLK_ID_CMDQ,

	ISP_BLK_ID_MAX
};

#endif //_ISP_REG_H_
