{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674508051502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674508051502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 23 16:07:31 2023 " "Processing started: Mon Jan 23 16:07:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674508051502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674508051502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674508051502 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674508051868 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register32.v " "Can't analyze file -- file Register32.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1674508051908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.v 1 1 " "Found 1 design units, including 1 entities, in source file reg64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg64 " "Found entity 1: Reg64" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674508051911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674508051911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674508051915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674508051915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mybusmux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674508051917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674508051917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674508051954 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg64 HI " "Port \"clk\" of type Reg64 and instance \"HI\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 2232 1904 2072 2344 "HI" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051970 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg64 inst5 " "Port \"clk\" of type Reg64 and instance \"inst5\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 2352 120 288 2464 "inst5" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051970 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 IR " "Port \"clk\" of type Reg32 and instance \"IR\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 1840 1912 2072 1952 "IR" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051970 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg64 LO " "Port \"clk\" of type Reg64 and instance \"LO\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 2352 1904 2072 2464 "LO" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051970 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg64 MAR " "Port \"clk\" of type Reg64 and instance \"MAR\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 2024 1904 2072 2136 "MAR" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051971 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 PC " "Port \"clk\" of type Reg32 and instance \"PC\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 1728 1912 2072 1840 "PC" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051971 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R0 " "Port \"clk\" of type Reg32 and instance \"R0\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 48 120 280 160 "R0" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051971 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R1 " "Port \"clk\" of type Reg32 and instance \"R1\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 160 120 280 272 "R1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051971 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R10 " "Port \"clk\" of type Reg32 and instance \"R10\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 1168 120 280 1280 "R10" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051971 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R11 " "Port \"clk\" of type Reg32 and instance \"R11\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 1280 120 280 1392 "R11" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051971 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R12 " "Port \"clk\" of type Reg32 and instance \"R12\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 1392 120 280 1504 "R12" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051971 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R13 " "Port \"clk\" of type Reg32 and instance \"R13\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 1504 120 280 1616 "R13" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051971 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R14 " "Port \"clk\" of type Reg32 and instance \"R14\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 1616 120 280 1728 "R14" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051971 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R15 " "Port \"clk\" of type Reg32 and instance \"R15\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 1728 120 280 1840 "R15" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051971 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R2 " "Port \"clk\" of type Reg32 and instance \"R2\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 272 120 280 384 "R2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051971 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R3 " "Port \"clk\" of type Reg32 and instance \"R3\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 384 120 280 496 "R3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051972 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R4 " "Port \"clk\" of type Reg32 and instance \"R4\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 496 120 280 608 "R4" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051972 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R5 " "Port \"clk\" of type Reg32 and instance \"R5\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 608 120 280 720 "R5" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051972 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R6 " "Port \"clk\" of type Reg32 and instance \"R6\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 720 120 280 832 "R6" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051972 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R7 " "Port \"clk\" of type Reg32 and instance \"R7\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 832 120 280 944 "R7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051972 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R8 " "Port \"clk\" of type Reg32 and instance \"R8\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 944 120 280 1056 "R8" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051972 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 R9 " "Port \"clk\" of type Reg32 and instance \"R9\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 1056 120 280 1168 "R9" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051972 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 Y " "Port \"clk\" of type Reg32 and instance \"Y\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 2208 120 280 2320 "Y" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051972 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Reg32 Y4 " "Port \"clk\" of type Reg32 and instance \"Y4\" is missing source signal" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 3104 104 264 3216 "Y4" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1674508051972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg64 Reg64:HI " "Elaborating entity \"Reg64\" for hierarchy \"Reg64:HI\"" {  } { { "CPU.bdf" "HI" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 2232 1904 2072 2344 "HI" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674508051987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mybusmux mybusmux:inst " "Elaborating entity \"mybusmux\" for hierarchy \"mybusmux:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 360 1152 1296 920 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674508052017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mybusmux:inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mybusmux:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "mybusmux.v" "LPM_MUX_component" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mybusmux.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674508052316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mybusmux:inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mybusmux:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "mybusmux.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mybusmux.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674508052327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mybusmux:inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mybusmux:inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Parameter \"lpm_size\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674508052328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674508052328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674508052328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674508052328 ""}  } { { "mybusmux.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mybusmux.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674508052328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9tc " "Found entity 1: mux_9tc" {  } { { "db/mux_9tc.tdf" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/db/mux_9tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674508052421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674508052421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9tc mybusmux:inst\|lpm_mux:LPM_MUX_component\|mux_9tc:auto_generated " "Elaborating entity \"mux_9tc\" for hierarchy \"mybusmux:inst\|lpm_mux:LPM_MUX_component\|mux_9tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674508052422 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg32.v 1 1 " "Using design file reg32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674508052578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1674508052578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 Reg32:IR " "Elaborating entity \"Reg32\" for hierarchy \"Reg32:IR\"" {  } { { "CPU.bdf" "IR" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { { 1840 1912 2072 1952 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674508052579 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1674508053038 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674508053152 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 23 16:07:33 2023 " "Processing ended: Mon Jan 23 16:07:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674508053152 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674508053152 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674508053152 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674508053152 ""}
