INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/mem_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_6/Lab_6.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
