Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/psf/Home/Develop/atlys-hdmi-processor/ipcore_dir/dcm.v" into library work
Parsing module <dcm>.
Analyzing Verilog file "/media/psf/Home/Develop/atlys-hdmi-processor/common/DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "/media/psf/Home/Develop/atlys-hdmi-processor/tx/serdes_n_to_1.v" into library work
Parsing module <serdes_n_to_1>.
Analyzing Verilog file "/media/psf/Home/Develop/atlys-hdmi-processor/tx/encode.v" into library work
Parsing module <encode>.
Analyzing Verilog file "/media/psf/Home/Develop/atlys-hdmi-processor/tx/convert_30to15_fifo.v" into library work
Parsing module <convert_30to15_fifo>.
Analyzing Verilog file "/media/psf/Home/Develop/atlys-hdmi-processor/video_generator.v" into library work
Parsing module <video_generator>.
Analyzing Verilog file "/media/psf/Home/Develop/atlys-hdmi-processor/tx/tmds_tx.v" into library work
Parsing module <tmds_tx>.
Analyzing Verilog file "/media/psf/Home/Develop/atlys-hdmi-processor/common/serial.v" into library work
Parsing module <serial>.
Analyzing Verilog file "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" into library work
Parsing module <colorbar_generator>.
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 122. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 123. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 124. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 125. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 126. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 127. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 128. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 130. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 131. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 133. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 134. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 135. parameter declaration becomes local in colorbar_generator with formal parameter declaration list
Analyzing Verilog file "/media/psf/Home/Develop/atlys-hdmi-processor/main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <serial(RATE=9600)>.
WARNING:HDLCompiler:1499 - "/media/psf/Home/Develop/atlys-hdmi-processor/common/serial.v" Line 1: Empty module <serial(RATE=9600)> remains a black box.

Elaborating module <dcm>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=2,CLKFX_MULTIPLY=3,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/media/psf/Home/Develop/atlys-hdmi-processor/ipcore_dir/dcm.v" Line 128: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/psf/Home/Develop/atlys-hdmi-processor/ipcore_dir/dcm.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <colorbar_generator>.
WARNING:HDLCompiler:413 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 195: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v" Line 198: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <video_generator>.
WARNING:HDLCompiler:413 - "/media/psf/Home/Develop/atlys-hdmi-processor/video_generator.v" Line 178: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/media/psf/Home/Develop/atlys-hdmi-processor/video_generator.v" Line 181: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/media/psf/Home/Develop/atlys-hdmi-processor/video_generator.v" Line 184: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <tmds_tx>.

Elaborating module <convert_30to15_fifo>.

Elaborating module <FDC>.

Elaborating module <DRAM16XN(data_width=30)>.

Elaborating module <RAM16X1D>.

Elaborating module <FDP>.

Elaborating module <FD>.

Elaborating module <FDR>.

Elaborating module <FDRE>.

Elaborating module <FDE>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=13,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.
WARNING:HDLCompiler:1127 - "/media/psf/Home/Develop/atlys-hdmi-processor/tx/tmds_tx.v" Line 66: Assignment to pllclk1 ignored, since the identifier is never used

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <serdes_n_to_1(SF=5)>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="MASTER",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="SLAVE",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OBUFDS>.

Elaborating module <encode>.
WARNING:HDLCompiler:634 - "/media/psf/Home/Develop/atlys-hdmi-processor/tx/tmds_tx.v" Line 197: Net <FALSE> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "/media/psf/Home/Develop/atlys-hdmi-processor/main.v".
        TRUE = 1'b1
        FALSE = 1'b0
    Summary:
	inferred   6 Multiplexer(s).
Unit <main> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "/media/psf/Home/Develop/atlys-hdmi-processor/ipcore_dir/dcm.v".
    Summary:
	no macro.
Unit <dcm> synthesized.

Synthesizing Unit <colorbar_generator>.
    Related source file is "/media/psf/Home/Develop/atlys-hdmi-processor/colorbar_generator.v".
        TRUE = 1'b1
        FALSE = 1'b0
        H_ACTIVE_PIXEL = 12'b011110000000
        H_FPORCH_PIXEL = 12'b000001011000
        H_SYNC_PIXEL = 12'b000000101100
        H_BPORCH_PIXEL = 12'b000010010100
        H_LIMIT_PIXEL = 12'b100010011000
        V_ACTIVE_LINE = 11'b10000111000
        V_FPORCH_LINE = 11'b00000000100
        V_SYNC_LINE = 11'b00000000101
        V_BPORCH_LINE = 11'b00000100100
        V_LIMIT_LINE = 11'b10001100101
    Found 11-bit register for signal <vpos>.
    Found 8-bit register for signal <red>.
    Found 8-bit register for signal <green>.
    Found 8-bit register for signal <blue>.
    Found 12-bit register for signal <hpos>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <de>.
    Found 13-bit adder for signal <_n0073> created at line 196.
    Found 12-bit adder for signal <_n0076> created at line 198.
    Found 12-bit comparator greater for signal <hpos[11]_GND_7_o_LessThan_12_o> created at line 217
    Found 12-bit comparator lessequal for signal <n0011> created at line 217
    Found 11-bit comparator greater for signal <vpos[10]_PWR_7_o_LessThan_14_o> created at line 218
    Found 11-bit comparator lessequal for signal <n0015> created at line 218
    Found 12-bit comparator greater for signal <hpos[11]_GND_7_o_LessThan_16_o> created at line 219
    Found 11-bit comparator greater for signal <vpos[10]_PWR_7_o_LessThan_17_o> created at line 219
    Found 11-bit comparator greater for signal <vpos[10]_GND_7_o_LessThan_20_o> created at line 236
    Found 11-bit comparator greater for signal <vpos[10]_GND_7_o_LessThan_21_o> created at line 241
    Found 11-bit comparator greater for signal <vpos[10]_GND_7_o_LessThan_22_o> created at line 246
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <colorbar_generator> synthesized.

Synthesizing Unit <video_generator>.
    Related source file is "/media/psf/Home/Develop/atlys-hdmi-processor/video_generator.v".
        TRUE = 1'b1
        FALSE = 1'b0
        H_ACTIVE_PIXEL = 12'b011110000000
        H_FPORCH_PIXEL = 12'b000001011000
        H_SYNC_PIXEL = 12'b000000101100
        H_BPORCH_PIXEL = 12'b000010010100
        H_LIMIT_PIXEL = 12'b100010011000
        V_ACTIVE_LINE = 11'b10000111000
        V_FPORCH_LINE = 11'b00000000100
        V_SYNC_LINE = 11'b00000000101
        V_BPORCH_LINE = 11'b00000100100
        V_LIMIT_LINE = 11'b10001100101
    Register <blue> equivalent to <green> has been removed
    Found 11-bit register for signal <vpos>.
    Found 8-bit register for signal <red>.
    Found 8-bit register for signal <green>.
    Found 12-bit register for signal <hpos>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <de>.
    Found 12-bit register for signal <lpos>.
    Found 13-bit adder for signal <_n0080> created at line 179.
    Found 12-bit adder for signal <_n0077> created at line 181.
    Found 13-bit adder for signal <_n0074> created at line 184.
    Found 12-bit comparator greater for signal <hpos[11]_GND_8_o_LessThan_20_o> created at line 204
    Found 12-bit comparator lessequal for signal <n0018> created at line 204
    Found 11-bit comparator greater for signal <vpos[10]_PWR_8_o_LessThan_22_o> created at line 205
    Found 11-bit comparator lessequal for signal <n0022> created at line 205
    Found 12-bit comparator greater for signal <hpos[11]_GND_8_o_LessThan_24_o> created at line 206
    Found 11-bit comparator greater for signal <vpos[10]_PWR_8_o_LessThan_25_o> created at line 206
    Found 12-bit comparator equal for signal <hpos[11]_lpos[11]_equal_28_o> created at line 223
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <video_generator> synthesized.

Synthesizing Unit <tmds_tx>.
    Related source file is "/media/psf/Home/Develop/atlys-hdmi-processor/tx/tmds_tx.v".
WARNING:Xst:653 - Signal <FALSE> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <clk_toggle>.
    Found 5-bit register for signal <tmdsclkint>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <tmds_tx> synthesized.

Synthesizing Unit <convert_30to15_fifo>.
    Related source file is "/media/psf/Home/Develop/atlys-hdmi-processor/tx/convert_30to15_fifo.v".
        ADDR0 = 4'b0000
        ADDR1 = 4'b0001
        ADDR2 = 4'b0010
        ADDR3 = 4'b0011
        ADDR4 = 4'b0100
        ADDR5 = 4'b0101
        ADDR6 = 4'b0110
        ADDR7 = 4'b0111
        ADDR8 = 4'b1000
        ADDR9 = 4'b1001
        ADDR10 = 4'b1010
        ADDR11 = 4'b1011
        ADDR12 = 4'b1100
        ADDR13 = 4'b1101
        ADDR14 = 4'b1110
        ADDR15 = 4'b1111
    Set property "ASYNC_REG = TRUE" for instance <fdp_rst>.
INFO:Xst:3210 - "/media/psf/Home/Develop/atlys-hdmi-processor/tx/convert_30to15_fifo.v" line 64: Output port <O_DATA_OUT> of the instance <fifo_u> is unconnected or connected to loadless signal.
    Found 16x4-bit Read Only RAM for signal <wa_d>
    Found 16x4-bit Read Only RAM for signal <ra_d>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplexer(s).
Unit <convert_30to15_fifo> synthesized.

Synthesizing Unit <DRAM16XN>.
    Related source file is "/media/psf/Home/Develop/atlys-hdmi-processor/common/DRAM16XN.v".
        data_width = 30
    Summary:
	no macro.
Unit <DRAM16XN> synthesized.

Synthesizing Unit <serdes_n_to_1>.
    Related source file is "/media/psf/Home/Develop/atlys-hdmi-processor/tx/serdes_n_to_1.v".
        SF = 5
    Summary:
	no macro.
Unit <serdes_n_to_1> synthesized.

Synthesizing Unit <encode>.
    Related source file is "/media/psf/Home/Develop/atlys-hdmi-processor/tx/encode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 10-bit register for signal <dout>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <din_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <de_q>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit subtractor for signal <PWR_25_o_BUS_0017_sub_29_OUT> created at line 110.
    Found 5-bit subtractor for signal <n0233> created at line 169.
    Found 5-bit subtractor for signal <n0235> created at line 175.
    Found 5-bit subtractor for signal <n0236> created at line 175.
    Found 2-bit adder for signal <n0183[1:0]> created at line 66.
    Found 3-bit adder for signal <n0186[2:0]> created at line 66.
    Found 2-bit adder for signal <n0204[1:0]> created at line 109.
    Found 3-bit adder for signal <n0207[2:0]> created at line 109.
    Found 5-bit adder for signal <n0232> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_25_o_add_47_OUT> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_25_o_add_50_OUT> created at line 175.
    Found 4-bit adder for signal <_n0248> created at line 66.
    Found 4-bit adder for signal <_n0249> created at line 66.
    Found 4-bit adder for signal <_n0250> created at line 66.
    Found 4-bit adder for signal <_n0251> created at line 66.
    Found 4-bit adder for signal <BUS_0003_GND_25_o_add_7_OUT> created at line 66.
    Found 4-bit adder for signal <_n0253> created at line 109.
    Found 4-bit adder for signal <_n0254> created at line 109.
    Found 4-bit adder for signal <_n0255> created at line 109.
    Found 4-bit adder for signal <_n0256> created at line 109.
    Found 4-bit adder for signal <BUS_0010_GND_25_o_add_20_OUT> created at line 109.
    Found 5-bit adder for signal <cnt[4]_GND_25_o_sub_41_OUT> created at line 162.
    Found 5-bit adder for signal <cnt[4]_GND_25_o_sub_43_OUT> created at line 162.
    Found 4x10-bit Read Only RAM for signal <c1_reg_PWR_25_o_wide_mux_53_OUT>
    Found 4-bit comparator greater for signal <GND_25_o_n1d[3]_LessThan_11_o> created at line 77
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_33_o> created at line 121
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_34_o> created at line 125
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_35_o> created at line 125
    Summary:
	inferred   1 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <encode> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x4-bit single-port Read Only RAM                    : 2
 4x10-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 74
 12-bit adder                                          : 2
 13-bit adder                                          : 3
 2-bit adder                                           : 6
 3-bit adder                                           : 6
 4-bit adder                                           : 30
 4-bit subtractor                                      : 3
 5-bit adder                                           : 15
 5-bit subtractor                                      : 9
# Registers                                            : 54
 1-bit register                                        : 19
 10-bit register                                       : 3
 11-bit register                                       : 2
 12-bit register                                       : 3
 2-bit register                                        : 3
 4-bit register                                        : 9
 5-bit register                                        : 4
 8-bit register                                        : 8
 9-bit register                                        : 3
# Comparators                                          : 28
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 2
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 4
 12-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
# Multiplexers                                         : 130
 1-bit 2-to-1 multiplexer                              : 99
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 11
# Xors                                                 : 42
 1-bit xor2                                            : 42

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <red_0> in Unit <vg_gen> is equivalent to the following 8 FFs/Latches, which will be removed : <red_1> <red_2> <red_3> <red_4> <red_5> <red_6> <red_7> <de> 
INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <tmds_tx_0> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <encode_g>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <encode_g>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <encode_r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <encode_r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <encode_g>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <encode_g>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <encode_r>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <encode_r>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <convert_30to15_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_wa_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wa_d>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ra_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ra>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ra_d>          |          |
    -----------------------------------------------------------------------
Unit <convert_30to15_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0010_GND_25_o_add_20_OUT_Madd1> :
 	<Madd__n0253> in block <encode>, 	<Madd__n0254> in block <encode>, 	<Madd__n0256_Madd> in block <encode>, 	<Madd_n0204[1:0]> in block <encode>, 	<Madd_BUS_0010_GND_25_o_add_20_OUT_Madd> in block <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_25_o_add_7_OUT_Madd1> :
 	<Madd__n0248> in block <encode>, 	<Madd__n0249> in block <encode>, 	<Madd__n0251_Madd> in block <encode>, 	<Madd_n0183[1:0]> in block <encode>, 	<Madd_BUS_0003_GND_25_o_add_7_OUT_Madd> in block <encode>.
INFO:Xst:3231 - The small RAM <Mram_c1_reg_PWR_25_o_wide_mux_53_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <dout> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c1_reg_PWR_25_o_wide_mux_53_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
Unit <encode> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x4-bit single-port distributed Read Only RAM        : 2
 4x10-bit single-port distributed Read Only RAM        : 3
# Adders/Subtractors                                   : 32
 12-bit adder                                          : 2
 13-bit adder                                          : 3
 4-bit subtractor                                      : 3
 5-bit adder                                           : 15
 5-bit subtractor                                      : 9
# Adder Trees                                          : 6
 4-bit / 6-inputs adder tree                           : 6
# Registers                                            : 317
 Flip-Flops                                            : 317
# Comparators                                          : 28
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 2
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 4
 12-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
# Multiplexers                                         : 130
 1-bit 2-to-1 multiplexer                              : 99
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 11
# Xors                                                 : 42
 1-bit xor2                                            : 42

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <red_0> in Unit <video_generator> is equivalent to the following 8 FFs/Latches, which will be removed : <red_1> <red_2> <red_3> <red_4> <red_5> <red_6> <red_7> <de> 
INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <tmds_tx> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
INFO:Xst:1901 - Instance pll_base_oserdes in unit pll_base_oserdes of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <blue_0> in Unit <colorbar_generator> is equivalent to the following 7 FFs/Latches, which will be removed : <blue_1> <blue_2> <blue_3> <blue_4> <blue_5> <blue_6> <blue_7> 
INFO:Xst:2261 - The FF/Latch <green_0> in Unit <colorbar_generator> is equivalent to the following 7 FFs/Latches, which will be removed : <green_1> <green_2> <green_3> <green_4> <green_5> <green_6> <green_7> 
INFO:Xst:2261 - The FF/Latch <red_0> in Unit <colorbar_generator> is equivalent to the following 7 FFs/Latches, which will be removed : <red_1> <red_2> <red_3> <red_4> <red_5> <red_6> <red_7> 
INFO:Xst:2261 - The FF/Latch <green_0> in Unit <video_generator> is equivalent to the following 7 FFs/Latches, which will be removed : <green_1> <green_2> <green_3> <green_4> <green_5> <green_6> <green_7> 
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <encode> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <encode>.

Optimizing unit <DRAM16XN> ...

Optimizing unit <main> ...

Optimizing unit <colorbar_generator> ...

Optimizing unit <video_generator> ...

Optimizing unit <tmds_tx> ...

Optimizing unit <encode> ...
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 0 in block <encode>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <convert_30to15_fifo> ...
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_r/c1_q> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_r/c0_q> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_g/c1_q> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_g/c0_q> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmds_tx_0/encode_r/c1_reg> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmds_tx_0/encode_r/c0_reg> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmds_tx_0/encode_g/c1_reg> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmds_tx_0/encode_g/c0_reg> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_r/n1d_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_r/n1d_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_r/n1d_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_g/n1d_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_g/n1d_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_g/n1d_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_b/n1d_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_b/n1d_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tmds_tx_0/encode_b/n1d_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_7> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_8> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_8> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_9> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_9> 
INFO:Xst:2261 - The FF/Latch <tmds_tx_0/encode_r/n1d_3> in Unit <main> is equivalent to the following 8 FFs/Latches, which will be removed : <tmds_tx_0/encode_r/din_q_7> <tmds_tx_0/encode_r/din_q_6> <tmds_tx_0/encode_r/din_q_5> <tmds_tx_0/encode_r/din_q_4> <tmds_tx_0/encode_r/din_q_3> <tmds_tx_0/encode_r/din_q_2> <tmds_tx_0/encode_r/din_q_1> <tmds_tx_0/encode_r/din_q_0> 
INFO:Xst:2261 - The FF/Latch <tmds_tx_0/encode_b/n1q_m_3> in Unit <main> is equivalent to the following 8 FFs/Latches, which will be removed : <tmds_tx_0/encode_b/q_m_reg_7> <tmds_tx_0/encode_b/q_m_reg_6> <tmds_tx_0/encode_b/q_m_reg_5> <tmds_tx_0/encode_b/q_m_reg_4> <tmds_tx_0/encode_b/q_m_reg_3> <tmds_tx_0/encode_b/q_m_reg_2> <tmds_tx_0/encode_b/q_m_reg_1> <tmds_tx_0/encode_b/q_m_reg_0> 
INFO:Xst:2261 - The FF/Latch <tmds_tx_0/encode_r/n0q_m_3> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <tmds_tx_0/encode_r/q_m_reg_8> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vpos_10> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vpos_10> 
INFO:Xst:2261 - The FF/Latch <tmds_tx_0/encode_r/n1q_m_3> in Unit <main> is equivalent to the following 8 FFs/Latches, which will be removed : <tmds_tx_0/encode_r/q_m_reg_7> <tmds_tx_0/encode_r/q_m_reg_6> <tmds_tx_0/encode_r/q_m_reg_5> <tmds_tx_0/encode_r/q_m_reg_4> <tmds_tx_0/encode_r/q_m_reg_3> <tmds_tx_0/encode_r/q_m_reg_2> <tmds_tx_0/encode_r/q_m_reg_1> <tmds_tx_0/encode_r/q_m_reg_0> 
INFO:Xst:2261 - The FF/Latch <tmds_tx_0/encode_g/n1d_3> in Unit <main> is equivalent to the following 8 FFs/Latches, which will be removed : <tmds_tx_0/encode_g/din_q_7> <tmds_tx_0/encode_g/din_q_6> <tmds_tx_0/encode_g/din_q_5> <tmds_tx_0/encode_g/din_q_4> <tmds_tx_0/encode_g/din_q_3> <tmds_tx_0/encode_g/din_q_2> <tmds_tx_0/encode_g/din_q_1> <tmds_tx_0/encode_g/din_q_0> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hsync> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hsync> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vpos_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vpos_0> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vpos_1> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vpos_1> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vpos_2> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vpos_2> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vpos_3> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vpos_3> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vpos_4> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vpos_4> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vpos_5> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vpos_5> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vpos_6> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vpos_6> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vpos_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vpos_7> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vpos_8> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vpos_8> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vpos_9> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vpos_9> 
INFO:Xst:2261 - The FF/Latch <tmds_tx_0/encode_g/n0q_m_3> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <tmds_tx_0/encode_g/q_m_reg_8> 
INFO:Xst:2261 - The FF/Latch <tmds_tx_0/encode_b/n1d_3> in Unit <main> is equivalent to the following 8 FFs/Latches, which will be removed : <tmds_tx_0/encode_b/din_q_7> <tmds_tx_0/encode_b/din_q_6> <tmds_tx_0/encode_b/din_q_5> <tmds_tx_0/encode_b/din_q_4> <tmds_tx_0/encode_b/din_q_3> <tmds_tx_0/encode_b/din_q_2> <tmds_tx_0/encode_b/din_q_1> <tmds_tx_0/encode_b/din_q_0> 
INFO:Xst:2261 - The FF/Latch <clr_gen/vsync> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/vsync> 
INFO:Xst:2261 - The FF/Latch <tmds_tx_0/encode_r/de_q> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <tmds_tx_0/encode_g/de_q> <tmds_tx_0/encode_b/de_q> 
INFO:Xst:2261 - The FF/Latch <tmds_tx_0/encode_b/n0q_m_3> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <tmds_tx_0/encode_b/q_m_reg_8> 
INFO:Xst:2261 - The FF/Latch <tmds_tx_0/encode_g/n1q_m_3> in Unit <main> is equivalent to the following 8 FFs/Latches, which will be removed : <tmds_tx_0/encode_g/q_m_reg_7> <tmds_tx_0/encode_g/q_m_reg_6> <tmds_tx_0/encode_g/q_m_reg_5> <tmds_tx_0/encode_g/q_m_reg_4> <tmds_tx_0/encode_g/q_m_reg_3> <tmds_tx_0/encode_g/q_m_reg_2> <tmds_tx_0/encode_g/q_m_reg_1> <tmds_tx_0/encode_g/q_m_reg_0> 
INFO:Xst:2261 - The FF/Latch <clr_gen/de> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/red_0> 
INFO:Xst:2261 - The FF/Latch <tmds_tx_0/encode_r/de_reg> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <tmds_tx_0/encode_g/de_reg> <tmds_tx_0/encode_b/de_reg> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_0> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_1> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_1> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_10> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_10> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_2> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_2> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_11> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_11> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_3> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_3> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_4> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_4> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_5> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_5> 
INFO:Xst:2261 - The FF/Latch <clr_gen/hpos_6> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <vg_gen/hpos_6> 

Mapping all equations...
ERROR:Xst:2035 - Port <CLOCK_100M> has illegal connections. This port is connected to an input buffer and other components.
Input Buffer:
   Port <I> of node <px_clk_dcm/clkin1_buf> (IBUFG) in unit <main>
Other Components:
   Port <clk> of node <serial_0> (serial) in unit <main>


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 9.49 secs
 
--> 


Total memory usage is 395088 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :   52 (   0 filtered)

