$date
	Tue Jul 18 12:07:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Blocking $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#50
1#
#100
0#
#110
1$
#130
