precision: Setting MGC_HOME to /cad/mentor/precision/2022.2/Mgc_home ...
precision: Executing on platform: CentOS Linux release 7.9.2009 (Core)  -- 3.10.0-1160.80.1.el7.x86_64 -- x86_64 
//  Precision RTL Synthesis 64-bit 2022.2.0.9 (Production Release) Fri Nov 25 19:04:53 PST 2022
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2022, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux anm3@cad11.nordicsemi.no #1 SMP Tue Nov 8 15:48:59 UTC 2022 3.10.0-1160.80.1.el7.x86_64 x86_64
//  
//  Start time Fri Jun 23 19:56:59 2023
# -------------------------------------------------
# Info: [9569]: Logging session transcript to file /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/precision.log
# Info: /hizz/pro/sig_research/dddTools/work/anm3/asvi
# Warning: [9550]: Removed existing project /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/precision_runs.psp in folder /hizz/pro/sig_research/dddTools/work/anm3/asvi/out.
# Info: [9577]: Input directory: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out
# Info: [9558]: Created project /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/precision_runs.psp in folder /hizz/pro/sig_research/dddTools/work/anm3/asvi/out.
# Warning: [9527]: Removed existing implementation folder: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run.
# Info: [9531]: Created directory: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run.
# Info: [9557]: Created implementation prn_run in project /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/precision_runs.psp.
# Info: [9578]: The Results Directory has been set to: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run/
# Info: [9569]: Logging project transcript to file /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run/precision.log
# Info: [9569]: Logging suppressed messages transcript to file /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run/precision.log.suppressed
# Info: [9552]: Activated implementation prn_run in project /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/precision_runs.psp.
# Info: [20026]: MultiProc: Precision will use a maximum of 16 logical processors.
# Info: [15302]: Setting up the design to use synthesis library "xck7.syn"
# Info: [585]: The global max fanout is currently set to 10000 for Xilinx - KINTEX-7.
# Info: [15328]: Setting Part to: "7K70TFBG676".
# Info: [15329]: Setting Process to: "1".
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [585]: The global max fanout is currently set to 1000 for Xilinx - KINTEX-7.
# Info: [3052]: Decompressing file : /cad/mentor/precision/2022.2/Mgc_home/pkgs/psr/techlibs/xck7.syn in /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run/synlib.
# Info: [3022]: Reading file: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run/synlib/xck7.syn.
# Info: [645]: Loading library initialization file /cad/mentor/precision/2022.2/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2022b.4
# Info: [42003]: Starting analysis of files in library "work"
# Info: [41002]: Analyzing input file "/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_unpacked_port_namedPortWithoutModport.sv" ...
# Info: [670]: Top module of the design is set to: top.
# Info: [668]: Current working directory: /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2022b.4
# Info: [40000]: Last compiled on Oct 11 2022 03:57:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2022b.4
# Info: [40000]: Last compiled on Oct 11 2022 04:31:14
# Info: [44512]: Initializing...
# Info: [44506]: Module M{port =>I}: Pre-processing...
# Error: [41912]: "synStatements.cxx", line 3893: Null Object Passed to the function veForGetIsEventControlled.
# Error: [41912]: "forLoopUnroll.cxx", line 283: Null Object Passed to the function veForGetVarList.
# Error: [41912]: "forLoopUnroll.cxx", line 347: Null Object Passed to the function veForGetInitialList.
# Error: [41912]: "synForOptimization.cxx", line 145: Null Object Passed to the function veForGetVarList.
# Error: [41912]: "synForOptimization.cxx", line 154: Null Object Passed to the function veForGetStmtPart.
# Error: [41912]: "forLoopUnroll.cxx", line 493: Null Object Passed to the function veForGetCondition.
# Error: [41912]: "forLoopUnroll.cxx", line 523: Null Object Passed to the function veForGetStmtPart.
# Error: [41912]: "forLoopUnroll.cxx", line 667: Null Object Passed to the function veForGetStmtPart.
# Error: [41912]: "forLoopUnroll.cxx", line 673: Null Object Passed to the function veForGetVarList.
Obtained 27 stack frames.
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z11print_tracev+0x18) [0x882e48]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z17rtlcSignalHandleri+0x20) [0x8983e0]
/lib64/libc.so.6(+0x36400) [0x7f069e9cc400]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z25genCDFGforUnrolledForLoopP11CsynCDFNodePvP10CsynDHNode+0x9c4) [0xad4e44]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z10genCDFGforP11CsynCDFNodePvP10CsynDHNode+0x4a) [0xae6d2a]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z14genCDFGforeachP11CsynCDFNodePvP10CsynDHNode+0x2d) [0xae771d]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z16genCDFGstatementP11CsynCDFNodePvP10CsynDHNode+0x41c) [0xae42cc]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z26genCDFGdelayOrEventControlP11CsynCDFNodePvP10CsynDHNode+0xcd) [0xae89cd]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z16genCDFGstatementP11CsynCDFNodePvP10CsynDHNode+0x7fe) [0xae46ae]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z17genCDFGsyncAlwaysPvP10CsynDHNode+0x2b5) [0xaa8f55]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z13genCDFGalwaysPvP10CsynDHNode+0x470) [0xaa9c90]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z24genCDFGModuleOrderedListPvP10CsynDHNode+0x418) [0xaaa228]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z13genCDFGmodulePvP10CsynDHNode+0x14b) [0xaaa92b]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_ZN12veDesignUnit7CompileEv+0xc51) [0xb8fa71]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_ZN12veDesignUnit7ProcessEv+0x71e) [0xb940be]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_ZN16veInstDesignUnit7ProcessEv+0x1b7) [0xba4517]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle() [0xb89c5d]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_ZN12veDesignUnit15ProcessInstanceEPv+0xc2) [0xb8d1d2]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle() [0xb8d3cb]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_ZN12veDesignUnit7CompileEv+0x4c8) [0xb8f2e8]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_ZN12veDesignUnit7ProcessEv+0x71e) [0xb940be]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_ZN15veTopDesignUnit7ProcessEv+0x146) [0xb99f86]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_Z15vesynCreateCDFGPv+0x162e) [0xb7b1fe]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(_ZN11MainSynFlow8mainFlowEiPPcS1_+0x278e) [0x86851e]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle(main+0x1e) [0x8500ee]
/lib64/libc.so.6(__libc_start_main+0xf5) [0x7f069e9b8555]
/cad/mentor/precision/2022.2/Mgc_home/pkgs/rtlc_psr/rtlc/bin/linux/rtlc-vle() [0x8611af]
Internal error at LINE 24 in FILE /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_unpacked_port_namedPortWithoutModport.sv: while processing 
statement: foreach (j.x [i ]) j.x[i] <= i_a;
# Error: [47003]: Segmentation violation.
# Info: [44859]: Compilation failed...
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44859]: Compilation failed...
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Error: [685]: Unable to elaborate design work.top in verilog.
# Error: [592]: near file tcl/precision_batch_run.tcl, line 7: 
FAILURE
