--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ada/Documents/SUTD/Term4/compstruc/fpga/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 869 paths analyzed, 154 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.523ns.
--------------------------------------------------------------------------------
Slack:                  15.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.481ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.331 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_3
    SLICE_X5Y29.B1       net (fanout=5)        0.998   M_pixel_q[3]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.D2       net (fanout=10)       1.246   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_9_rstpot
                                                       M_pixel_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.481ns (1.212ns logic, 3.269ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_pixel_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.456ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.194 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_pixel_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.BQ       Tcko                  0.430   M_pixel_q[8]
                                                       M_pixel_q_8
    SLICE_X5Y29.B3       net (fanout=5)        0.973   M_pixel_q[8]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.D2       net (fanout=10)       1.246   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_9_rstpot
                                                       M_pixel_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (1.212ns logic, 3.244ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  15.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.378ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_3
    SLICE_X5Y29.B1       net (fanout=5)        0.998   M_pixel_q[3]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y26.A1       net (fanout=10)       1.034   _n009211
    SLICE_X5Y26.CLK      Tas                   0.373   M_pixel_q[8]
                                                       M_pixel_q_7_rstpot
                                                       M_pixel_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (1.321ns logic, 3.057ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.DMUX     Tshcko                0.518   vsync1
                                                       M_pixel_q_9
    SLICE_X5Y29.B2       net (fanout=6)        0.787   M_pixel_q[9]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.D2       net (fanout=10)       1.246   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_9_rstpot
                                                       M_pixel_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (1.300ns logic, 3.058ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_pixel_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.353ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_pixel_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.BQ       Tcko                  0.430   M_pixel_q[8]
                                                       M_pixel_q_8
    SLICE_X5Y29.B3       net (fanout=5)        0.973   M_pixel_q[8]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y26.A1       net (fanout=10)       1.034   _n009211
    SLICE_X5Y26.CLK      Tas                   0.373   M_pixel_q[8]
                                                       M_pixel_q_7_rstpot
                                                       M_pixel_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (1.321ns logic, 3.032ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.311ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.331 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_3
    SLICE_X5Y29.B1       net (fanout=5)        0.998   M_pixel_q[3]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.C3       net (fanout=10)       1.076   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_10_rstpot
                                                       M_pixel_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.311ns (1.212ns logic, 3.099ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  15.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_pixel_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.194 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_pixel_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.BQ       Tcko                  0.430   M_pixel_q[8]
                                                       M_pixel_q_8
    SLICE_X5Y29.B3       net (fanout=5)        0.973   M_pixel_q[8]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.C3       net (fanout=10)       1.076   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_10_rstpot
                                                       M_pixel_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (1.212ns logic, 3.074ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  15.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.DMUX     Tshcko                0.518   vsync1
                                                       M_pixel_q_9
    SLICE_X5Y29.B2       net (fanout=6)        0.787   M_pixel_q[9]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y26.A1       net (fanout=10)       1.034   _n009211
    SLICE_X5Y26.CLK      Tas                   0.373   M_pixel_q[8]
                                                       M_pixel_q_7_rstpot
                                                       M_pixel_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (1.409ns logic, 2.846ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_5 (FF)
  Destination:          M_pixel_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.331 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_5 to M_pixel_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.CQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_5
    SLICE_X5Y29.B5       net (fanout=6)        0.711   M_pixel_q[5]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.D2       net (fanout=10)       1.246   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_9_rstpot
                                                       M_pixel_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (1.212ns logic, 2.982ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.DMUX     Tshcko                0.518   vsync1
                                                       M_pixel_q_9
    SLICE_X5Y29.B2       net (fanout=6)        0.787   M_pixel_q[9]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.C3       net (fanout=10)       1.076   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_10_rstpot
                                                       M_pixel_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (1.300ns logic, 2.888ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_pixel_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.168ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_pixel_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.CMUX     Tshcko                0.518   vsync1
                                                       M_pixel_q_10
    SLICE_X5Y29.B4       net (fanout=5)        0.597   M_pixel_q[10]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.D2       net (fanout=10)       1.246   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_9_rstpot
                                                       M_pixel_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.168ns (1.300ns logic, 2.868ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_4 (FF)
  Destination:          M_pixel_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.331 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_4 to M_pixel_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.BQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_4
    SLICE_X5Y29.B6       net (fanout=5)        0.620   M_pixel_q[4]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.D2       net (fanout=10)       1.246   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_9_rstpot
                                                       M_pixel_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (1.212ns logic, 2.891ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  15.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_5 (FF)
  Destination:          M_pixel_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_5 to M_pixel_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.CQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_5
    SLICE_X5Y29.B5       net (fanout=6)        0.711   M_pixel_q[5]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y26.A1       net (fanout=10)       1.034   _n009211
    SLICE_X5Y26.CLK      Tas                   0.373   M_pixel_q[8]
                                                       M_pixel_q_7_rstpot
                                                       M_pixel_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (1.321ns logic, 2.770ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_3
    SLICE_X5Y29.B1       net (fanout=5)        0.998   M_pixel_q[3]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y23.B1       net (fanout=10)       0.745   _n009211
    SLICE_X5Y23.CLK      Tas                   0.373   M_pixel_q[6]
                                                       M_pixel_q_4_rstpot
                                                       M_pixel_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (1.321ns logic, 2.768ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_pixel_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_pixel_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.BQ       Tcko                  0.430   M_pixel_q[8]
                                                       M_pixel_q_8
    SLICE_X5Y29.B3       net (fanout=5)        0.973   M_pixel_q[8]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y23.B1       net (fanout=10)       0.745   _n009211
    SLICE_X5Y23.CLK      Tas                   0.373   M_pixel_q[6]
                                                       M_pixel_q_4_rstpot
                                                       M_pixel_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (1.321ns logic, 2.743ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_pixel_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_pixel_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.CMUX     Tshcko                0.518   vsync1
                                                       M_pixel_q_10
    SLICE_X5Y29.B4       net (fanout=5)        0.597   M_pixel_q[10]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y26.A1       net (fanout=10)       1.034   _n009211
    SLICE_X5Y26.CLK      Tas                   0.373   M_pixel_q[8]
                                                       M_pixel_q_7_rstpot
                                                       M_pixel_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (1.409ns logic, 2.656ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  15.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_5 (FF)
  Destination:          M_pixel_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.331 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_5 to M_pixel_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.CQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_5
    SLICE_X5Y29.B5       net (fanout=6)        0.711   M_pixel_q[5]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.C3       net (fanout=10)       1.076   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_10_rstpot
                                                       M_pixel_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (1.212ns logic, 2.812ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  15.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_4 (FF)
  Destination:          M_pixel_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_4 to M_pixel_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.BQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_4
    SLICE_X5Y29.B6       net (fanout=5)        0.620   M_pixel_q[4]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y26.A1       net (fanout=10)       1.034   _n009211
    SLICE_X5Y26.CLK      Tas                   0.373   M_pixel_q[8]
                                                       M_pixel_q_7_rstpot
                                                       M_pixel_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (1.321ns logic, 2.679ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_10 (FF)
  Destination:          M_pixel_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_10 to M_pixel_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.CMUX     Tshcko                0.518   vsync1
                                                       M_pixel_q_10
    SLICE_X5Y29.B4       net (fanout=5)        0.597   M_pixel_q[10]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.C3       net (fanout=10)       1.076   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_10_rstpot
                                                       M_pixel_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (1.300ns logic, 2.698ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_3
    SLICE_X5Y29.B1       net (fanout=5)        0.998   M_pixel_q[3]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y26.B6       net (fanout=10)       0.638   _n009211
    SLICE_X5Y26.CLK      Tas                   0.373   M_pixel_q[8]
                                                       M_pixel_q_8_rstpot
                                                       M_pixel_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.321ns logic, 2.661ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.966ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.321 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.DMUX     Tshcko                0.518   vsync1
                                                       M_pixel_q_9
    SLICE_X5Y29.B2       net (fanout=6)        0.787   M_pixel_q[9]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y23.B1       net (fanout=10)       0.745   _n009211
    SLICE_X5Y23.CLK      Tas                   0.373   M_pixel_q[6]
                                                       M_pixel_q_4_rstpot
                                                       M_pixel_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (1.409ns logic, 2.557ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_pixel_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.957ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_pixel_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.BQ       Tcko                  0.430   M_pixel_q[8]
                                                       M_pixel_q_8
    SLICE_X5Y29.B3       net (fanout=5)        0.973   M_pixel_q[8]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y26.B6       net (fanout=10)       0.638   _n009211
    SLICE_X5Y26.CLK      Tas                   0.373   M_pixel_q[8]
                                                       M_pixel_q_8_rstpot
                                                       M_pixel_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (1.321ns logic, 2.636ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_4 (FF)
  Destination:          M_pixel_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.331 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_4 to M_pixel_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.BQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_4
    SLICE_X5Y29.B6       net (fanout=5)        0.620   M_pixel_q[4]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y29.C3       net (fanout=10)       1.076   _n009211
    SLICE_X5Y29.CLK      Tas                   0.264   vsync1
                                                       M_pixel_q_10_rstpot
                                                       M_pixel_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.212ns logic, 2.721ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  16.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_3
    SLICE_X5Y29.B1       net (fanout=5)        0.998   M_pixel_q[3]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y23.C3       net (fanout=10)       0.582   _n009211
    SLICE_X5Y23.CLK      Tas                   0.373   M_pixel_q[6]
                                                       M_pixel_q_5_rstpot
                                                       M_pixel_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (1.321ns logic, 2.605ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_pixel_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_pixel_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.BQ       Tcko                  0.430   M_pixel_q[8]
                                                       M_pixel_q_8
    SLICE_X5Y29.B3       net (fanout=5)        0.973   M_pixel_q[8]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y23.C3       net (fanout=10)       0.582   _n009211
    SLICE_X5Y23.CLK      Tas                   0.373   M_pixel_q[6]
                                                       M_pixel_q_5_rstpot
                                                       M_pixel_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.321ns logic, 2.580ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_3
    SLICE_X5Y29.B1       net (fanout=5)        0.998   M_pixel_q[3]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y22.D2       net (fanout=10)       0.555   _n009211
    SLICE_X5Y22.CLK      Tas                   0.373   M_pixel_q[2]
                                                       M_pixel_q_2_rstpot
                                                       M_pixel_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (1.321ns logic, 2.578ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_pixel_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_pixel_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.BQ       Tcko                  0.430   M_pixel_q[8]
                                                       M_pixel_q_8
    SLICE_X5Y29.B3       net (fanout=5)        0.973   M_pixel_q[8]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y22.D2       net (fanout=10)       0.555   _n009211
    SLICE_X5Y22.CLK      Tas                   0.373   M_pixel_q[2]
                                                       M_pixel_q_2_rstpot
                                                       M_pixel_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (1.321ns logic, 2.553ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_3 (FF)
  Destination:          M_pixel_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.186 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_3 to M_pixel_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.430   M_pixel_q[6]
                                                       M_pixel_q_3
    SLICE_X5Y29.B1       net (fanout=5)        0.998   M_pixel_q[3]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y29.A5       net (fanout=4)        0.238   N0
    SLICE_X5Y29.A        Tilo                  0.259   vsync1
                                                       _n00921
    SLICE_X5Y22.A3       net (fanout=11)       1.312   _n00921
    SLICE_X5Y22.CLK      Tas                   0.373   M_pixel_q[2]
                                                       M_pixel_q_0_rstpot
                                                       M_pixel_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (1.321ns logic, 2.548ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_9 (FF)
  Destination:          M_pixel_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.859ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_9 to M_pixel_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.DMUX     Tshcko                0.518   vsync1
                                                       M_pixel_q_9
    SLICE_X5Y29.B2       net (fanout=6)        0.787   M_pixel_q[9]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y22.B4       net (fanout=4)        1.025   N0
    SLICE_X5Y22.B        Tilo                  0.259   M_pixel_q[2]
                                                       _n00921_1
    SLICE_X5Y26.B6       net (fanout=10)       0.638   _n009211
    SLICE_X5Y26.CLK      Tas                   0.373   M_pixel_q[8]
                                                       M_pixel_q_8_rstpot
                                                       M_pixel_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.409ns logic, 2.450ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pixel_q_8 (FF)
  Destination:          M_pixel_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pixel_q_8 to M_pixel_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.BQ       Tcko                  0.430   M_pixel_q[8]
                                                       M_pixel_q_8
    SLICE_X5Y29.B3       net (fanout=5)        0.973   M_pixel_q[8]
    SLICE_X5Y29.B        Tilo                  0.259   vsync1
                                                       _n00921_SW0
    SLICE_X5Y29.A5       net (fanout=4)        0.238   N0
    SLICE_X5Y29.A        Tilo                  0.259   vsync1
                                                       _n00921
    SLICE_X5Y22.A3       net (fanout=11)       1.312   _n00921
    SLICE_X5Y22.CLK      Tas                   0.373   M_pixel_q[2]
                                                       M_pixel_q_0_rstpot
                                                       M_pixel_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (1.321ns logic, 2.523ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userY_q[3]/CLK
  Logical resource: M_userY_q_0/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userY_q[3]/CLK
  Logical resource: M_userY_q_1/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userY_q[3]/CLK
  Logical resource: M_userY_q_2/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userY_q[3]/CLK
  Logical resource: M_userY_q_3/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userY_q[7]/CLK
  Logical resource: M_userY_q_4/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userY_q[7]/CLK
  Logical resource: M_userY_q_5/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userY_q[7]/CLK
  Logical resource: M_userY_q_6/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userY_q[7]/CLK
  Logical resource: M_userY_q_7/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userY_q[10]/CLK
  Logical resource: M_userY_q_8/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userY_q[10]/CLK
  Logical resource: M_userY_q_9/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userY_q[10]/CLK
  Logical resource: M_userY_q_10/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userX_q[3]/CLK
  Logical resource: M_userX_q_0/CK
  Location pin: SLICE_X2Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userX_q[3]/CLK
  Logical resource: M_userX_q_1/CK
  Location pin: SLICE_X2Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userX_q[3]/CLK
  Logical resource: M_userX_q_2/CK
  Location pin: SLICE_X2Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userX_q[3]/CLK
  Logical resource: M_userX_q_3/CK
  Location pin: SLICE_X2Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userX_q[7]/CLK
  Logical resource: M_userX_q_4/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userX_q[7]/CLK
  Logical resource: M_userX_q_5/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userX_q[7]/CLK
  Logical resource: M_userX_q_6/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userX_q[7]/CLK
  Logical resource: M_userX_q_7/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userX_q[10]/CLK
  Logical resource: M_userX_q_8/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userX_q[10]/CLK
  Logical resource: M_userX_q_9/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_userX_q[10]/CLK
  Logical resource: M_userX_q_10/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pixel_q[2]/CLK
  Logical resource: M_pixel_q_0/CK
  Location pin: SLICE_X5Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pixel_q[2]/CLK
  Logical resource: M_pixel_q_1/CK
  Location pin: SLICE_X5Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pixel_q[2]/CLK
  Logical resource: M_pixel_q_2/CK
  Location pin: SLICE_X5Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pixel_q[6]/CLK
  Logical resource: M_pixel_q_3/CK
  Location pin: SLICE_X5Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pixel_q[6]/CLK
  Logical resource: M_pixel_q_4/CK
  Location pin: SLICE_X5Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pixel_q[6]/CLK
  Logical resource: M_pixel_q_5/CK
  Location pin: SLICE_X5Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pixel_q[6]/CLK
  Logical resource: M_pixel_q_6/CK
  Location pin: SLICE_X5Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.523|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 869 paths, 0 nets, and 195 connections

Design statistics:
   Minimum period:   4.523ns{1}   (Maximum frequency: 221.092MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec  2 19:33:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



