m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
valu
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1604891941
!i10b 1
!s100 ZYV6TkjaPSRS@;WjTKlPI2
Ib@fTgAkckHUA7Qz@LLPHG2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
Z3 dC:/Users/camin/Documents/VanilaCore/modelsim
w1604780628
8C:/Users/camin/Documents/VanilaCore/core/alu.sv
FC:/Users/camin/Documents/VanilaCore/core/alu.sv
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1604891941.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/alu.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vbranch_unit
R0
Z8 !s110 1604891942
!i10b 1
!s100 YeKX9<_eCF[XAQ?XY?J8C1
I58GNFjN_8F0nYng7?4?OJ0
R2
!s105 branch_unit_sv_unit
S1
R3
w1604765036
8C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv
FC:/Users/camin/Documents/VanilaCore/core/branch_unit.sv
L0 3
R4
r1
!s85 0
31
Z9 !s108 1604891942.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv|
!i113 1
R6
R7
vconsole
R0
R8
!i10b 1
!s100 jH[`=SDg[[SNdfz=0GfTW3
Im[?m8F>3A44Kl=]V;Vz1R2
R2
!s105 console_sv_unit
S1
R3
w1604881392
8C:/Users/camin/Documents/VanilaCore/core/console.sv
FC:/Users/camin/Documents/VanilaCore/core/console.sv
L0 8
R4
r1
!s85 0
31
R9
!s107 C:/Users/camin/Documents/VanilaCore/core/console.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/console.sv|
!i113 1
R6
R7
vconsole_tb
R0
R8
!i10b 1
!s100 nScdP<T7dEHBVFITEEec91
Ik]Vz^WXln8ia^m?Q8ZeDS0
R2
!s105 console_tb_sv_unit
S1
R3
w1604769101
8C:/Users/camin/Documents/VanilaCore/core/console_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/console_tb.sv
L0 4
R4
r1
!s85 0
31
R9
!s107 C:/Users/camin/Documents/VanilaCore/core/console_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/console_tb.sv|
!i113 1
R6
R7
vconsole_test
R0
R8
!i10b 1
!s100 @e<@lYEPFn@;RWP9CDA]W1
I]HLOY:l;mP5mAlhY]S7@_0
R2
!s105 console_test_sv_unit
S1
R3
w1604791914
8C:/Users/camin/Documents/VanilaCore/core/console_test.sv
FC:/Users/camin/Documents/VanilaCore/core/console_test.sv
L0 2
R4
r1
!s85 0
31
R9
!s107 C:/Users/camin/Documents/VanilaCore/core/console_test.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/console_test.sv|
!i113 1
R6
R7
vcore
R0
R1
!i10b 1
!s100 76F?6YEM5a[4E`H3lQLBW3
I^dVO>AH]RzmLSFj<>5cXc2
R2
!s105 core_sv_unit
S1
R3
w1604886623
8C:/Users/camin/Documents/VanilaCore/core/core.sv
FC:/Users/camin/Documents/VanilaCore/core/core.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/core.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/core.sv|
!i113 1
R6
R7
vcore_tb
R0
R8
!i10b 1
!s100 j8h`j9?bW=8EC;BhHCNh<0
ITB`^2IQ:;foeL6c>z[?g;1
R2
!s105 core_tb_sv_unit
S1
R3
w1604694284
8C:/Users/camin/Documents/VanilaCore/core/testbench/core_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/testbench/core_tb.sv
L0 3
R4
r1
!s85 0
31
R9
!s107 C:/Users/camin/Documents/VanilaCore/core/testbench/core_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/testbench/core_tb.sv|
!i113 1
R6
R7
vcross_bar
R0
R8
!i10b 1
!s100 U4Hbo<hYDGQg_P4Fb9VC<1
I9>3^5ohEl;aiaE=jYf:=71
R2
!s105 cross_bar_sv_unit
S1
R3
w1604843695
8C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv
FC:/Users/camin/Documents/VanilaCore/core/cross_bar.sv
L0 4
R4
r1
!s85 0
31
R9
!s107 C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv|
!i113 1
R6
R7
vdebounce
R0
R8
!i10b 1
!s100 d<Of>Oa2>TM2LjIMB71KB3
IW1[_lZTJQ6oU2c7HQE2@[2
R2
!s105 debounce_sv_unit
S1
R3
w1604889803
8C:/Users/camin/Documents/VanilaCore/core/debounce.sv
FC:/Users/camin/Documents/VanilaCore/core/debounce.sv
L0 8
R4
r1
!s85 0
31
R9
!s107 C:/Users/camin/Documents/VanilaCore/core/debounce.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/debounce.sv|
!i113 1
R6
R7
vload_window
R0
R8
!i10b 1
!s100 1@NRVPfUQA0iWaZENfh?J2
InP3<n_?@OEbL5oZ`N>7Dn3
R2
!s105 load_window_sv_unit
S1
R3
w1604505692
8C:/Users/camin/Documents/VanilaCore/core/load_window.sv
FC:/Users/camin/Documents/VanilaCore/core/load_window.sv
L0 5
R4
r1
!s85 0
31
R9
!s107 C:/Users/camin/Documents/VanilaCore/core/load_window.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/load_window.sv|
!i113 1
R6
R7
vram
R0
R1
!i10b 1
!s100 [32Q9_AEk;]?N5[=h72I41
IWNmmnG_OUbTXFYTIb^fTG2
R2
!s105 ram_sv_unit
S1
R3
w1604797892
8C:/Users/camin/Documents/VanilaCore/core/ram.sv
FC:/Users/camin/Documents/VanilaCore/core/ram.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/ram.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/ram.sv|
!i113 1
R6
R7
vram_wb
R0
R1
!i10b 1
!s100 Ud;3h_2zz9Jd=lBoH?`@O2
Iz=KIgUOo^]T`MECkF]1=Y1
R2
!s105 ram_wb_sv_unit
S1
R3
w1604798126
8C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv
FC:/Users/camin/Documents/VanilaCore/core/ram_wb.sv
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv|
!i113 1
R6
R7
vram_wb_tb
R0
R1
!i10b 1
!s100 7=Z=k4jIAHh2<a?Dm>XjJ0
IFkJ_2?<Va4kfGEdfHiZR`3
R2
!s105 ram_wb_tb_sv_unit
S1
R3
w1604235215
8C:/Users/camin/Documents/VanilaCore/core/testbench/ram_wb_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/testbench/ram_wb_tb.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/testbench/ram_wb_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/testbench/ram_wb_tb.sv|
!i113 1
R6
R7
vregfile
R0
R1
!i10b 1
!s100 <Kmlz9^4U^efD4_=zDJUS2
IfC@7ijKVcCm7nS2b6_5MX0
R2
!s105 regfile_sv_unit
S1
R3
w1604794172
8C:/Users/camin/Documents/VanilaCore/core/regfile.sv
FC:/Users/camin/Documents/VanilaCore/core/regfile.sv
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/regfile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/regfile.sv|
!i113 1
R6
R7
vseven_segment
R0
R8
!i10b 1
!s100 8`4HU55LjT]LaB]C8]CC33
I=kWVP5`;3]lLf0o^dm^Lg1
R2
!s105 seven_segment_sv_unit
S1
R3
w1604881149
8C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv
FC:/Users/camin/Documents/VanilaCore/core/seven_segment.sv
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv|
!i113 1
R6
R7
vseven_segment_tb
R0
R8
!i10b 1
!s100 :WTl:?BFMf2;AfdfEd<h41
IFk<EnT[_eT1KcRB6z9go60
R2
!s105 seven_segment_tb_sv_unit
S1
R3
w1604851065
8C:/Users/camin/Documents/VanilaCore/core/seven_segment_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/seven_segment_tb.sv
L0 3
R4
r1
!s85 0
31
R9
!s107 C:/Users/camin/Documents/VanilaCore/core/seven_segment_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/seven_segment_tb.sv|
!i113 1
R6
R7
vsoc
R0
R8
!i10b 1
!s100 J`gZb=>a[WnBYST:A;FzM3
IonVo9Se8Ral273dB`Cg`d2
R2
!s105 soc_sv_unit
S1
R3
w1604891203
8C:/Users/camin/Documents/VanilaCore/core/soc.sv
FC:/Users/camin/Documents/VanilaCore/core/soc.sv
L0 3
R4
r1
!s85 0
31
R9
!s107 C:/Users/camin/Documents/VanilaCore/core/soc.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/soc.sv|
!i113 1
R6
R7
vstore_window
R0
!s110 1604575819
!i10b 1
!s100 KH_4Je0QkCjJiCn`]fP3c1
IJMO_FCzGg^_bK1M=AzPoT3
R2
!s105 store_window_sv_unit
S1
R3
w1604573555
8C:/Users/camin/Documents/VanilaCore/core/store_window.sv
FC:/Users/camin/Documents/VanilaCore/core/store_window.sv
L0 5
R4
r1
!s85 0
31
!s108 1604575817.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/store_window.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/store_window.sv|
!i113 1
R6
R7
vstore_window_tb
R0
R8
!i10b 1
!s100 dQRE1=aQIGk20K4nQjMA31
IR3?d;L<l:=ZTUKMAY@J0e0
R2
!s105 store_window_tb_sv_unit
S1
R3
w1604886601
8C:/Users/camin/Documents/VanilaCore/core/store_window_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/store_window_tb.sv
L0 5
R4
r1
!s85 0
31
R9
!s107 C:/Users/camin/Documents/VanilaCore/core/store_window_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/store_window_tb.sv|
!i113 1
R6
R7
vtest
R0
!s110 1604235172
!i10b 1
!s100 aCV>PdkE39Z`=<>dS4Z^j2
Igd3?hK;Xd;6nSd7IDgj:L1
R2
Z10 !s105 test_ram_sv_unit
S1
R3
w1604235141
Z11 8C:/Users/camin/Documents/VanilaCore/core/testbench/test_ram.sv
Z12 FC:/Users/camin/Documents/VanilaCore/core/testbench/test_ram.sv
L0 2
R4
r1
!s85 0
31
!s108 1604235172.000000
Z13 !s107 C:/Users/camin/Documents/VanilaCore/core/testbench/test_ram.sv|
Z14 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/testbench/test_ram.sv|
!i113 1
R6
R7
vtest_ram
R0
R1
!i10b 1
!s100 O7C>z7?n3eP8zfRX=XEf=1
ImF;RcG`jmYzmGgez8`58l1
R2
R10
S1
R3
w1604236554
R11
R12
L0 2
R4
r1
!s85 0
31
R5
R13
R14
!i113 1
R6
R7
YWB4
R0
R1
!i10b 1
!s100 ZBfShZIJYJ7C;0fgS3zli2
Ia3ROVU>X50k;3dnCS<kd82
R2
!s105 wishbone_sv_unit
S1
R3
w1604696724
8C:/Users/camin/Documents/VanilaCore/core/wishbone.sv
FC:/Users/camin/Documents/VanilaCore/core/wishbone.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/wishbone.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/wishbone.sv|
!i113 1
R6
R7
n@w@b4
