// Seed: 2697748519
`timescale 1ps / 1ps
module module_0;
  logic id_1;
  assign id_0[1==1] = id_0;
  logic id_2;
endmodule
