http://scholar.google.com/scholar?hl=en&q=Abouzeid%2C+P.%2C+Babba%2C+P.%2C+De+Paulet%2C+M.+C.%2C+and+Saucier%2C+G.+1993.+Input-driven+partitioning+methods+and+application+to+synthesis+on+table-lookup-based+FPGA%27s.+IEEE+Trans.+Comput.+Aid.+Des.+Integ.+Circ.+Syst.+12%2C+7%2C+913%2D%2D925.
http://scholar.google.com/scholar?hl=en&q=Acock%2C+S.+J.+B.+and+Dimond%2C+K.+R.+1997.+Automatic+mapping+of+algorithms+onto+multiple+FPGA-SRAM+Modules.+Field-Programmable+Logic+and+Applications%2C+W.+Luk%2C+P.+Y.+K.+Cheung%2C+and+M.+Glesner%2C+Eds.+Lecture+Notes+in+Computer+Science%2C+vol.+1304%2C+Springer-Verlag%2C+Berlin%2C+Germany%2C+255%2D%2D264.+
http://scholar.google.com/scholar?hl=en&q=Adaptive+Silicon%2C+Inc.+2001.+MSA+2500+Programmable+Logic+Cores.+Adaptive+Silicon%2C+Inc.%2C+Los+Gatos%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Agarwal%2C+A.+1995.+VirtualWires%3A+A+Technology+for+Massive+Multi-FPGA+Systems.+Available+online+at+http%3A%2F%2Fwww.ikos.com%2Fproducts%2Fvirtual-wires.ps.
http://scholar.google.com/scholar?hl=en&q=Aggarwal%2C+A.+and+Lewis%2C+D.+1994.+Routing+architectures+for+hierarchical+field+programmable+gate+arrays.+In+Proceedings+of+the+IEEE+International+Conference+on+Computer+Design%2C+475%2D%2D478.+
http://scholar.google.com/scholar?hl=en&q=Alexander%2C+M.+J.+and+Robins%2C+G.+1996.+New+performance-driven+FPGA+routing+algorithms.+IEEE+Trans.+CAD+Integ.+Circ.+Syst.+15%2C+12%2C+1505%2D%2D1517.+10.1109%2F43.552083+
http://scholar.google.com/scholar?hl=en&q=Altera+Corporation.+1998.+Data+Book.+Altera+Corporation%2C+San+Jose%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Altera+Corporation.+1999.+Altera+MegaCore+Functions.+Available+online+at+http%3A%2F%2Fwww.altera.com%2Fhtml%2Ftools%2Fmegacore.html.+Altera+Corporation%2C+San+Jose%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Altera+Corporation.+2001.+Press+Release%3A+Altera+Unveils+First+Complete+System-on-a-Programmable-Chip+Solution+at+Embedded+Systems+Conference.+Altera+Corporation%2C+San+Jose%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Annapolis+Microsystems%2C+Inc.+1998.+Wildfire+Reference+Manual.+Annapolis+Microsystems%2C+Inc%2C+Annapolis%2C+MD.
http://scholar.google.com/scholar?hl=en&q=Arnold%2C+J.+M.%2C+Buell%2C+D.+A.%2C+and+Davis%2C+E.+G.+1992.+Splash+2.+In+Proceedings+of+the+ACM+Symposium+on+Parallel+Algorithms+and+Architectures%2C+316%2D%2D324.+10.1145%2F140901.141896+
http://scholar.google.com/scholar?hl=en&q=Babb%2C+J.%2C+Rinard%2C+M.%2C+Moritz%2C+C.+A.%2C+Lee%2C+W.%2C+Frank%2C+M.%2C+Barua%2C+R.%2C+and+Amarasinghe%2C+S.+1999.+Parallelizing+applications+into+silicon.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+70%2D%2D80.+
http://scholar.google.com/scholar?hl=en&q=Babb%2C+J.%2C+Tessier%2C+R.%2C+and+Agarwal%2C+A.+1993.+Virtual+wires%3A+Overcoming+pin+limitations+in+FPGA-based+logic+emulators.+In+IEEE+Workshop+on+FPGAs+for+Custom+Computing+Machines%2C+142%2D%2D151.
http://scholar.google.com/scholar?hl=en&q=Bellows%2C+P.+and+Hutchings%2C+B.+1998.+JHDL%2D%2D-An+HDL+for+reconfigurable+systems.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+175%2D%2D184.+
http://scholar.google.com/scholar?hl=en&q=Betz%2C+V.+and+Rose%2C+J.+1997.+VPR%3A+A+new+packing%2C+placement+and+routing+tool+for+FPGA+research.+Lecture+Notes+in+Computer+Science+1304%2D%2D-Field-Programmable+Logic+and+Applications.+W.+Luk%2C+P.+Y.+K.+Cheung%2C+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+213%2D%2D222.+
http://scholar.google.com/scholar?hl=en&q=Betz%2C+V.+and+Rose%2C+J.+1999.+FPGA+routing+architecture%3A+Segmentation+and+buffering+to+optimize+speed+and+density.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+59%2D%2D68.+10.1145%2F296399.296428+
http://scholar.google.com/scholar?hl=en&q=Brasen%2C+D.+R.%2C+and+Saucier%2C+G.+1998.+Using+cone+structures+for+circuit+partitioning+into+FPGA+packages.+IEEE+Trans.+CAD+Integ.+Circ.+Syst.+17%2C+7%2C+592%2D%2D600.+10.1109%2F43.709397+
http://scholar.google.com/scholar?hl=en&q=Brown%2C+S.+D.%2C+Francis%2C+R.+J.%2C+Rose%2C+J.%2C+and+Vranesic%2C+Z.+G.+1992a.+Field-Programmable+Gate+Arrays%2C+Kluwer+Academic+Publishers%2C+Boston%2C+MA.+
http://scholar.google.com/scholar?hl=en&q=Brown%2C+S.%2C+Rose%2C+J.%2C+and+Vranesic%2C+Z.+G.+1992b.+A+detailed+router+for+field-programmable+gate+arrays.+IEEE+Trans.+Comput.+Aid.+Desi.+11%2C+5%2C+620%2D%2D628.
http://scholar.google.com/scholar?hl=en&q=Budiu%2C+M.+and+Goldstein%2C+S.+C.+1999.+Fast+compilation+for+pipelined+reconfigurable+fabrics.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+195%2D%2D205.+10.1145%2F296399.296459+
http://scholar.google.com/scholar?hl=en&q=Buell%2C+D.%2C+Arnold%2C+S.+M.%2C+and+Kleinfelder%2C+W.+J.+1996.+SPLASH+2%3A+FPGAs+in+a+Custom+Computing+Machine%2C+IEEE+Computer+Society+Press%2C+Los+Alamitos%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Burns%2C+J.%2C+Donlin%2C+A.%2C+Hogg%2C+J.%2C+Singh%2C+S.%2C+and+de+Wit%2C+M.+1997.+A+dynamic+reconfiguration+run-time+system.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+66%2D%2D75.+
http://scholar.google.com/scholar?hl=en&q=Butts%2C+M.+and+Batcheller%2C+J.+1991.+Method+of+using+electronically+reconfigurable+logic+circuits.+US+Patent+5%2C036%2C473.
http://scholar.google.com/scholar?hl=en&q=Cadambi%2C+S.+and+Goldstein%2C+S.+C.+1999.+CPR%3A+A+configuration+profiling+tool.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+104%2D%2D113.+
http://scholar.google.com/scholar?hl=en&q=Cadambi%2C+S.%2C+Weener%2C+J.%2C+Goldstein%2C+S.+C.%2C+Schmit%2C+H.%2C+and+Thomas%2C+D.+E.+1998.+Managing+pipeline-reconfigurable+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+55%2D%2D64.+10.1145%2F275107.275120+
http://scholar.google.com/scholar?hl=en&q=Callahan%2C+T.+J.%2C+Chong%2C+P.%2C+Dehon%2C+A.%2C+and+Wawrzynek%2C+J.+1998.+Fast+Module+Mapping+and+Placement+for+Datapaths+in+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+123%2D%2D132.+10.1145%2F275107.275132+
http://scholar.google.com/scholar?hl=en&q=Callahan%2C+T.+J.%2C+Hauser%2C+J.+R.%2C+and+Wawrzynek%2C+J.+2000.+The+Garp+architecture+and+C+compiler.+IEEE+Comput.+3%2C+4%2C+62%2D%2D69.+10.1109%2F2.839323+
http://scholar.google.com/scholar?hl=en&q=Cardoso%2C+J.+M.+P.+and+Neto%2C+H.+C.+1999.+Macro-based+hardware+compilation+of+JavaTM+bytecodes+into+a+dynamic+reconfigurable+computing+system.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+2%2D%2D11.+
http://scholar.google.com/scholar?hl=en&q=Chameleon+Systems%2C+Inc.+2000.+CS2000+Advance+Product+Specification.+Chameleon+Systems%2C+Inc.%2C+San+Jose%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Chan%2C+P.+K.+and+Schlag%2C+M.+D.+F.+1997.+Acceleration+of+an+FPGA+router.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+175%2D%2D181.+
http://scholar.google.com/scholar?hl=en&q=Chang%2C+D.+and+Marek-Sadowska%2C+M.+1998.+Partitioning+sequential+circuits+on+dynamically+reconfigurable+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+161%2D%2D167.+10.1145%2F275107.275136+
http://scholar.google.com/scholar?hl=en&q=Chang%2C+S.+C.%2C+Marek-Sadowska%2C+M.%2C+and+Hwang%2C+T.+T.+1996.+Technology+mapping+for+TLU+FPGA%27s+based+on+decomposition+of+binary+decision+diagrams.+IEEE+Trans.+CAD+Integ.+Circ.+Syst.+15%2C+10%2C+1226%2D%2D1248.+10.1109%2F43.541442+
http://scholar.google.com/scholar?hl=en&q=Chichkov%2C+A.+V.+and+Almeida%2C+C.+B.+1997.+An+hardware%2Fsoftware+partitioning+algorithm+for+custom+computing+machines.+Lecture+Notes+in+Computer+Science+1304%2D%2D-Field-Programmable+Logic+and+Applications.+W.+Luk%2C+P.+Y.+K.+Cheung%2C+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+274%2D%2D283.+
http://scholar.google.com/scholar?hl=en&q=Chien%2C+A.+A.+and+Byun%2C+J.+H.+1999.+Safe+and+protected+execution+for+the+morph%2FAMRM+reconfigurable+processor.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+209%2D%2D221.+
http://scholar.google.com/scholar?hl=en&q=Chow%2C+P.%2C+Seo%2C+S.+O.%2C+Rose%2C+J.%2C+Chung%2C+K.%2C+P%C3%A1ez-Monz%C3%B3n%2C+G.%2C+and+Rahardja%2C+I.+1999a.+The+design+of+an+SRAM-based+field-programmable+Gate+Array%2D%2D-Part+I%3A+Architecture.+IEEE+Trans.+VLSI+Syst.+7%2C+2%2C+191%2D%2D197.+10.1109%2F92.766746+
http://scholar.google.com/scholar?hl=en&q=Chow%2C+P.%2C+Seo%2C+S.+O.%2C+Rose%2C+J.%2C+Chung%2C+K.%2C+P%C3%A1ez-Monz%C3%B3n%2C+G.%2C+and+Rahardja%2C+I.+1999b.+The+design+of+an+SRAM-based+field-programmable+Gate+Array%2D%2D-Part+II%3A+Circuit+Design+and+Layout.+IEEE+Trans.+VLSI+Syst.+7%2C+3%2C+321%2D%2D330.+10.1109%2F92.784093+
http://scholar.google.com/scholar?hl=en&q=Chowdhary%2C+A.+and+Hayes%2C+J.+P.+1997.+General+modeling+and+technology-mapping+technique+for+LUT-based+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+43%2D%2D49.+10.1145%2F258305.258311+
http://scholar.google.com/scholar?hl=en&q=Chu%2C+M.%2C+Weaver%2C+N.%2C+Sulimma%2C+K.%2C+Dehon%2C+A.%2C+and+Wawrzynek%2C+J.+1998.+Object+oriented+circuit-generators+in+Java.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+158%2D%2D166.+
http://scholar.google.com/scholar?hl=en&q=Compton%2C+K.%2C+Cooley%2C+J.%2C+Knol%2C+S.%2C+and+Hauck%2C+S.+2000.+Configuration+relocation+and+defragmentation+for+FPGAs%2C+Northwestern+University+Technical+Report%2C+Available+online+at+http%3A%2F%2Fwww.ece.nwu.edu%2F%7Ekati%2Fpublications.html.
http://scholar.google.com/scholar?hl=en&q=Compton%2C+K.%2C+Li%2C+Z.%2C+Cooley%2C+J.%2C+Knol%2C+S.%2C+and+Hauck%2C+S.+2002.+Configuration+relocation+and+defragmentation+for+run-time+reconfigurable+computing.+IEEE+Trans.+VLSI+Syst.%2C+to+appear.+10.1109%2FTVLSI.2002.1043324+
http://scholar.google.com/scholar?hl=en&q=Cong%2C+J.+and+Hwang%2C+Y.+Y.+1998.+Boolean+matching+for+complex+PLBs+in+LUT-based+FPGAs+with+application+to+architecture+evaluation.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+27%2D%2D34.+10.1145%2F275107.275116+
http://scholar.google.com/scholar?hl=en&q=Cong%2C+J.+and+Wu%2C+C.+1998.+An+efficient+algorithm+for+performance-optimal+FPGA+technology+mapping+with+retiming.+IEEE+Trans.+CAD+Integr.+Circ.+Syst.+17%2C+9%2C+738%2D%2D748.+10.1109%2F43.720312+
http://scholar.google.com/scholar?hl=en&q=Cong%2C+J.%2C+Wu%2C+C.%2C+and+Ding%2C+Y.+1999.+Cut+ranking+and+pruning+enabling+a+general+and+efficient+FPGA+mapping+solution.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+29%2D%2D35.+10.1145%2F296399.296425+
http://scholar.google.com/scholar?hl=en&q=Cong%2C+J.+and+Xu%2C+S.+1998.+Technology+mapping+for+FPGAs+with+embedded+memory+blocks.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+179%2D%2D188.+10.1145%2F275107.275138+
http://scholar.google.com/scholar?hl=en&q=Cronquist%2C+D.+C.%2C+Franklin%2C+P.%2C+Berg%2C+S.+G.%2C+and+Ebeling%2C+C.+1998.+Specifying+and+compiling+applications+for+RaPiD.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+116%2D%2D125.+
http://scholar.google.com/scholar?hl=en&q=Dandalis%2C+A.+and+Prasanna%2C+V.+K.+2001.+Configuration+compression+for+FPGA-based+embedded+systems.+ACM%2FSIGDA+International+Symposium+on+Field-Programmable+Gate+Arrays%2C+173%2D%2D182.+10.1145%2F360276.360342+
http://scholar.google.com/scholar?hl=en&q=DeHon%2C+A.+1996.+DPGA+Utilization+and+Application.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+115%2D%2D121.+10.1145%2F228370.228387+
http://scholar.google.com/scholar?hl=en&q=Dehon%2C+A.+1999.+Balancing+interconnect+and+computation+in+a+reconfigurable+computing+array+%28or%2C+why+you+don%27t+really+want+100%26percnt%3B+LUT+utilization%29.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+69%2D%2D78.+10.1145%2F296399.296431+
http://scholar.google.com/scholar?hl=en&q=Deshpande%2C+D.%2C+Somani%2C+A.+K.%2C+and+Tyagi%2C+A.+1999.+Configuration+caching+vs+data+caching+for+striped+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+206%2D%2D214.+10.1145%2F296399.296461+
http://scholar.google.com/scholar?hl=en&q=Diessel%2C+O.+and+El+Gindy%2C+H.+1997.+Run-time+compaction+of+FPGA+designs.+Lecture+Notes+in+Computer+Science+1304%2D%2D-Field-Programmable+Logic+and+Applications.+W.+Luk%2C+P.+Y.+K.+Cheung%2C+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+131%2D%2D140.+
http://scholar.google.com/scholar?hl=en&q=Dollas%2C+A.%2C+Sotiriades%2C+E.%2C+and+Emmanouelides%2C+A.+1998.+Architecture+and+design+of+GE1%2C+A+FCCM+for+golomb+ruler+derivation.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+48%2D%2D56.+
http://scholar.google.com/scholar?hl=en&q=Ebeling%2C+C.%2C+Cronquist%2C+D.+C.%2C+and+Franklin%2C+P.+1996.+RaPiD%2D%2D-Reconfigurable+pipelined+datapath.+Lecture+Notes+in+Computer+Science+1142%2D%2D-Field-Programmable+Logic%3A+Smart+Applications%2C+New+Paradigms+and+Compilers.+R.+W.+Hartenstein%2C+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+126%2D%2D135.+
http://scholar.google.com/scholar?hl=en&q=Ejnioui%2C+A.+and+Ranganathan%2C+N.+1999.+Multi-terminal+net+routing+for+partial+crossbar-based+multi-FPGA+systems.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+176%2D%2D184.+10.1145%2F296399.296454+
http://scholar.google.com/scholar?hl=en&q=Elbirt%2C+A.+J.+and+Paar%2C+C.+2000.+An+FPGA+implementation+and+performance+evaluation+of+the+serpent+block+cipher.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+33%2D%2D40.+10.1145%2F329166.329176+
http://scholar.google.com/scholar?hl=en&q=Emmert%2C+J.+M.+and+Bhatia%2C+D.+1999.+A+methodology+for+fast+FPGA+floorplanning.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+47%2D%2D56.+10.1145%2F296399.296427+
http://scholar.google.com/scholar?hl=en&q=Estrin%2C+G.%2C+Bussel%2C+B.%2C+Turn%2C+R.%2C+and+Bibb%2C+J.+1963.+Parallel+processing+in+a+restructurable+computer+system.+IEEE+Trans.+Elect.+Comput.+747%2D%2D755.
http://scholar.google.com/scholar?hl=en&q=Galloway%2C+D.+1995.+The+transmogrifier+C+hardware+description+language+and+compiler+for+FPGAs.+IEEE+Symposium+on+FPGAs+for+Custom+Computing+Machines%2C+136%2D%2D144.+
http://scholar.google.com/scholar?hl=en&q=Gehring%2C+S.+and+Ludwig%2C+S.+1996.+The+trianus+system+and+its+application+to+custom+computing.+Lecture+Notes+in+Computer+Science+1142%2D%2D-Field-Programmable+Logic%3A+Smart+Applications%2C+New+Paradigms+and+Compilers.+R.+W.+Hartenstein+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+176%2D%2D184.+
http://scholar.google.com/scholar?hl=en&q=Gehring%2C+S.+W.+and+Ludwig%2C+S.+H.+M.+1998.+Fast+integrated+tools+for+circuit+design+with+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+133%2D%2D139.+10.1145%2F275107.275133+
http://scholar.google.com/scholar?hl=en&q=Gokhale%2C+M.+B.+and+Stone%2C+J.+M.+1998.+NAPA+C%3A+Compiling+for+a+hybrid+RISC%2FFPGA+architecture.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+126%2D%2D135.+
http://scholar.google.com/scholar?hl=en&q=Gokhale%2C+M.+B.+and+Stone%2C+J.+M.+1999.+Automatic+allocation+of+arrays+to+memories+in+FPGA+processors+with+multiple+memory+banks.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+63%2D%2D69.+
http://scholar.google.com/scholar?hl=en&q=Goldstein%2C+S.+C.%2C+Schmit%2C+H.%2C+Budiu%2C+M.%2C+Cadambi%2C+S.%2C+Moe%2C+M.%2C+and+Taylor%2C+R.+2000.+PipeRench%3A+A+Reconfigurable+Architecture+and+Compiler%2C+IEEE+Computer%2C+vol.+33%2C+No.+4.+10.1109%2F2.839324+
http://scholar.google.com/scholar?hl=en&q=Graham%2C+P.+and+Nelson%2C+B.+1996.+Genetic+algorithms+in+software+and+in+hardware%2D%2D-A+performance+analysis+of+workstations+and+custom+computing+machine+implementations.+IEEE+Symposium+on+FPGAs+for+Custom+Computing+Machines%2C+216%2D%2D225.
http://scholar.google.com/scholar?hl=en&q=Hauck%2C+S.+1995.+Multi-FPGA+systems.+Ph.D.+dissertation%2C+Univ.+Washington%2C+Dept.+of+C.S.%26E.+
http://scholar.google.com/scholar?hl=en&q=Hauck%2C+S.+1998a.+Configuration+prefetch+for+single+context+reconfigurable+coprocessors.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+65%2D%2D74.+10.1145%2F275107.275121+
http://scholar.google.com/scholar?hl=en&q=Hauck%2C+S.+1998b.+The+roles+of+FPGAs+in+reprogrammable+systems.+Proc.+IEEE+86%2C+4%2C+615%2D%2D638.
http://scholar.google.com/scholar?hl=en&q=Hauck%2C+S.+and+Agarwal+A.+1996.+Software+technologies+for+reconfigurable+systems.+Dept.+of+ECE+Technical+Report%2C+Northwestern+Univ.+Available+online+at+http%3A%2F%2Fwww.ee.washington.edu%2Ffaculty%2Fhauck%2Fpublications.html.
http://scholar.google.com/scholar?hl=en&q=Hauck%2C+S.+and+Borriello%2C+G.+1997.+Pin+assignment+for+multi-FPGA+systems.+IEEE+Trans.+Comput.+Aid.+Desi.+Integ.+Circ.+Syst.+16%2C+9%2C+956%2D%2D964.+10.1109%2F43.658564+
http://scholar.google.com/scholar?hl=en&q=Hauck%2C+S.%2C+Borriello%2C+G.%2C+and+Ebeling%2C+C.+1998a.+Mesh+routing+topologies+for+multi-FPGA+systems.+IEEE+Trans.+VLSI+Syst.+6%2C+3%2C+400%2D%2D408.+10.1109%2F92.711311+
http://scholar.google.com/scholar?hl=en&q=Hauck%2C+S.%2C+Fry%2C+T.+W.%2C+Hosler%2C+M.+M.%2C+and+Kao%2C+J.+P.+1997.+The+Chimaera+reconfigurable+functional+unit.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+87%2D%2D96.+
http://scholar.google.com/scholar?hl=en&q=Hauck%2C+S.%2C+Li%2C+Z.%2C+and+Schwabe%2C+E.+1998b.+Configuration+compression+for+the+Xilinx+XC6200+FPGA.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+138%2D%2D146.+
http://scholar.google.com/scholar?hl=en&q=Hauck%2C+S.+and+Wilson%2C+W.+D.+1999.+Runlength+compression+techniques+for+FPGA+configurations.+Dept.+of+ECE+Technical+Report%2C+Northwestern+Univ.+Available+online+at+http%3A%2F%2Fwww.ee.washington.edu%2Ffaculty%2Fhauck%2Fpublications.+html.+
http://scholar.google.com/scholar?hl=en&q=Hauser%2C+J.+R.+and+Wawrzynek%2C+J.+1997.+Garp%3A+A+MIPS+processor+with+a+reconfigurable+coprocessor.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+12%2D%2D21.+
http://scholar.google.com/scholar?hl=en&q=Haynes%2C+S.+D.+and+Cheung%2C+P.+Y.+K.+1998.+A+reconfigurable+multiplier+array+for+video+image+processing+tasks%2C+suitable+for+embedding+in+an+FPGA+structure.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+226%2D%2D234.+
http://scholar.google.com/scholar?hl=en&q=Heile%2C+F.+and+Leaver%2C+A.+1999.+Hybrid+product+term+and+LUT+based+architectures+using+embedded+memory+blocks.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+13%2D%2D16.+10.1145%2F296399.296415+
http://scholar.google.com/scholar?hl=en&q=Huang%2C+W.+J.%2C+Saxena%2C+N.%2C+and+McCluskey%2C+E.+J.+2000.+A+reliable+LZ+data+compressor+on+reconfigurable+coprocessors.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+249%2D%2D258.+
http://scholar.google.com/scholar?hl=en&q=Huelsbergen%2C+L.+2000.+A+representation+for+dynamic+graphs+in+reconfigurable+hardware+and+its+application+to+fundamental+graph+algorithms.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+105%2D%2D115.+10.1145%2F329166.329190+
http://scholar.google.com/scholar?hl=en&q=Hutchings%2C+B.+L.+1997.+Exploiting+reconfigurability+through+domain-specific+systems.+Lecture+Notes+in+Computer+Science+1304%2D%2D-Field-Programmable+Logic+and+Applications.+W.+Luk%2C+P.+Y.+K.+Cheung%2C+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+193%2D%2D202.+
http://scholar.google.com/scholar?hl=en&q=Hutchings%2C+B.%2C+Bellows%2C+P.%2C+Hawkins%2C+J.%2C+Hemmert%2C+S.%2C+Nelson%2C+B.%2C+and+Rytting%2C+M.+1999.+A+CAD+suite+for+high-performance+FPGA+design.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+12%2D%2D24.+
http://scholar.google.com/scholar?hl=en&q=Hwang%2C+T.+T.%2C+Owens%2C+R.+M.%2C+Irwin%2C+M.+J.%2C+and+Wang%2C+K.+H.+1994.+Logic+synthesis+for+field-programmable+gate+arrays.+IEEE+Trans.+Comput.+Aid.+Des.+Integ.+Circ.+Syst.+13%2C+10%2C+1280%2D%2D1287.
http://scholar.google.com/scholar?hl=en&q=Inuani%2C+M.+K.+and+Saul%2C+J.+1997.+Technology+mapping+of+heterogeneous+LUT-based+FPGAs.+Lecture+Notes+in+Computer+Science+1304%2D%2D-Field-Programmable+Logic+and+Applications.+W.+Luk%2C+P.+Y.+K.+Cheung%2C+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+223%2D%2D234.+
http://scholar.google.com/scholar?hl=en&q=Jacob%2C+J.+A.+and+Chow%2C+P.+1999.+Memory+interfacing+and+instruction+specification+for+reconfigurable+processors.+ACM%2FSIGDA+International+Symposium+on+Field-Programmable+Gate+Arrays%2C+145%2D%2D154.+10.1145%2F296399.296446+
http://scholar.google.com/scholar?hl=en&q=Jean%2C+J.+S.+N.%2C+Tomko%2C+K.%2C+Yavagal%2C+V.%2C+Shah%2C+J.%2C+and+Cook+R.+1999.+Dynamic+reconfiguration+to+support+concurrent+applications.+IEEE+Trans.+Comput.+48%2C+6%2C+591%2D%2D602.+10.1109%2F12.773796+
http://scholar.google.com/scholar?hl=en&q=Kastrup%2C+B.%2C+Bink%2C+A.%2C+and+Hoogerbrugge%2C+J.+1999.+ConCISe%3A+A+compiler-driven+CPLD-based+instruction+set+accelerator.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+92%2D%2D101.+
http://scholar.google.com/scholar?hl=en&q=Khalid%2C+M.+A.+S.+1999.+Routing+architecture+and+layout+synthesis+for+multi-FPGA+systems.+Ph.D.+dissertation%2C+Dept.+of+ECE%2C+Univ.+Toronto.
http://scholar.google.com/scholar?hl=en&q=Khalid%2C+M.+A.+S.+and+Rose%2C+J.+1998.+A+hybrid+complete-graph+partial-crossbar+routing+architecture+for+multi-FPGA+systems.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+45%2D%2D54.+10.1145%2F275107.275119+
http://scholar.google.com/scholar?hl=en&q=Kim%2C+H.+J.+and+Mangione-Smith%2C+W.+H.+2000.+Factoring+large+numbers+with+programmable+hardware.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+41%2D%2D48.+10.1145%2F329166.329177+
http://scholar.google.com/scholar?hl=en&q=Kim%2C+H.+S.%2C+Somani%2C+A.+K.%2C+and+Tyagi%2C+A.+2000.+A+reconfigurable+multi-function+computing+cache+architecture.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+85%2D%2D94.+10.1145%2F329166.329185+
http://scholar.google.com/scholar?hl=en&q=Kress%2C+R.%2C+Hartenstein%2C+R.+W.%2C+and+Nageldinger%2C+U.+1997.+An+operating+system+for+custom+computing+machines+based+on+the+Xputer+paradigm.+Lecture+Notes+in+Computer+Science+1304%2D%2D-Field-Programmable+Logic+and+Applications.+W.+Luk%2C+P.+Y.+K.+Cheung%2C+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+304%2D%2D313.+
http://scholar.google.com/scholar?hl=en&q=Krupnova%2C+H.%2C+Rabedaoro%2C+C.%2C+and+Saucier%2C+G.+1997.+Synthesis+and+floorplanning+for+large+hierarchical+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+105%2D%2D111.+10.1145%2F258305.258320+
http://scholar.google.com/scholar?hl=en&q=Lai%2C+Y.+T.+and+Wang%2C+P.+T.+1997.+Hierarchical+interconnection+structures+for+field+programmable+gate+arrays.+IEEE+Trans.+VLSI+Syst.+5%2C+2%2C+186%2D%2D196.+10.1109%2F92.585219+
http://scholar.google.com/scholar?hl=en&q=Laufer%2C+R.%2C+Taylor%2C+R.+R.%2C+and+Schmit%2C+H.+1999.+PCI-PipeRench+and+the+SwordAPI%3A+A+system+for+stream-based+reconfigurable+computing.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+200%2D%2D208.+
http://scholar.google.com/scholar?hl=en&q=Lee%2C+Y.+S.+and+Wu%2C+A.+C.+H.+1997.+A+performance+and+routability-driven+router+for+FPGA%27s+considering+path+delays.+IEEE+Trans.+CAD+Integ.+Circ.+Syst.+16%2C+2%2C+179%2D%2D185.+10.1109%2F43.573832+
http://scholar.google.com/scholar?hl=en&q=Leonard%2C+J.+and+Mangione-Smith%2C+W.+H.+1997.+A+case+study+of+partially+evaluated+hardware+circuits%3A+Key-specific+DES.+Lecture+Notes+in+Computer+Science+1304%2D%2D-Field-Programmable+Logic+and+Applications.+W.+Luk%2C+P.+Y.+K.+Cheung%2C+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+151%2D%2D160.+
http://scholar.google.com/scholar?hl=en&q=Leung%2C+K.+H.%2C+Ma%2C+K.+W.%2C+Wong%2C+W.+K.%2C+and+Leong%2C+P.+H.+W.+2000.+FPGA+Implementation+of+a+microcoded+elliptic+curve+cryptographic+processor.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+68%2D%2D76.+
http://scholar.google.com/scholar?hl=en&q=Lewis%2C+D.+M.%2C+Galloway%2C+D.+R.%2C+van+Ierssel%2C+M.%2C+Rose%2C+J.%2C+and+Chow%2C+P.+1997.+The+Transmogrifier-2%3A+A+1+million+gate+rapid+prototyping+system.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+53%2D%2D61.+10.1145%2F258305.258312+
http://scholar.google.com/scholar?hl=en&q=Li%2C+Y.%2C+Callahan%2C+T.%2C+Darnell%2C+E.%2C+Harr%2C+R.%2C+Kurkure%2C+U.%2C+and+Stockwood%2C+J.+2000a.+Hardware-software+co-design+of+embedded+reconfigurable+architectures.+Design+Automation+Conference%2C+507%2D%2D512.+10.1145%2F337292.337559+
http://scholar.google.com/scholar?hl=en&q=Li%2C+Z.%2C+Compton%2C+K.%2C+and+Hauck%2C+S.+2000b.+Configuration+caching+for+FPGAs.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+22%2D%2D36.+
http://scholar.google.com/scholar?hl=en&q=Li%2C+Z.+and+Hauck%2C+S.+1999.+Don%27t+care+discovery+for+FPGA+configuration+compression.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+91%2D%2D98.+10.1145%2F296399.296435+
http://scholar.google.com/scholar?hl=en&q=Lin%2C+X.%2C+Dagless%2C+E.%2C+and+Lu%2C+A.+1997.+Technology+mapping+of+LUT+based+FPGAs+for+delay+optimisation.+Lecture+Notes+in+Computer+Science+1304%2D%2D-Field-Programmable+Logic+and+Applications.+W.+Luk%2C+P.+Y.+K.+Cheung%2C+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+245%2D%2D254.+
http://scholar.google.com/scholar?hl=en&q=Liu%2C+H.+and+Wong%2C+D.+F.+1999.+Circuit+partitioning+for+dynamically+reconfigurable+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+187%2D%2D194.+10.1145%2F296399.296456+
http://scholar.google.com/scholar?hl=en&q=Lucent+Technologies%2C+Inc.+1998.+FPGA+Data+Book.+Lucent+Technologies%2C+Inc.%2C+Allentown%2C+PA.
http://scholar.google.com/scholar?hl=en&q=Luk%2C+W.%2C+Shirazi%2C+N.%2C+and+Cheung%2C+P.+Y.+K.+1997a.+Compilation+tools+for+run-time+reconfigurable+designs.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+56%2D%2D65.+
http://scholar.google.com/scholar?hl=en&q=Luk%2C+W.%2C+Shirazi%2C+N.%2C+Guo%2C+S.+R.%2C+and+Cheung%2C+P.+Y.+K.+1997b.+Pipeline+morphing+and+virtual+pipelines.+Lecture+Notes+in+Computer+Science+1304%2D%2D-Field-Programmable+Logic+and+Applications.+W.+Luk%2C+P.+Y.+K.+Cheung%2C+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+111%2D%2D120.+
http://scholar.google.com/scholar?hl=en&q=Lysaght%2C+P.+and+Stockwood%2C+J.+1996.+A+simulation+tool+for+dynamically+reconfigurable+field+programmable+gate+arrays.+IEEE+Trans.+VLSI+Syst.+4%2C+3%2C+381%2D%2D390.+10.1109%2F92.532038+
http://scholar.google.com/scholar?hl=en&q=Mak%2C+W.+K.+and+Wong%2C+D.+F.+1997.+Board-level+multi+net+routing+for+FPGA-based+logic+emulation.+ACM+Trans.+Des.+Automat.+Elect.+Syst.+2%2C+2%2C+151%2D%2D167.+10.1145%2F253052.253136+
http://scholar.google.com/scholar?hl=en&q=Mangione-Smith%2C+W.+H.+1999.+ATR+from+UCLA.+Personal+Commun.
http://scholar.google.com/scholar?hl=en&q=Mangione-Smith%2C+W.+H.%2C+Hutchings%2C+B.%2C+Andrews%2C+D.%2C+Dehon%2C+A.%2C+Ebeling%2C+C.%2C+Hartenstein%2C+R.%2C+Mencer%2C+O.%2C+Morris%2C+J.%2C+Palem%2C+K.%2C+Prasanna%2C+V.+K.%2C+and+Spaanenburg%2C+H.+A.+E.+1997.+Seeking+solutions+in+configurable+computing.+IEEE+Comput.+30%2C+12%2C+38%2D%2D43.+10.1109%2F2.642810+
http://scholar.google.com/scholar?hl=en&q=Marshall%2C+A.%2C+Stansfield%2C+T.%2C+Kostarnov%2C+I.%2C+Vuillemin%2C+J.%2C+and+Hutchings%2C+B.+1999.+A+reconfigurable+arithmetic+array+for+multimedia+applications.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+135%2D%2D143.+10.1145%2F296399.296444+
http://scholar.google.com/scholar?hl=en&q=Mckay%2C+N.+and+Singh%2C+S.+1999.+Debugging+techniques+for+dynamically+reconfigurable+hardware.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+114%2D%2D122.+
http://scholar.google.com/scholar?hl=en&q=McMurchie%2C+L.+and+Ebeling%2C+C.+1995.+Pathfinder%3A+A+negotiation-based+performance-driven+router+for+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+111%2D%2D117.+10.1145%2F201310.201328+
http://scholar.google.com/scholar?hl=en&q=Mencer%2C+O.%2C+Morf%2C+M.%2C+and+Flynn%2C+M.+J.+1998.+PAM-blox%3A+High+performance+FPGA+design+for+adaptive+computing.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+167%2D%2D174.+
http://scholar.google.com/scholar?hl=en&q=Miyamori%2C+T.+and+Olukotun%2C+K.+1998.+A+quantitative+analysis+of+reconfigurable+coprocessors+for+multimedia+applications.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+2%2D%2D11.+
http://scholar.google.com/scholar?hl=en&q=Moritz%2C+C.+A.%2C+Yeung%2C+D.%2C+and+Agarwal%2C+A.+1998.+Exploring+optimal+cost+performance+designs+for+Raw+microprocessors.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+12%2D%2D27.+
http://scholar.google.com/scholar?hl=en&q=Nam%2C+G.+J.%2C+Sakallah%2C+K.+A.%2C+and+Rutenbar%2C+R.+A.+1999.+Satisfiability-based+layout+revisited%3A+detailed+routing+of+complex+FPGAs+via+search-based+boolean+SAT.+ACM%2FSIDGA+International+Symposium+on+FPGAs%2C+167%2D%2D175.+10.1145%2F296399.296450+
http://scholar.google.com/scholar?hl=en&q=Pan%2C+P.+and+Lin%2C+C.+C.+1998.+A+new+retiming-based+technology+mapping+algorithm+for+LUT-based+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+35%2D%2D42.+10.1145%2F275107.275118+
http://scholar.google.com/scholar?hl=en&q=Payne%2C+R.+1997.+Run-time+parameterised+circuits+for+the+Xilinx+XC6200.+Lecture+Notes+in+Computer+Science+1304%2D%2D-Field-Programmable+Logic+and+Applications.+W.+Luk%2C+P.+Y.+K.+Cheung%2C+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+161%2D%2D172.+
http://scholar.google.com/scholar?hl=en&q=Purna%2C+K.+M.+G.+and+Bhatia%2C+D.+1999.+Temporal+partitioning+and+scheduling+data+flow+graphs+for+reconfigurable+computers.+IEEE+Trans.+Comput.+48%2C+6%2C+579%2D%2D590.+10.1109%2F12.773795+
http://scholar.google.com/scholar?hl=en&q=Quickturn%2C+A+Cadence+Company.+1999a.+System+RealizerTM.+Available+online+at+http%3A%2F%2Fwww.quickturn.com%2Fproducts%2Fsystemrealizer.htm.+Quickturn%2C+A+Cadence+Company%2C+San+Jose%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Quickturn%2C+A+Cadence+Company.+1999b.+MercuryTM+Design+Verification+System+Technology+Backgrounder.+Available+online+at+http%3A%2F%2Fwww.quickturn.com%2Fproducts%2Fmercury_backgrounder.htm.+Quickturn%2C+A+Cadence+Company%2C+San+Jose%2C+CA%2C+1999.
http://scholar.google.com/scholar?hl=en&q=Razdan%2C+R.+and+Smith%2C+M.+D.+1994.+A+high-performance+microarchitecture+with+hardware-programmable+functional+units.+International+Symposium+on+Microarchitecture%2C+172%2D%2D180.+10.1145%2F192724.192749+
http://scholar.google.com/scholar?hl=en&q=Rencher%2C+M.+and+Hutchings%2C+B.+L.+1997.+Automated+target+recognition+on+SPLASH2.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+192%2D%2D200.+
http://scholar.google.com/scholar?hl=en&q=Rose%2C+J.%2C+El+Gamal%2C+A.%2C+and+Sangiovanni-Vincentelli%2C+A.+1993.+Architecture+of+field-programmable+gate+arrays.+Proc.+IEEE+81%2C+7%2C+1013%2D%2D1029.
http://scholar.google.com/scholar?hl=en&q=Rupp%2C+C.+R.%2C+Landguth%2C+M.%2C+Garverick%2C+T.%2C+Gomersall%2C+E.%2C+Holt%2C+H.%2C+Arnold%2C+J.+M.%2C+and+Gokhale%2C+M.+1998.+The+NAPA+adaptive+processing+architecture.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+28%2D%2D37.+
http://scholar.google.com/scholar?hl=en&q=Sangiovanni-Vincentelli%2C+A.%2C+El+Gamal%2C+A.%2C+and+Rose%2C+J.+1993.+Synthesis+methods+for+field+programmable+gate+arrays.+Proc.+IEEE+81%2C+7%2C+1057%2D%2D1083.
http://scholar.google.com/scholar?hl=en&q=Sankar%2C+Y.+and+Rose%2C+J.+1999.+Trading+quality+for+compile+time%3A+Ultra-fast+placement+for+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+157%2D%2D166.+10.1145%2F296399.296449+
http://scholar.google.com/scholar?hl=en&q=Scalera%2C+S.+M.+and+Vazquez%2C+J.+R.+1998.+The+design+and+implementation+of+a+context+switching+FPGA.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+78%2D%2D85.+
http://scholar.google.com/scholar?hl=en&q=Selvidge%2C+C.%2C+Agarwal%2C+A.%2C+Dahl%2C+M.%2C+and+Babb+J.+1995.+TIERS%3A+Topology+IndependEnt+Pipelined+Routing+and+Scheduling+for+VirtualWireTM+Compilation.+ACM%2FSIGDA+International+Symposium+on+Field-Programmable+Gate+Arrays%2C+25%2D%2D31.+10.1145%2F201310.201314+
http://scholar.google.com/scholar?hl=en&q=Senouci%2C+S.+A.%2C+Amoura%2C+A.%2C+Krupnova%2C+H.%2C+and+Saucier%2C+G.+1998.+Timing+driven+floorplanning+on+programmable+hierarchical+targets.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+85%2D%2D92.+10.1145%2F275107.275123+
http://scholar.google.com/scholar?hl=en&q=Shahookar%2C+K.+and+Mazumder%2C+P.+1991.+VLSI+cell+placement+techniques.+ACM+Comput.+Surv.+23%2C+2%2C+145%2D%2D220.+10.1145%2F103724.103725+
http://scholar.google.com/scholar?hl=en&q=Shi%2C+J.+and+Bhatia%2C+D.+1997.+Performance+driven+floorplanning+for+FPGA+based+designs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+112%2D%2D118.+10.1145%2F258305.258321+
http://scholar.google.com/scholar?hl=en&q=Shirazi%2C+N.%2C+Luk%2C+W.%2C+and+Cheung%2C+P.+Y.+K.+1998.+Automating+production+of+run-time+reconfigurable+designs.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+147%2D%2D156.+
http://scholar.google.com/scholar?hl=en&q=Slimane-Kadi%2C+M.%2C+Brasen%2C+D.%2C+and+Saucier%2C+G.+1994.+A+fast-FPGA+prototyping+system+that+uses+inexpensive+high-performance+FPIC.+ACM%2FSIGDA+Workshop+on+Field-Programmable+Gate+Arrays.
http://scholar.google.com/scholar?hl=en&q=Sotiriades%2C+E.%2C+Dollas%2C+A.%2C+and+Athanas%2C+P.+2000.+Hardware-software+codesign+and+parallel+implementation+of+a+Golomb+ruler+derivation+engine.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+227%2D%2D235.+
http://scholar.google.com/scholar?hl=en&q=Stohmann%2C+J.+and+Barke%2C+E.+1996.+An+universal+CLA+adder+generator+for+SRAM-based+FPGAs.+Lecture+Notes+in+Computer+Science+1142%2D%2D-Field-Programmable+Logic%3A+Smart+Applications%2C+New+Paradigms+and+Compilers.+R.+W.+Hartenstein+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+44%2D%2D54.+
http://scholar.google.com/scholar?hl=en&q=Swartz%2C+J.+S.%2C+Betz%2C+V.%2C+and+Rose%2C+J.+1998.+A+fast+routability-driven+router+for+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+140%2D%2D149.+10.1145%2F275107.275134+
http://scholar.google.com/scholar?hl=en&q=Synopsys%2C+Inc.+2000.+CoCentric+System+C+Compiler.+Synopsys%2C+Inc.%2C+Mountain+View%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Synplicity%2C+Inc.+1999.+Synplify+User+Guide+Release+5.1.+Synplicity%2C+Inc.%2C+Sunnyvale%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Takahara%2C+A.%2C+Miyazaki%2C+T.%2C+Murooka%2C+T.%2C+Katayama%2C+M.%2C+Hayashi%2C+K.%2C+Tsutsui%2C+A.%2C+Ichimori%2C+T.%2C+and+Fukami%2C+K.+1998.+More+wires+and+fewer+LUTs%3A+A+design+methodology+for+FPGAs.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+12%2D%2D19.+10.1145%2F275107.275113+
http://scholar.google.com/scholar?hl=en&q=Thakur%2C+S.%2C+Chang%2C+Y.+W.%2C+Wong%2C+D.+F.%2C+and+Muthukrishnan%2C+S.+1997.+Algorithms+for+an+FPGA+switch+module+routing+problem+with+application+to+global+routing.+IEEE+Trans.+CAD+Integ.+Circ.+Syst.+16%2C+1%2C+32%2D%2D46.+10.1109%2F43.559330+
http://scholar.google.com/scholar?hl=en&q=Togawa%2C+N.%2C+Yanagisawa%2C+M.%2C+and+Ohtsuki%2C+T.+1998.+Maple-OPT%3A+A+performance-oriented+simultaneous+technology+mapping%2C+placement%2C+and+global+gouting+algorithm+for+FPGA%27s.+IEEE+Trans.+CAD+Integ.+Circ.+Syst.+17%2C+9%2C+803%2D%2D818.+10.1109%2F43.720317+
http://scholar.google.com/scholar?hl=en&q=Trimberger%2C+S.+1998.+Scheduling+designs+into+a+time-multiplexed+FPGA.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+153%2D%2D160.+10.1145%2F275107.275135+
http://scholar.google.com/scholar?hl=en&q=Trimberger%2C+S.%2C+Carberry%2C+D.%2C+Johnson%2C+A.%2C+and+Wong%2C+J.+1997a.+A+time-multiplexed+FPGA.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+22%2D%2D28.+
http://scholar.google.com/scholar?hl=en&q=Trimberger%2C+S.%2C+Duong%2C+K.%2C+and+Conn%2C+B.+1997b.+Architecture+issues+and+solutions+for+a+high-capacity+FPGA.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+3%2D%2D9.+10.1145%2F258305.258306+
http://scholar.google.com/scholar?hl=en&q=Tsu%2C+W.%2C+Macy%2C+K.%2C+Joshi%2C+A.%2C+Huang%2C+R.%2C+Walker%2C+N.%2C+Tung%2C+T.%2C+Rowhani%2C+O.%2C+George%2C+V.%2C+Wawrzynek%2C+J.%2C+and+Dehon%2C+A.+1999.+HSRA%3A+High-speed%2C+hierarchical+synchronous+reconfigurable+array.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+125%2D%2D134.+10.1145%2F296399.296442+
http://scholar.google.com/scholar?hl=en&q=Vahid%2C+F.+1997.+I%2FO+and+performance+tradeoffs+with+the+FunctionBus+during+multi-FPGA+partitioning.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+27%2D%2D34.+10.1145%2F258305.258309+
http://scholar.google.com/scholar?hl=en&q=Varghese%2C+J.%2C+Butts%2C+M.%2C+and+Batcheller%2C+J.+1993.+An+efficient+logic+emulation+system.+IEEE+Trans.+VLSI+Syst.+1%2C+2%2C+171%2D%2D174.
http://scholar.google.com/scholar?hl=en&q=Vasilko%2C+M.+and+Cabanis%2C+D.+1999.+Improving+simulation+accuracy+in+design+methodologies+for+dynamically+reconfigurable+logic+systems.+IEEE+Sympos.+Field-Prog.+Cust.+Comput.+Mach.+123%2D%2D133.+
http://scholar.google.com/scholar?hl=en&q=Vuillemin%2C+J.%2C+Bertin%2C+P.%2C+Roncin%2C+D.%2C+Shand%2C+M.%2C+Touati%2C+H.%2C+and+Boucard%2C+P.+1996.+Programmable+active+memories%3A+Reconfigurable+systems+come+of+age.+IEEE+Trans.+VLSI+Syst.+4%2C+1%2C+56%2D%2D69.+10.1109%2F92.486081+
http://scholar.google.com/scholar?hl=en&q=Wang%2C+Q.+and+Lewis%2C+D.+M.+1997.+Automated+field-programmable+compute+accelerator+design+using+partial+evaluation.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+145%2D%2D154.+
http://scholar.google.com/scholar?hl=en&q=Weinhardt%2C+M.+and+Luk%2C+W.+1999.+Pipeline+vectorization+for+reconfigurable+systems.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+52%2D%2D62.+
http://scholar.google.com/scholar?hl=en&q=Wilton%2C+S.+J.+E.+1998.+SMAP%3A+Heterogeneous+technology+mapping+for+area+reduction+in+FPGAs+with+embedded+memory+arrays.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+171%2D%2D178.+10.1145%2F275107.275137+
http://scholar.google.com/scholar?hl=en&q=Wirthlin%2C+M.+J.+and+Hutchings%2C+B.+L.+1995.+A+dynamic+instruction+set+computer.+IEEE+Symposium+on+FPGAs+for+Custom+Computing+Machines%2C+99%2D%2D107.+
http://scholar.google.com/scholar?hl=en&q=Wirthlin%2C+M.+J.+and+Hutchings%2C+B.+L.+1996.+Sequencing+run-time+reconfigured+hardware+with+software.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+122%2D%2D128.+10.1145%2F228370.228388+
http://scholar.google.com/scholar?hl=en&q=Wirthlin%2C+M.+J.+and+Hutchings%2C+B.+L.+1997.+Improving+functional+density+through+run-time+constant+propagation.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+86%2D%2D92.+10.1145%2F258305.258316+
http://scholar.google.com/scholar?hl=en&q=Wittig%2C+R.+D.+and+Chow%2C+P.+1996.+OneChip%3A+An+FPGA+processor+with+reconfigurable+logic.+IEEE+Symposium+on+FPGAs+for+Custom+Computing+Machines%2C+126%2D%2D135.
http://scholar.google.com/scholar?hl=en&q=Wood%2C+R.+G.+and+Rutenbar%2C+R.+A.+1997.+FPGA+routing+and+routability+estimation+via+Boolean+satisfiability.+ACM%2FSIGDA+International+Symposium+on+FPGAs%2C+119%2D%2D125.+10.1145%2F258305.258322+
http://scholar.google.com/scholar?hl=en&q=Wu%2C+Y.+L.+and+Marek-Sadowska%2C+M.+1997.+Routing+for+array-type+FPGA%27s.+IEEE+Trans.+CAD+Integ.+Circ.+Syst.+16%2C+5%2C+506%2D%2D518.+10.1109%2F43.631213+
http://scholar.google.com/scholar?hl=en&q=Xilinx%2C+Inc.+1994.+The+Programmable+Logic+Data+Book.+Xilinx%2C+Inc.%2C+San+Jose%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Xilinx%2C+Inc.+1996.+XC6200%3A+Advance+Product+Specification.+Xilinx%2C+Inc.%2C+San+Jose%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Xilinx%2C+Inc.+1997.+LogiBLOX%3A+Product+Specification.+Xilinx%2C+Inc.%2C+San+Jose%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Xilinx%2C+Inc.+1999.+VirtexTM+2.5+V+Field+Programmable+Gate+Arrays%3A+Advance+Product+Specification.+Xilinx%2C+Inc.%2C+San+Jose%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Xilinx%2C+Inc.+2000.+Press+Release%3A+IBM+and+Xilinx+Team+to+Create+New+Generation+of+Integrated+Circuits.+Xilinx%2C+Inc.%2C+San+Jose%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Xilinx%2C+Inc.+2001.+Virtex-II+1.5V+Field+Programmable+Gate+Arrays%3A+Advance+Product+Specification.+Xilinx%2C+Inc.%2C+San+Jose%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Yasar%2C+G.%2C+Devins%2C+J.%2C+Tsyrkina%2C+Y.%2C+Stadtlander%2C+G.%2C+and+Millham%2C+E.+1996.+Growable+FPGA+macro+generator.+Lecture+Notes+in+Computer+Science+1142%2D%2D-Field-Programmable+Logic%3A+Smart+Applications%2C+New+Paradigms+and+Compilers.+R.+W.+Hartenstein+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+307%2D%2D326.+
http://scholar.google.com/scholar?hl=en&q=Yi%2C+K.+and+Jhon%2C+C.+S.+1996.+A+new+FPGA+technology+mapping+approach+by+cluster+merging.+Lecture+Notes+in+Computer+Science+1142%2D%2D-Field-Programmable+Logic%3A+Smart+Applications%2C+New+Paradigms+and+Compilers.+R.+W.+Hartenstein+and+M.+Glesner%2C+Eds.+Springer-Verlag%2C+Berlin%2C+Germany%2C+366%2D%2D370.+
http://scholar.google.com/scholar?hl=en&q=Zhong%2C+P.%2C+Martinosi%2C+M.%2C+Ashar%2C+P.%2C+and+Malik%2C+S.+1998.+Accelerating+Boolean+satisfiability+with+configurable+hardware.+IEEE+Symposium+on+Field-Programmable+Custom+Computing+Machines%2C+186%2D%2D195.+
