Fitter report for ov5640_sdram_hdmi
Wed Jan 05 14:09:27 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. |ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ALTSYNCRAM
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Jan 05 14:09:27 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; ov5640_sdram_hdmi                           ;
; Top-level Entity Name              ; ov5640_sdram_hdmi                           ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,359 / 10,320 ( 13 % )                     ;
;     Total combinational functions  ; 1,152 / 10,320 ( 11 % )                     ;
;     Dedicated logic registers      ; 865 / 10,320 ( 8 % )                        ;
; Total registers                    ; 881                                         ;
; Total pins                         ; 65 / 180 ( 36 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 30,720 / 423,936 ( 7 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
;     Processor 3            ;   2.7%      ;
;     Processor 4            ;   2.6%      ;
;     Processor 5            ;   2.6%      ;
;     Processor 6            ;   2.5%      ;
;     Processor 7            ;   2.5%      ;
;     Processor 8            ;   2.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2265 ) ; 0.00 % ( 0 / 2265 )        ; 0.00 % ( 0 / 2265 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2265 ) ; 0.00 % ( 0 / 2265 )        ; 0.00 % ( 0 / 2265 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2247 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 18 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/output_files/ov5640_sdram_hdmi.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,359 / 10,320 ( 13 % )  ;
;     -- Combinational with no register       ; 494                      ;
;     -- Register only                        ; 207                      ;
;     -- Combinational with a register        ; 658                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 501                      ;
;     -- 3 input functions                    ; 293                      ;
;     -- <=2 input functions                  ; 358                      ;
;     -- Register only                        ; 207                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 893                      ;
;     -- arithmetic mode                      ; 259                      ;
;                                             ;                          ;
; Total registers*                            ; 881 / 11,172 ( 8 % )     ;
;     -- Dedicated logic registers            ; 865 / 10,320 ( 8 % )     ;
;     -- I/O registers                        ; 16 / 852 ( 2 % )         ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 125 / 645 ( 19 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 65 / 180 ( 36 % )        ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; M9Ks                                        ; 4 / 46 ( 9 % )           ;
; Total block memory bits                     ; 30,720 / 423,936 ( 7 % ) ;
; Total block memory implementation bits      ; 36,864 / 423,936 ( 9 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 2 / 2 ( 100 % )          ;
; Global signals                              ; 9                        ;
;     -- Global clocks                        ; 9 / 10 ( 90 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 3.7% / 3.8% / 3.5%       ;
; Peak interconnect usage (total/H/V)         ; 10.8% / 11.6% / 9.7%     ;
; Maximum fan-out                             ; 466                      ;
; Highest non-global fan-out                  ; 89                       ;
; Total fan-out                               ; 6770                     ;
; Average fan-out                             ; 2.85                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1359 / 10320 ( 13 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 494                   ; 0                              ;
;     -- Register only                        ; 207                   ; 0                              ;
;     -- Combinational with a register        ; 658                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 501                   ; 0                              ;
;     -- 3 input functions                    ; 293                   ; 0                              ;
;     -- <=2 input functions                  ; 358                   ; 0                              ;
;     -- Register only                        ; 207                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 893                   ; 0                              ;
;     -- arithmetic mode                      ; 259                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 881                   ; 0                              ;
;     -- Dedicated logic registers            ; 865 / 10320 ( 8 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 32                    ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 125 / 645 ( 19 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 65                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 30720                 ; 0                              ;
; Total RAM block bits                        ; 36864                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 4 / 46 ( 8 % )        ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )       ; 6 / 12 ( 50 % )                ;
; Double Data Rate I/O output circuitry       ; 8 / 185 ( 4 % )       ; 0 / 185 ( 0 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 825                   ; 2                              ;
;     -- Registered Input Connections         ; 779                   ; 0                              ;
;     -- Output Connections                   ; 19                    ; 808                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 6809                  ; 823                            ;
;     -- Registered Connections               ; 3433                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 34                    ; 810                            ;
;     -- hard_block:auto_generated_inst       ; 810                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 13                    ; 2                              ;
;     -- Output Ports                         ; 35                    ; 6                              ;
;     -- Bidir Ports                          ; 17                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; camera_data[0] ; K10   ; 4        ; 25           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_data[1] ; P8    ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_data[2] ; M7    ; 3        ; 9            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_data[3] ; T6    ; 3        ; 11           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_data[4] ; N6    ; 3        ; 7            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_data[5] ; P6    ; 3        ; 7            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_data[6] ; L7    ; 3        ; 11           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_data[7] ; P3    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_href    ; N3    ; 3        ; 1            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_pclk    ; M2    ; 2        ; 0            ; 11           ; 14           ; 89                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; camera_vsync   ; M6    ; 3        ; 7            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; clk            ; E1    ; 1        ; 0            ; 11           ; 7            ; 2                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; rst_n          ; E16   ; 6        ; 34           ; 12           ; 7            ; 491                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; camera_pwdn    ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; camera_rst_n   ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; camera_sclk    ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; camera_xclk    ; N5    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; R13   ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; L10   ; 4        ; 25           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; P14   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; M9    ; 4        ; 21           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; R11   ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; R10   ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_clk_n     ; F11   ; 7        ; 23           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_clk_p     ; F10   ; 7        ; 23           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[0] ; A11   ; 7        ; 25           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[1] ; C16   ; 6        ; 34           ; 20           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[2] ; D16   ; 6        ; 34           ; 19           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[0] ; C15   ; 6        ; 34           ; 20           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[1] ; D15   ; 6        ; 34           ; 19           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[2] ; B16   ; 6        ; 34           ; 18           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------+
; camera_sdat  ; R7    ; 3        ; 11           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe (inverted) ;
; sdram_dq[0]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[10] ; L9    ; 4        ; 18           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[11] ; K8    ; 3        ; 9            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[12] ; L8    ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[13] ; M8    ; 3        ; 13           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[14] ; N8    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[15] ; P9    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[1]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[2]  ; R4    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[3]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[4]  ; R5    ; 3        ; 9            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[5]  ; T5    ; 3        ; 9            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[6]  ; R6    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[7]  ; R8    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[8]  ; R9    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
; sdram_dq[9]  ; K9    ; 4        ; 18           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )   ; 3.3V          ; --           ;
; 2        ; 2 / 19 ( 11 % )   ; 3.3V          ; --           ;
; 3        ; 26 / 26 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 27 / 27 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 0 / 25 ( 0 % )    ; 2.5V          ; --           ;
; 6        ; 7 / 14 ( 50 % )   ; 3.3V          ; --           ;
; 7        ; 3 / 26 ( 12 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 26 ( 0 % )    ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; tmds_data_n[0]                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; tmds_data_p[2]                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; tmds_data_p[0]                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; tmds_data_n[1]                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; tmds_data_p[1]                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; tmds_data_n[2]                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; rst_n                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; tmds_clk_p                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 166        ; 7        ; tmds_clk_n                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; sdram_dq[11]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K9       ; 76         ; 4        ; sdram_dq[9]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; camera_data[0]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; camera_data[6]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; sdram_dq[12]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 77         ; 4        ; sdram_dq[10]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; sdram_addr[1]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; sdram_addr[6]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; camera_pclk                                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; camera_vsync                                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 59         ; 3        ; camera_data[2]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; sdram_dq[13]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; sdram_ba[1]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; sdram_addr[10]                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; sdram_addr[5]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; camera_href                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; camera_xclk                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; camera_data[4]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; sdram_dq[14]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; sdram_ras_n                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; sdram_addr[12]                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; sdram_addr[4]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; camera_pwdn                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; camera_data[7]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; camera_data[5]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; camera_data[1]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; sdram_dq[15]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; sdram_addr[0]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_addr[2]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; sdram_dq[0]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; sdram_dq[2]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; sdram_dq[4]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; sdram_dq[6]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; camera_sdat                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; sdram_dq[7]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; sdram_dq[8]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; sdram_dqm[1]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; sdram_cas_n                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; sdram_cs_n                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; sdram_addr[11]                                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; sdram_addr[8]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; camera_sclk                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; sdram_dq[1]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; sdram_dq[3]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; sdram_dq[5]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; camera_data[3]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; camera_rst_n                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; sdram_dqm[0]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; sdram_we_n                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; sdram_clk                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; sdram_cke                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; sdram_ba[0]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; sdram_addr[3]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; sdram_addr[9]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; sdram_addr[7]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                              ;
+-------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Name                          ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------------------+
; SDC pin name                  ; pll_inst|altpll_component|auto_generated|pll1                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1                                 ;
; PLL mode                      ; Normal                                                              ; Normal                                                                             ;
; Compensate clock              ; clock0                                                              ; clock0                                                                             ;
; Compensated input/output pins ; --                                                                  ; --                                                                                 ;
; Switchover type               ; --                                                                  ; --                                                                                 ;
; Input frequency 0             ; 50.0 MHz                                                            ; 50.0 MHz                                                                           ;
; Input frequency 1             ; --                                                                  ; --                                                                                 ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ; 7.1 MHz                                                                            ;
; Nominal VCO frequency         ; 1250.0 MHz                                                          ; 371.4 MHz                                                                          ;
; VCO post scale K counter      ; --                                                                  ; 2                                                                                  ;
; VCO frequency control         ; Auto                                                                ; Auto                                                                               ;
; VCO phase shift step          ; 100 ps                                                              ; 336 ps                                                                             ;
; VCO multiply                  ; --                                                                  ; --                                                                                 ;
; VCO divide                    ; --                                                                  ; --                                                                                 ;
; Freq min lock                 ; 24.01 MHz                                                           ; 40.39 MHz                                                                          ;
; Freq max lock                 ; 52.02 MHz                                                           ; 87.53 MHz                                                                          ;
; M VCO Tap                     ; 4                                                                   ; 0                                                                                  ;
; M Initial                     ; 3                                                                   ; 1                                                                                  ;
; M value                       ; 25                                                                  ; 52                                                                                 ;
; N value                       ; 1                                                                   ; 7                                                                                  ;
; Charge pump current           ; setting 1                                                           ; setting 1                                                                          ;
; Loop filter resistance        ; setting 27                                                          ; setting 19                                                                         ;
; Loop filter capacitance       ; setting 0                                                           ; setting 0                                                                          ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ; 450 kHz to 560 kHz                                                                 ;
; Bandwidth type                ; Medium                                                              ; Medium                                                                             ;
; Real time reconfigurable      ; Off                                                                 ; Off                                                                                ;
; Scan chain MIF file           ; --                                                                  ; --                                                                                 ;
; Preserve PLL counter order    ; Off                                                                 ; Off                                                                                ;
; PLL location                  ; PLL_1                                                               ; PLL_2                                                                              ;
; Inclk0 signal                 ; clk                                                                 ; clk                                                                                ;
; Inclk1 signal                 ; --                                                                  ; --                                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                       ; Global Clock                                                                       ;
; Inclk1 signal type            ; --                                                                  ; --                                                                                 ;
+-------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; Name                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                              ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                ; clock0       ; 5    ; 2   ; 125.0 MHz        ; 0 (0 ps)       ; 4.50 (100 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 3       ; 4       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                ; clock1       ; 5    ; 2   ; 125.0 MHz        ; -90 (-2000 ps) ; 4.50 (100 ps)    ; 50/50      ; C2      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                ; clock2       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 1.80 (100 ps)    ; 50/50      ; C3      ; 25            ; 13/12 Odd  ; --            ; 3       ; 4       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                ; clock3       ; 25   ; 52  ; 24.04 MHz        ; 0 (0 ps)       ; 0.87 (100 ps)    ; 50/50      ; C1      ; 52            ; 26/26 Even ; --            ; 3       ; 4       ; pll_inst|altpll_component|auto_generated|pll1|clk[3]      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 52   ; 35  ; 74.29 MHz        ; 0 (0 ps)       ; 9.00 (336 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 52   ; 7   ; 371.43 MHz       ; 0 (0 ps)       ; 45.00 (336 ps)   ; 50/50      ; C1      ; Bypass        ; --         ; --            ; 1       ; 0       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; sdram_clk      ; Missing drive strength ;
; sdram_cke      ; Missing drive strength ;
; sdram_cs_n     ; Missing drive strength ;
; sdram_we_n     ; Missing drive strength ;
; sdram_cas_n    ; Missing drive strength ;
; sdram_ras_n    ; Missing drive strength ;
; sdram_dqm[0]   ; Missing drive strength ;
; sdram_dqm[1]   ; Missing drive strength ;
; sdram_ba[0]    ; Missing drive strength ;
; sdram_ba[1]    ; Missing drive strength ;
; sdram_addr[0]  ; Missing drive strength ;
; sdram_addr[1]  ; Missing drive strength ;
; sdram_addr[2]  ; Missing drive strength ;
; sdram_addr[3]  ; Missing drive strength ;
; sdram_addr[4]  ; Missing drive strength ;
; sdram_addr[5]  ; Missing drive strength ;
; sdram_addr[6]  ; Missing drive strength ;
; sdram_addr[7]  ; Missing drive strength ;
; sdram_addr[8]  ; Missing drive strength ;
; sdram_addr[9]  ; Missing drive strength ;
; sdram_addr[10] ; Missing drive strength ;
; sdram_addr[11] ; Missing drive strength ;
; sdram_addr[12] ; Missing drive strength ;
; camera_sclk    ; Missing drive strength ;
; camera_xclk    ; Missing drive strength ;
; camera_rst_n   ; Missing drive strength ;
; camera_pwdn    ; Missing drive strength ;
; tmds_clk_p     ; Missing drive strength ;
; tmds_clk_n     ; Missing drive strength ;
; tmds_data_p[0] ; Missing drive strength ;
; tmds_data_p[1] ; Missing drive strength ;
; tmds_data_p[2] ; Missing drive strength ;
; tmds_data_n[0] ; Missing drive strength ;
; tmds_data_n[1] ; Missing drive strength ;
; tmds_data_n[2] ; Missing drive strength ;
; sdram_dq[0]    ; Missing drive strength ;
; sdram_dq[1]    ; Missing drive strength ;
; sdram_dq[2]    ; Missing drive strength ;
; sdram_dq[3]    ; Missing drive strength ;
; sdram_dq[4]    ; Missing drive strength ;
; sdram_dq[5]    ; Missing drive strength ;
; sdram_dq[6]    ; Missing drive strength ;
; sdram_dq[7]    ; Missing drive strength ;
; sdram_dq[8]    ; Missing drive strength ;
; sdram_dq[9]    ; Missing drive strength ;
; sdram_dq[10]   ; Missing drive strength ;
; sdram_dq[11]   ; Missing drive strength ;
; sdram_dq[12]   ; Missing drive strength ;
; sdram_dq[13]   ; Missing drive strength ;
; sdram_dq[14]   ; Missing drive strength ;
; sdram_dq[15]   ; Missing drive strength ;
; camera_sdat    ; Missing drive strength ;
+----------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                      ; Entity Name           ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |ov5640_sdram_hdmi                               ; 1359 (1)    ; 865 (0)                   ; 16 (16)       ; 30720       ; 4    ; 0            ; 0       ; 0         ; 65   ; 0            ; 494 (1)      ; 207 (0)           ; 658 (0)          ; |ov5640_sdram_hdmi                                                                                                                                                                       ; ov5640_sdram_hdmi     ; work         ;
;    |DVP_Capture:DVP_Capture|                     ; 34 (34)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 9 (9)            ; |ov5640_sdram_hdmi|DVP_Capture:DVP_Capture                                                                                                                                               ; DVP_Capture           ; work         ;
;    |Sdram_Control_4Port:Sdram_Control_4Port|     ; 714 (214)   ; 545 (138)                 ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 169 (72)     ; 155 (22)          ; 390 (121)        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port                                                                                                                               ; Sdram_Control_4Port   ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                 ; 135 (0)     ; 117 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 45 (0)            ; 73 (0)           ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1                                                                                                      ; Sdram_RD_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|               ; 135 (0)     ; 117 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 45 (0)            ; 73 (0)           ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ; dcfifo                ; work         ;
;             |dcfifo_ohs1:auto_generated|         ; 135 (40)    ; 117 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (6)       ; 45 (20)           ; 73 (10)          ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated                                                   ; dcfifo_ohs1           ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                   ; a_gray2bin_6ib        ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                   ; a_gray2bin_6ib        ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p                       ; a_graycounter_1lc     ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 17 (17)          ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p                       ; a_graycounter_577     ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 6 (0)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp                        ; alt_synch_pipe_apl    ; work         ;
;                   |dffpipe_re9:dffpipe6|         ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 6 (6)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6   ; dffpipe_re9           ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 9 (0)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                        ; alt_synch_pipe_bpl    ; work         ;
;                   |dffpipe_se9:dffpipe9|         ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 9 (9)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9   ; dffpipe_se9           ; work         ;
;                |altsyncram_ck61:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram                          ; altsyncram_ck61       ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|cmpr_n76:rdempty_eq_comp                          ; cmpr_n76              ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|cmpr_n76:wrfull_eq_comp                           ; cmpr_n76              ; work         ;
;                |dffpipe_8d9:wrfull_reg|          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:wrfull_reg                            ; dffpipe_8d9           ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9           ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9           ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                ; 140 (0)     ; 117 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 52 (0)            ; 65 (0)           ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1                                                                                                     ; Sdram_WR_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|               ; 140 (0)     ; 117 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 52 (0)            ; 65 (0)           ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;             |dcfifo_mks1:auto_generated|         ; 140 (43)    ; 117 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (8)       ; 52 (21)           ; 65 (8)           ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated                                                  ; dcfifo_mks1           ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 21 (21)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc     ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577     ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 4 (0)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl    ; work         ;
;                   |dffpipe_pe9:dffpipe14|        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 4 (4)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ; dffpipe_pe9           ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl    ; work         ;
;                   |dffpipe_qe9:dffpipe17|        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17 ; dffpipe_qe9           ; work         ;
;                |altsyncram_lr81:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram                         ; altsyncram_lr81       ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; cmpr_n76              ; work         ;
;                |cmpr_n76:rdfull_eq_comp|         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdfull_eq_comp                          ; cmpr_n76              ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; cmpr_n76              ; work         ;
;                |dffpipe_8d9:rdfull_reg|          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg                           ; dffpipe_8d9           ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9           ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9           ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                ; 78 (0)      ; 63 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 11 (0)            ; 52 (0)           ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2                                                                                                     ; Sdram_WR_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|               ; 78 (0)      ; 63 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 11 (0)            ; 52 (0)           ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;             |dcfifo_mks1:auto_generated|         ; 78 (21)     ; 63 (10)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (2)       ; 11 (5)            ; 52 (10)          ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated                                                  ; dcfifo_mks1           ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 15 (15)          ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577     ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 15 (0)           ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl    ; work         ;
;                   |dffpipe_pe9:dffpipe14|        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 15 (15)          ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ; dffpipe_pe9           ; work         ;
;                |altsyncram_lr81:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram                         ; altsyncram_lr81       ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; cmpr_n76              ; work         ;
;                |cmpr_n76:rdfull_eq_comp|         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdfull_eq_comp                          ; cmpr_n76              ; work         ;
;                |dffpipe_8d9:rdfull_reg|          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg                           ; dffpipe_8d9           ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9           ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9           ; work         ;
;       |command:command1|                         ; 70 (70)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 7 (7)             ; 45 (45)          ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|command:command1                                                                                                              ; command               ; work         ;
;       |control_interface:control1|               ; 85 (85)     ; 61 (61)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 18 (18)           ; 43 (43)          ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1                                                                                                    ; control_interface     ; work         ;
;    |camera_init:camera_init|                     ; 220 (64)    ; 97 (34)                   ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (30)     ; 0 (0)             ; 97 (34)          ; |ov5640_sdram_hdmi|camera_init:camera_init                                                                                                                                               ; camera_init           ; work         ;
;       |i2c_control:i2c_control|                  ; 156 (55)    ; 63 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (30)      ; 0 (0)             ; 63 (25)          ; |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control                                                                                                                       ; i2c_control           ; work         ;
;          |i2c_bit_shift:i2c_bit_shift|           ; 101 (101)   ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 38 (38)          ; |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift                                                                                           ; i2c_bit_shift         ; work         ;
;       |ov5640_init_table_rgb:camera_init_table|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table                                                                                                       ; ov5640_init_table_rgb ; work         ;
;          |altsyncram:rom_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0                                                                                  ; altsyncram            ; work         ;
;             |altsyncram_r391:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated                                                   ; altsyncram_r391       ; work         ;
;    |disp_driver:disp_driver|                     ; 64 (64)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 45 (45)          ; |ov5640_sdram_hdmi|disp_driver:disp_driver                                                                                                                                               ; disp_driver           ; work         ;
;    |dvi_encoder:u_dvi_encoder|                   ; 328 (0)     ; 146 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 182 (0)      ; 27 (0)            ; 119 (0)          ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder                                                                                                                                             ; dvi_encoder           ; work         ;
;       |encode:encb|                              ; 93 (93)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 6 (6)             ; 31 (31)          ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encb                                                                                                                                 ; encode                ; work         ;
;       |encode:encg|                              ; 102 (102)   ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 11 (11)           ; 25 (25)          ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encg                                                                                                                                 ; encode                ; work         ;
;       |encode:encr|                              ; 92 (92)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 10 (10)           ; 22 (22)          ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encr                                                                                                                                 ; encode                ; work         ;
;       |serdes_4b_10to1:serdes_4b_10to1_inst|     ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst                                                                                                        ; serdes_4b_10to1       ; work         ;
;          |altddio_out:altddio_out_0|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0                                                                              ; altddio_out           ; work         ;
;             |ddio_out_s9j:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated                                                  ; ddio_out_s9j          ; work         ;
;          |altddio_out:altddio_out_1|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1                                                                              ; altddio_out           ; work         ;
;             |ddio_out_s9j:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated                                                  ; ddio_out_s9j          ; work         ;
;    |pll:pll_inst|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|pll:pll_inst                                                                                                                                                          ; pll                   ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|pll:pll_inst|altpll:altpll_component                                                                                                                                  ; altpll                ; work         ;
;          |pll_altpll:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                        ; pll_altpll            ; work         ;
;    |pll_hdmi:pll_hdmi_inst|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|pll_hdmi:pll_hdmi_inst                                                                                                                                                ; pll_hdmi              ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component                                                                                                                        ; altpll                ; work         ;
;          |pll_hdmi_altpll:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640_sdram_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated                                                                                         ; pll_hdmi_altpll       ; work         ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+----------------+----------+---------------+---------------+-----------------------+----------+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+----------+------+
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; camera_sclk    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; camera_xclk    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; camera_rst_n   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; camera_pwdn    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; tmds_clk_p     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_clk_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[2] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[2] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; sdram_dq[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_dq[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_dq[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_dq[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_dq[4]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_dq[5]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_dq[6]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_dq[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_dq[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_dq[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_dq[10]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_dq[11]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_dq[12]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_dq[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_dq[14]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_dq[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; camera_sdat    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; rst_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; camera_pclk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; camera_vsync   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; camera_href    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; camera_data[0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; camera_data[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; camera_data[2] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; camera_data[3] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; camera_data[4] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; camera_data[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; camera_data[6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; camera_data[7] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
+----------------+----------+---------------+---------------+-----------------------+----------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                           ;
+--------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_dq[0]                                                                                ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[0]~feeder                          ; 0                 ; 6       ;
; sdram_dq[1]                                                                                ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[1]~feeder                          ; 0                 ; 6       ;
; sdram_dq[2]                                                                                ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[2]                                 ; 0                 ; 6       ;
; sdram_dq[3]                                                                                ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[3]~feeder                          ; 0                 ; 6       ;
; sdram_dq[4]                                                                                ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[4]~feeder                          ; 1                 ; 6       ;
; sdram_dq[5]                                                                                ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[5]                                 ; 1                 ; 6       ;
; sdram_dq[6]                                                                                ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[6]~feeder                          ; 1                 ; 6       ;
; sdram_dq[7]                                                                                ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[7]~feeder                          ; 1                 ; 6       ;
; sdram_dq[8]                                                                                ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[8]~feeder                          ; 0                 ; 6       ;
; sdram_dq[9]                                                                                ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[9]~feeder                          ; 0                 ; 6       ;
; sdram_dq[10]                                                                               ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[10]~feeder                         ; 1                 ; 6       ;
; sdram_dq[11]                                                                               ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[11]~feeder                         ; 1                 ; 6       ;
; sdram_dq[12]                                                                               ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[12]                                ; 0                 ; 6       ;
; sdram_dq[13]                                                                               ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[13]                                ; 0                 ; 6       ;
; sdram_dq[14]                                                                               ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[14]~feeder                         ; 0                 ; 6       ;
; sdram_dq[15]                                                                               ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[15]                                ; 0                 ; 6       ;
; camera_sdat                                                                                ;                   ;         ;
;      - camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o~1 ; 0                 ; 6       ;
; clk                                                                                        ;                   ;         ;
; rst_n                                                                                      ;                   ;         ;
; camera_pclk                                                                                ;                   ;         ;
; camera_vsync                                                                               ;                   ;         ;
;      - DVP_Capture:DVP_Capture|r_Vsync                                                     ; 1                 ; 6       ;
;      - DVP_Capture:DVP_Capture|Equal1~0                                                    ; 1                 ; 6       ;
; camera_href                                                                                ;                   ;         ;
;      - DVP_Capture:DVP_Capture|r_Href~feeder                                               ; 0                 ; 6       ;
; camera_data[0]                                                                             ;                   ;         ;
;      - DVP_Capture:DVP_Capture|r_Data[0]                                                   ; 1                 ; 6       ;
; camera_data[1]                                                                             ;                   ;         ;
;      - DVP_Capture:DVP_Capture|r_Data[1]~feeder                                            ; 0                 ; 6       ;
; camera_data[2]                                                                             ;                   ;         ;
;      - DVP_Capture:DVP_Capture|r_Data[2]~feeder                                            ; 1                 ; 6       ;
; camera_data[3]                                                                             ;                   ;         ;
;      - DVP_Capture:DVP_Capture|r_Data[3]~feeder                                            ; 0                 ; 6       ;
; camera_data[4]                                                                             ;                   ;         ;
;      - DVP_Capture:DVP_Capture|r_Data[4]~feeder                                            ; 1                 ; 6       ;
; camera_data[5]                                                                             ;                   ;         ;
;      - DVP_Capture:DVP_Capture|r_Data[5]~feeder                                            ; 0                 ; 6       ;
; camera_data[6]                                                                             ;                   ;         ;
;      - DVP_Capture:DVP_Capture|r_Data[6]~feeder                                            ; 0                 ; 6       ;
; camera_data[7]                                                                             ;                   ;         ;
;      - DVP_Capture:DVP_Capture|r_Data[7]~feeder                                            ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                               ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; DVP_Capture:DVP_Capture|Equal1~0                                                                                                   ; LCCOMB_X25_Y12_N16 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                  ; FF_X16_Y9_N25      ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DVP_Capture:DVP_Capture|ImageState                                                                                                 ; FF_X33_Y12_N21     ; 118     ; Async. clear                          ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; DVP_Capture:DVP_Capture|r_Href                                                                                                     ; FF_X1_Y11_N13      ; 2       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|CMD[1]~0                                                                                   ; LCCOMB_X18_Y9_N18  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan2~6                                                                                ; LCCOMB_X22_Y10_N22 ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|op_2~18        ; LCCOMB_X16_Y11_N28 ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|valid_rdreq~0  ; LCCOMB_X13_Y8_N8   ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|valid_wrreq~0  ; LCCOMB_X14_Y7_N24  ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|valid_rdreq~0 ; LCCOMB_X12_Y11_N28 ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|valid_wrreq~0 ; LCCOMB_X12_Y9_N14  ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|valid_rdreq~0 ; LCCOMB_X17_Y12_N4  ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]~13                                                                              ; LCCOMB_X16_Y11_N0  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|always2~0                                                                                  ; LCCOMB_X22_Y11_N2  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE                                                                        ; FF_X18_Y7_N31      ; 16      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done~4                                                                 ; LCCOMB_X17_Y9_N26  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|INIT_REQ                                                        ; FF_X7_Y8_N23       ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LessThan0~3                                                     ; LCCOMB_X7_Y8_N6    ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ~1                                                       ; LCCOMB_X7_Y8_N8    ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]~5                                                                               ; LCCOMB_X18_Y11_N6  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[16]~49                                                                           ; LCCOMB_X19_Y11_N14 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[16]~50                                                                           ; LCCOMB_X18_Y9_N20  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23]~52                                                                           ; LCCOMB_X17_Y11_N12 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23]~53                                                                           ; LCCOMB_X22_Y11_N10 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; camera_init:camera_init|Init_Done                                                                                                  ; FF_X24_Y9_N31      ; 25      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; camera_init:camera_init|cnt[5]~12                                                                                                  ; LCCOMB_X24_Y9_N10  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; camera_init:camera_init|i2c_control:i2c_control|Cmd[2]~1                                                                           ; LCCOMB_X16_Y5_N22  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]~3                                                                       ; LCCOMB_X16_Y5_N4   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]~17                                              ; LCCOMB_X12_Y5_N2   ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]~18                                              ; LCCOMB_X13_Y5_N0   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]~32                                         ; LCCOMB_X13_Y4_N26  ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe                                            ; FF_X18_Y5_N15      ; 4       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; camera_pclk                                                                                                                        ; PIN_M2             ; 89      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                ; PIN_E1             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                ; PIN_E1             ; 1       ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; disp_driver:disp_driver|LessThan0~3                                                                                                ; LCCOMB_X22_Y16_N30 ; 24      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; disp_driver:disp_driver|LessThan1~2                                                                                                ; LCCOMB_X23_Y16_N0  ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                    ; FF_X23_Y17_N29     ; 42      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                    ; PLL_1              ; 450     ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                    ; PLL_1              ; 98      ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0]                                     ; PLL_2              ; 193     ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1]                                     ; PLL_2              ; 49      ; Clock                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; rst_n                                                                                                                              ; PIN_E16            ; 26      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                              ; PIN_E16            ; 466     ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                           ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; DVP_Capture:DVP_Capture|ImageState                                                             ; FF_X33_Y12_N21 ; 118     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; clk                                                                                            ; PIN_E1         ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                ; PLL_1          ; 450     ; 10                                   ; Global Clock         ; GCLK0            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                ; PLL_1          ; 98      ; 2                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2          ; 193     ; 5                                    ; Global Clock         ; GCLK8            ; --                        ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2          ; 49      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; rst_n                                                                                          ; PIN_E16        ; 466     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                              ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None                                                             ; M9K_X15_Y8_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None                                                             ; M9K_X15_Y9_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None                                                             ; M9K_X15_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; Single Clock ; 256          ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 6144 ; 256                         ; 24                          ; --                          ; --                          ; 6144                ; 1    ; db/ov5640_sdram_hdmi.ram0_ov5640_init_table_rgb_4dcd7b8d.hdl.mif ; M9K_X15_Y4_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ALTSYNCRAM                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(001100010000001100010001) (14201421) (3212049) (310311)    ;(001100000000100010000010) (14004202) (3147906) (300882)   ;(001100000000100001000010) (14004102) (3147842) (300842)   ;(001100010000001100000011) (14201403) (3212035) (310303)   ;(001100000001011111111111) (14013777) (3151871) (3017FF)   ;(001100000001100011111111) (14014377) (3152127) (3018FF)   ;(001100000011010000011010) (14032032) (3159066) (30341A)   ;(001100000011011100010011) (14033423) (3159827) (303713)   ;
;8;(001100010000100000000001) (14204001) (3213313) (310801)    ;(001101100011000000110110) (15430066) (3551286) (363036)   ;(001101100011000100001110) (15430416) (3551502) (36310E)   ;(001101100011001011100010) (15431342) (3551970) (3632E2)   ;(001101100011001100010010) (15431422) (3552018) (363312)   ;(001101100010000111100000) (15420740) (3547616) (3621E0)   ;(001101110000010010100000) (15602240) (3605664) (3704A0)   ;(001101110000001101011010) (15601532) (3605338) (37035A)   ;
;16;(001101110001010101111000) (15612570) (3609976) (371578)    ;(001101110001011100000001) (15613401) (3610369) (371701)   ;(001101110000101101100000) (15605540) (3607392) (370B60)   ;(001101110000010100011010) (15602432) (3605786) (37051A)   ;(001110010000010100000010) (16202402) (3736834) (390502)   ;(001110010000011000010000) (16203020) (3737104) (390610)   ;(001110010000000100001010) (16200412) (3735818) (39010A)   ;(001101110011000100010010) (15630422) (3617042) (373112)   ;
;24;(001101100000000000001000) (15400010) (3538952) (360008)    ;(001101100000000100110011) (15400463) (3539251) (360133)   ;(001100000010110101100000) (14026540) (3157344) (302D60)   ;(001101100010000001010010) (15420122) (3547218) (362052)   ;(001101110001101100100000) (15615440) (3611424) (371B20)   ;(010001110001110001010000) (21616120) (4660304) (471C50)   ;(001110100001001101000011) (16411503) (3806019) (3A1343)   ;(001110100001100000000000) (16414000) (3807232) (3A1800)   ;
;32;(001110100001100111111000) (16414770) (3807736) (3A19F8)    ;(001101100011010100010011) (15432423) (3552531) (363513)   ;(001101100011011000000011) (15433003) (3552771) (363603)   ;(001101100011010001000000) (15432100) (3552320) (363440)   ;(001101100010001000000001) (15421001) (3547649) (362201)   ;(001111000000000100110100) (17000464) (3932468) (3C0134)   ;(001111000000010000101000) (17002050) (3933224) (3C0428)   ;(001111000000010110011000) (17002630) (3933592) (3C0598)   ;
;40;(001111000000011000000000) (17003000) (3933696) (3C0600)    ;(001111000000011100001000) (17003410) (3933960) (3C0708)   ;(001111000000100000000000) (17004000) (3934208) (3C0800)   ;(001111000000100100011100) (17004434) (3934492) (3C091C)   ;(001111000000101010011100) (17005234) (3934876) (3C0A9C)   ;(001111000000101101000000) (17005500) (3935040) (3C0B40)   ;(001110000001000000000000) (16010000) (3674112) (381000)   ;(001110000001000100010000) (16010420) (3674384) (381110)   ;
;48;(001110000001001000000000) (16011000) (3674624) (381200)    ;(001101110000100001100100) (15604144) (3606628) (370864)   ;(010000000000000100000010) (20000402) (4194562) (400102)   ;(010000000000010100011010) (20002432) (4195610) (40051A)   ;(001100000000000000000000) (14000000) (3145728) (300000)   ;(001100000000010011111111) (14002377) (3147007) (3004FF)   ;(001100000000111001011000) (14007130) (3149400) (300E58)   ;(001100000010111000000000) (14027000) (3157504) (302E00)   ;
;56;(010000110000000001100001) (20600141) (4391009) (430061)    ;(010100000001111100000001) (24017401) (5250817) (501F01)   ;(010001000000111000000000) (21007000) (4460032) (440E00)   ;(010100000000000010100111) (24000247) (5243047) (5000A7)   ;(001110100000111100110000) (16407460) (3804976) (3A0F30)   ;(001110100001000000101000) (16410050) (3805224) (3A1028)   ;(001110100001101100110000) (16415460) (3808048) (3A1B30)   ;(001110100001111000100110) (16417046) (3808806) (3A1E26)   ;
;64;(001110100001000101100000) (16410540) (3805536) (3A1160)    ;(001110100001111100010100) (16417424) (3809044) (3A1F14)   ;(010110000000000000100011) (26000043) (5767203) (580023)   ;(010110000000000100010100) (26000424) (5767444) (580114)   ;(010110000000001000001111) (26001017) (5767695) (58020F)   ;(010110000000001100001111) (26001417) (5767951) (58030F)   ;(010110000000010000010010) (26002022) (5768210) (580412)   ;(010110000000010100100110) (26002446) (5768486) (580526)   ;
;72;(010110000000011000001100) (26003014) (5768716) (58060C)    ;(010110000000011100001000) (26003410) (5768968) (580708)   ;(010110000000100000000101) (26004005) (5769221) (580805)   ;(010110000000100100000101) (26004405) (5769477) (580905)   ;(010110000000101000001000) (26005010) (5769736) (580A08)   ;(010110000000101100001101) (26005415) (5769997) (580B0D)   ;(010110000000110000001000) (26006010) (5770248) (580C08)   ;(010110000000110100000011) (26006403) (5770499) (580D03)   ;
;80;(010110000000111000000000) (26007000) (5770752) (580E00)    ;(010110000000111100000000) (26007400) (5771008) (580F00)   ;(010110000001000000000011) (26010003) (5771267) (581003)   ;(010110000001000100001001) (26010411) (5771529) (581109)   ;(010110000001001000000111) (26011007) (5771783) (581207)   ;(010110000001001100000011) (26011403) (5772035) (581303)   ;(010110000001010000000000) (26012000) (5772288) (581400)   ;(010110000001010100000001) (26012401) (5772545) (581501)   ;
;88;(010110000001011000000011) (26013003) (5772803) (581603)    ;(010110000001011100001000) (26013410) (5773064) (581708)   ;(010110000001100000001101) (26014015) (5773325) (58180D)   ;(010110000001100100001000) (26014410) (5773576) (581908)   ;(010110000001101000000101) (26015005) (5773829) (581A05)   ;(010110000001101100000110) (26015406) (5774086) (581B06)   ;(010110000001110000001000) (26016010) (5774344) (581C08)   ;(010110000001110100001110) (26016416) (5774606) (581D0E)   ;
;96;(010110000001111000101001) (26017051) (5774889) (581E29)    ;(010110000001111100010111) (26017427) (5775127) (581F17)   ;(010110000010000000010001) (26020021) (5775377) (582011)   ;(010110000010000100010001) (26020421) (5775633) (582111)   ;(010110000010001000010101) (26021025) (5775893) (582215)   ;(010110000010001100101000) (26021450) (5776168) (582328)   ;(010110000010010001000110) (26022106) (5776454) (582446)   ;(010110000010010100100110) (26022446) (5776678) (582526)   ;
;104;(010110000010011000001000) (26023010) (5776904) (582608)    ;(010110000010011100100110) (26023446) (5777190) (582726)   ;(010110000010100001100100) (26024144) (5777508) (582864)   ;(010110000010100100100110) (26024446) (5777702) (582926)   ;(010110000010101000100100) (26025044) (5777956) (582A24)   ;(010110000010101100100010) (26025442) (5778210) (582B22)   ;(010110000010110000100100) (26026044) (5778468) (582C24)   ;(010110000010110100100100) (26026444) (5778724) (582D24)   ;
;112;(010110000010111000000110) (26027006) (5778950) (582E06)    ;(010110000010111100100010) (26027442) (5779234) (582F22)   ;(010110000011000001000000) (26030100) (5779520) (583040)   ;(010110000011000101000010) (26030502) (5779778) (583142)   ;(010110000011001000100100) (26031044) (5780004) (583224)   ;(010110000011001100100110) (26031446) (5780262) (583326)   ;(010110000011010000100100) (26032044) (5780516) (583424)   ;(010110000011010100100010) (26032442) (5780770) (583522)   ;
;120;(010110000011011000100010) (26033042) (5781026) (583622)    ;(010110000011011100100110) (26033446) (5781286) (583726)   ;(010110000011100001000100) (26034104) (5781572) (583844)   ;(010110000011100100100100) (26034444) (5781796) (583924)   ;(010110000011101000100110) (26035046) (5782054) (583A26)   ;(010110000011101100101000) (26035450) (5782312) (583B28)   ;(010110000011110001000010) (26036102) (5782594) (583C42)   ;(010110000011110111001110) (26036716) (5782990) (583DCE)   ;
;128;(010100011000000011111111) (24300377) (5341439) (5180FF)    ;(010100011000000111110010) (24300762) (5341682) (5181F2)   ;(010100011000001000000000) (24301000) (5341696) (518200)   ;(010100011000001100010100) (24301424) (5341972) (518314)   ;(010100011000010000100101) (24302045) (5342245) (518425)   ;(010100011000010100100100) (24302444) (5342500) (518524)   ;(010100011000011000001001) (24303011) (5342729) (518609)   ;(010100011000011100001001) (24303411) (5342985) (518709)   ;
;136;(010100011000100000001001) (24304011) (5343241) (518809)    ;(010100011000100101110101) (24304565) (5343605) (518975)   ;(010100011000101001010100) (24305124) (5343828) (518A54)   ;(010100011000101111100000) (24305740) (5344224) (518BE0)   ;(010100011000110010110010) (24306262) (5344434) (518CB2)   ;(010100011000110101000010) (24306502) (5344578) (518D42)   ;(010100011000111000111101) (24307075) (5344829) (518E3D)   ;(010100011000111101010110) (24307526) (5345110) (518F56)   ;
;144;(010100011001000001000110) (24310106) (5345350) (519046)    ;(010100011001000111111000) (24310770) (5345784) (5191F8)   ;(010100011001001000000100) (24311004) (5345796) (519204)   ;(010100011001001101110000) (24311560) (5346160) (519370)   ;(010100011001010011110000) (24312360) (5346544) (5194F0)   ;(010100011001010111110000) (24312760) (5346800) (5195F0)   ;(010100011001011000000011) (24313003) (5346819) (519603)   ;(010100011001011100000001) (24313401) (5347073) (519701)   ;
;152;(010100011001100000000100) (24314004) (5347332) (519804)    ;(010100011001100100010010) (24314422) (5347602) (519912)   ;(010100011001101000000100) (24315004) (5347844) (519A04)   ;(010100011001101100000000) (24315400) (5348096) (519B00)   ;(010100011001110000000110) (24316006) (5348358) (519C06)   ;(010100011001110110000010) (24316602) (5348738) (519D82)   ;(010100011001111000111000) (24317070) (5348920) (519E38)   ;(010101001000000000000001) (25100001) (5537793) (548001)   ;
;160;(010101001000000100001000) (25100410) (5538056) (548108)    ;(010101001000001000010100) (25101024) (5538324) (548214)   ;(010101001000001100101000) (25101450) (5538600) (548328)   ;(010101001000010001010001) (25102121) (5538897) (548451)   ;(010101001000010101100101) (25102545) (5539173) (548565)   ;(010101001000011001110001) (25103161) (5539441) (548671)   ;(010101001000011101111101) (25103575) (5539709) (54877D)   ;(010101001000100010000111) (25104207) (5539975) (548887)   ;
;168;(010101001000100110010001) (25104621) (5540241) (548991)    ;(010101001000101010011010) (25105232) (5540506) (548A9A)   ;(010101001000101110101010) (25105652) (5540778) (548BAA)   ;(010101001000110010111000) (25106270) (5541048) (548CB8)   ;(010101001000110111001101) (25106715) (5541325) (548DCD)   ;(010101001000111011011101) (25107335) (5541597) (548EDD)   ;(010101001000111111101010) (25107752) (5541866) (548FEA)   ;(010101001001000000011101) (25110035) (5541917) (54901D)   ;
;176;(010100111000000100011110) (24700436) (5472542) (53811E)    ;(010100111000001001011011) (24701133) (5472859) (53825B)   ;(010100111000001100001000) (24701410) (5473032) (538308)   ;(010100111000010000001010) (24702012) (5473290) (53840A)   ;(010100111000010101111110) (24702576) (5473662) (53857E)   ;(010100111000011010001000) (24703210) (5473928) (538688)   ;(010100111000011101111100) (24703574) (5474172) (53877C)   ;(010100111000100001101100) (24704154) (5474412) (53886C)   ;
;184;(010100111000100100010000) (24704420) (5474576) (538910)    ;(010100111000101000000001) (24705001) (5474817) (538A01)   ;(010100111000101110011000) (24705630) (5475224) (538B98)   ;(010101011000000000000110) (25300006) (5603334) (558006)   ;(010101011000001101000000) (25301500) (5604160) (558340)   ;(010101011000010000010000) (25302020) (5604368) (558410)   ;(010101011000100100010000) (25304420) (5605648) (558910)   ;(010101011000101000000000) (25305000) (5605888) (558A00)   ;
;192;(010101011000101111111000) (25305770) (5606392) (558BF8)    ;(010100000001110101000000) (24016500) (5250368) (501D40)   ;(010100110000000000001000) (24600010) (5439496) (530008)   ;(010100110000000100110000) (24600460) (5439792) (530130)   ;(010100110000001000010000) (24601020) (5440016) (530210)   ;(010100110000001100000000) (24601400) (5440256) (530300)   ;(010100110000010000001000) (24602010) (5440520) (530408)   ;(010100110000010100110000) (24602460) (5440816) (530530)   ;
;200;(010100110000011000001000) (24603010) (5441032) (530608)    ;(010100110000011100010110) (24603426) (5441302) (530716)   ;(010100110000100100001000) (24604410) (5441800) (530908)   ;(010100110000101000110000) (24605060) (5442096) (530A30)   ;(010100110000101100000100) (24605404) (5442308) (530B04)   ;(010100110000110000000110) (24606006) (5442566) (530C06)   ;(010100000010010100000000) (24022400) (5252352) (502500)   ;(001100000000100000000010) (14004002) (3147778) (300802)   ;
;208;(001100000011010100100001) (14032441) (3159329) (303521)    ;(001100000011011001101001) (14033151) (3159657) (303669)   ;(001111000000011100000111) (17003407) (3933959) (3C0707)   ;(001110000010000001000000) (16020100) (3678272) (382040)   ;(001110000010000100000111) (16020407) (3678471) (382107)   ;(001110000001010000110001) (16012061) (3675185) (381431)   ;(001110000001010100110001) (16012461) (3675441) (381531)   ;(001110000000000000000000) (16000000) (3670016) (380000)   ;
;216;(001110000000000100000000) (16000400) (3670272) (380100)    ;(001110000000001000000000) (16001000) (3670528) (380200)   ;(001110000000001111111010) (16001772) (3671034) (3803FA)   ;(001110000000010000001010) (16002012) (3671050) (38040A)   ;(001110000000010100111111) (16002477) (3671359) (38053F)   ;(001110000000011000000110) (16003006) (3671558) (380606)   ;(001110000000011110101001) (16003651) (3671977) (3807A9)   ;(001110000000100000000101) (16004005) (3672069) (380805)   ;
;224;(001110000000100100000000) (16004400) (3672320) (380900)    ;(001110000000101000000010) (16005002) (3672578) (380A02)   ;(001110000000101111010000) (16005720) (3673040) (380BD0)   ;(001110000000110000000111) (16006007) (3673095) (380C07)   ;(001110000000110101100100) (16006544) (3673444) (380D64)   ;(001110000000111000000010) (16007002) (3673602) (380E02)   ;(001110000000111111100100) (16007744) (3674084) (380FE4)   ;(001110000001001100000100) (16011404) (3674884) (381304)   ;
;232;(001101100001100000000000) (15414000) (3545088) (361800)    ;(001101100001001000101001) (15411051) (3543593) (361229)   ;(001101110000100101010010) (15604522) (3606866) (370952)   ;(001101110000110000000011) (15606003) (3607555) (370C03)   ;(001110100000001000000010) (16401002) (3801602) (3A0202)   ;(001110100000001111100000) (16401740) (3802080) (3A03E0)   ;(001110100001010000000010) (16412002) (3806210) (3A1402)   ;(001110100001010111100000) (16412740) (3806688) (3A15E0)   ;
;240;(010000000000010000000010) (20002002) (4195330) (400402)    ;(001100000000001000011100) (14001034) (3146268) (30021C)   ;(001100000000011011000011) (14003303) (3147459) (3006C3)   ;(010001110001001100000011) (21611403) (4657923) (471303)   ;(010001000000011100000100) (21003404) (4458244) (440704)   ;(010001100000101100110111) (21405467) (4590391) (460B37)   ;(010001100000110000100000) (21406040) (4590624) (460C20)   ;(010010000011011100010110) (22033426) (4732694) (483716)   ;
;248;(001110000010010000000100) (16022004) (3679236) (382404)    ;(010100000000000110000011) (24000603) (5243267) (500183)   ;(001101010000001100000000) (15201400) (3474176) (350300)   ;(010001110100000000100000) (21640040) (4669472) (474020)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,572 / 32,401 ( 5 % ) ;
; C16 interconnects     ; 30 / 1,326 ( 2 % )     ;
; C4 interconnects      ; 751 / 21,816 ( 3 % )   ;
; Direct links          ; 348 / 32,401 ( 1 % )   ;
; Global clocks         ; 9 / 10 ( 90 % )        ;
; Local interconnects   ; 801 / 10,320 ( 8 % )   ;
; R24 interconnects     ; 41 / 1,289 ( 3 % )     ;
; R4 interconnects      ; 956 / 28,186 ( 3 % )   ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 10.87) ; Number of LABs  (Total = 125) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 21                            ;
; 2                                           ; 4                             ;
; 3                                           ; 4                             ;
; 4                                           ; 2                             ;
; 5                                           ; 3                             ;
; 6                                           ; 2                             ;
; 7                                           ; 3                             ;
; 8                                           ; 2                             ;
; 9                                           ; 2                             ;
; 10                                          ; 2                             ;
; 11                                          ; 4                             ;
; 12                                          ; 5                             ;
; 13                                          ; 4                             ;
; 14                                          ; 7                             ;
; 15                                          ; 6                             ;
; 16                                          ; 54                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.90) ; Number of LABs  (Total = 125) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 74                            ;
; 1 Clock                            ; 100                           ;
; 1 Clock enable                     ; 25                            ;
; 1 Sync. clear                      ; 13                            ;
; 1 Sync. load                       ; 12                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clocks                           ; 11                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.37) ; Number of LABs  (Total = 125) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 8                             ;
; 2                                            ; 13                            ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 5                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 2                             ;
; 14                                           ; 2                             ;
; 15                                           ; 0                             ;
; 16                                           ; 3                             ;
; 17                                           ; 4                             ;
; 18                                           ; 2                             ;
; 19                                           ; 3                             ;
; 20                                           ; 4                             ;
; 21                                           ; 11                            ;
; 22                                           ; 6                             ;
; 23                                           ; 0                             ;
; 24                                           ; 3                             ;
; 25                                           ; 4                             ;
; 26                                           ; 6                             ;
; 27                                           ; 8                             ;
; 28                                           ; 8                             ;
; 29                                           ; 6                             ;
; 30                                           ; 3                             ;
; 31                                           ; 1                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.08) ; Number of LABs  (Total = 125) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 23                            ;
; 2                                               ; 6                             ;
; 3                                               ; 5                             ;
; 4                                               ; 8                             ;
; 5                                               ; 10                            ;
; 6                                               ; 9                             ;
; 7                                               ; 6                             ;
; 8                                               ; 14                            ;
; 9                                               ; 9                             ;
; 10                                              ; 4                             ;
; 11                                              ; 8                             ;
; 12                                              ; 6                             ;
; 13                                              ; 1                             ;
; 14                                              ; 4                             ;
; 15                                              ; 2                             ;
; 16                                              ; 8                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.37) ; Number of LABs  (Total = 125) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 7                             ;
; 3                                            ; 8                             ;
; 4                                            ; 11                            ;
; 5                                            ; 7                             ;
; 6                                            ; 8                             ;
; 7                                            ; 8                             ;
; 8                                            ; 7                             ;
; 9                                            ; 5                             ;
; 10                                           ; 2                             ;
; 11                                           ; 4                             ;
; 12                                           ; 6                             ;
; 13                                           ; 8                             ;
; 14                                           ; 4                             ;
; 15                                           ; 5                             ;
; 16                                           ; 3                             ;
; 17                                           ; 2                             ;
; 18                                           ; 6                             ;
; 19                                           ; 3                             ;
; 20                                           ; 4                             ;
; 21                                           ; 2                             ;
; 22                                           ; 2                             ;
; 23                                           ; 1                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 0                             ;
; 27                                           ; 4                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 0                             ;
; 33                                           ; 0                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
; 36                                           ; 0                             ;
; 37                                           ; 0                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 65        ; 8            ; 65        ; 0            ; 0            ; 65        ; 65        ; 0            ; 65        ; 65        ; 0            ; 0            ; 0            ; 0            ; 30           ; 0            ; 0            ; 30           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 65        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 57           ; 0         ; 65           ; 65           ; 0         ; 0         ; 65           ; 0         ; 0         ; 65           ; 65           ; 65           ; 65           ; 35           ; 65           ; 65           ; 35           ; 65           ; 65           ; 65           ; 65           ; 65           ; 65           ; 65           ; 65           ; 65           ; 0         ; 65           ; 65           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_sclk        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_xclk        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_rst_n       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_pwdn        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_clk_p         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_clk_n         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[0]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[1]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[2]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[0]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[1]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[2]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_sdat        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_pclk        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_vsync       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_href        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_data[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_data[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_data[2]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_data[3]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_data[4]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_data[5]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_data[6]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; camera_data[7]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                             ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; Source Clock(s)                                           ; Destination Clock(s)                                      ; Delay Added in ns ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; camera_pclk                                               ; 23.1              ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.7               ;
; I/O                                                       ; camera_pclk                                               ; 5.5               ;
; camera_pclk                                               ; camera_pclk                                               ; 2.1               ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1.1               ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                  ; Destination Register                                                                                                                                                             ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; camera_init:camera_init|Init_Done                                                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; 4.274             ;
; camera_pclk                                                                                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; 1.081             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; 0.670             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; 0.555             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; 0.534             ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                                                                  ; 0.511             ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[4]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                                                                  ; 0.511             ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                                                                  ; 0.511             ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[3]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                                                                  ; 0.511             ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[5]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                                                                  ; 0.511             ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                                                                  ; 0.511             ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                                                                  ; 0.511             ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                                                                  ; 0.511             ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                                                                  ; 0.439             ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[8]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                                                                  ; 0.439             ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                                                                  ; 0.439             ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[1]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                                                                  ; 0.392             ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[3]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                                                                  ; 0.392             ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[5]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                                                                  ; 0.392             ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                                                                  ; 0.392             ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                                                                  ; 0.319             ;
; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                                                                  ; 0.319             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; 0.270             ;
; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                                                                                                           ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA                                                                                        ; 0.136             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; 0.132             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; 0.132             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; 0.130             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; 0.128             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; 0.128             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; 0.095             ;
; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                                                                                                                    ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                                                                  ; 0.079             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; 0.075             ;
; Sdram_Control_4Port:Sdram_Control_4Port|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|READA                                                                                                         ; 0.072             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; 0.072             ;
; Sdram_Control_4Port:Sdram_Control_4Port|CMD[1]                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|WRITEA                                                                                                        ; 0.072             ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; 0.071             ;
; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                                                                                                               ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                                                                                                           ; 0.059             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; 0.014             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; 0.012             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; 0.012             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; 0.012             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; 0.012             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; 0.012             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; 0.011             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; 0.010             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; 0.010             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; 0.010             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 47 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "ov5640_sdram_hdmi"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of -90 degrees (-2000 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 25, clock division of 52, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] port File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 44
Warning (15536): Implemented PLL "pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v Line: 44
    Warning (15559): Can't achieve requested value multiplication of 297 for clock output pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] of parameter multiplication factor -- achieved value of multiplication of 52 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v Line: 44
    Warning (15559): Can't achieve requested value division of 40 for clock output pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] of parameter division factor -- achieved value of division of 7 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 52, clock division of 35, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] port File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 52, clock division of 7, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] port File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v Line: 44
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 and the PLL pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v Line: 78
    Info (176120): The values of the parameter "M" do not match for the PLL atoms pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 25
        Info (176121): The value of the parameter "M" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 52
    Info (176120): The values of the parameter "M INITIAL" do not match for the PLL atoms pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 3
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "N" do not match for the PLL atoms pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "N" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 7
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 4000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 10000
    Info (176120): The values of the parameter "VCO POST SCALE" do not match for the PLL atoms pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 2
    Info (176120): The values of the parameter "Min VCO Period" do not match for the PLL atoms pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 769
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1538
    Info (176120): The values of the parameter "Max VCO Period" do not match for the PLL atoms pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 1666
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 3333
    Info (176120): The values of the parameter "Center VCO Period" do not match for the PLL atoms pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 769
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1538
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 19225
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 11425
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 41650
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 24759
    Info (176120): The values of the parameter "M_PH" do not match for the PLL atoms pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M_PH" for the PLL atom pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 4
        Info (176121): The value of the parameter "M_PH" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 0
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_mks1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_ohs1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe6|dffe7a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ov5640_sdram_hdmi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C3 of PLL_1) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C1 of PLL_1) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 48
        Info (176357): Destination node camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/i2c_bit_shift.v Line: 39
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0] File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 329
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|WE_N File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 51
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CAS_N File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 50
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|RAS_N File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 49
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[10] File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 329
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]~1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 435
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 84
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA~0 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 46
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node DVP_Capture:DVP_Capture|ImageState  File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/DVP_Capture.v Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]~1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 435
        Info (176357): Destination node DVP_Capture:DVP_Capture|ImageState~0 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/DVP_Capture.v Line: 33
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23]~52 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 387
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23]~53 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 387
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 44
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "camera_xclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 44
Warning (15055): PLL "pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v Line: 44
    Info (15024): Input port INCLK[0] of node "pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v Line: 44
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 1.05 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 30 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin sdram_dq[0] uses I/O standard 3.3-V LVTTL at R3 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[1] uses I/O standard 3.3-V LVTTL at T3 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[2] uses I/O standard 3.3-V LVTTL at R4 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[3] uses I/O standard 3.3-V LVTTL at T4 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[4] uses I/O standard 3.3-V LVTTL at R5 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[5] uses I/O standard 3.3-V LVTTL at T5 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[6] uses I/O standard 3.3-V LVTTL at R6 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[7] uses I/O standard 3.3-V LVTTL at R8 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[8] uses I/O standard 3.3-V LVTTL at R9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[9] uses I/O standard 3.3-V LVTTL at K9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[10] uses I/O standard 3.3-V LVTTL at L9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[11] uses I/O standard 3.3-V LVTTL at K8 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[12] uses I/O standard 3.3-V LVTTL at L8 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[13] uses I/O standard 3.3-V LVTTL at M8 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[14] uses I/O standard 3.3-V LVTTL at N8 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin sdram_dq[15] uses I/O standard 3.3-V LVTTL at P9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 15
    Info (169178): Pin camera_sdat uses I/O standard 3.3-V LVTTL at R7 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 19
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at E1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 2
    Info (169178): Pin rst_n uses I/O standard 3.3-V LVTTL at E16 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 3
    Info (169178): Pin camera_pclk uses I/O standard 3.3-V LVTTL at M2 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 22
    Info (169178): Pin camera_vsync uses I/O standard 3.3-V LVTTL at M6 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 20
    Info (169178): Pin camera_href uses I/O standard 3.3-V LVTTL at N3 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 21
    Info (169178): Pin camera_data[0] uses I/O standard 3.3-V LVTTL at K10 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 24
    Info (169178): Pin camera_data[1] uses I/O standard 3.3-V LVTTL at P8 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 24
    Info (169178): Pin camera_data[2] uses I/O standard 3.3-V LVTTL at M7 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 24
    Info (169178): Pin camera_data[3] uses I/O standard 3.3-V LVTTL at T6 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 24
    Info (169178): Pin camera_data[4] uses I/O standard 3.3-V LVTTL at N6 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 24
    Info (169178): Pin camera_data[5] uses I/O standard 3.3-V LVTTL at P6 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 24
    Info (169178): Pin camera_data[6] uses I/O standard 3.3-V LVTTL at L7 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 24
    Info (169178): Pin camera_data[7] uses I/O standard 3.3-V LVTTL at P3 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 24
Info (144001): Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/output_files/ov5640_sdram_hdmi.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 5820 megabytes
    Info: Processing ended: Wed Jan 05 14:09:27 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/output_files/ov5640_sdram_hdmi.fit.smsg.


