   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "main.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_SetPriority,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_SetPriority:
  25              	.LFB114:
  26              	 .file 1 "C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.1.1
   5:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * @date     27. March 2020
   6:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  25:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  31:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  36:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  40:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  47:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  55:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  63:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  71:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** */
  76:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
  88:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_FP
  90:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 100:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 112:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 124:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 162:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 164:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 165:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
 167:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 169:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 171:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 173:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 176:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 180:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 187:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 192:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 197:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   
 202:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 207:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 211:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif
 212:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 213:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 215:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 217:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 219:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** */
 221:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 222:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #else
 224:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif
 226:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 230:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 234:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 235:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 237:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 238:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 239:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 240:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 241:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 242:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 243:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 244:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 245:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 246:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 247:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 248:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 249:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** */
 253:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 254:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 255:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 256:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 258:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
 259:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 260:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 262:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 264:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 265:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
 266:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   struct
 267:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
 268:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 279:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 281:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 284:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 287:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 290:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 293:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 296:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 299:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 300:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 301:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 303:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 304:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
 305:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   struct
 306:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
 307:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 312:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 313:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 314:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 317:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 318:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 319:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 321:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 322:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
 323:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   struct
 324:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
 325:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 340:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 341:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 342:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 345:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 348:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 351:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 354:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 360:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 363:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 366:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 369:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 372:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 373:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 374:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 376:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 377:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
 378:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   struct
 379:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
 380:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 387:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 389:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 392:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 395:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 398:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 401:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 402:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 403:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
 406:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 407:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 408:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 409:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 411:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 412:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
 413:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 415:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 417:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 419:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 421:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 423:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 425:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 427:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 434:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 436:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 437:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
 440:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 441:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 442:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 443:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 445:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 446:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
 447:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 467:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 469:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 470:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 471:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 477:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 480:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 483:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 486:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 490:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 493:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 496:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 499:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 502:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 505:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 508:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 511:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 521:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 525:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 528:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 531:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 534:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 537:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 540:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 543:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 544:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 547:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 550:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 553:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 560:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 563:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 566:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 569:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 572:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 576:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 579:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 582:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 585:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 588:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 591:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 594:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 615:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 629:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 632:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 635:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 638:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 641:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 644:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 648:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 651:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 654:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 657:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 660:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 663:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 666:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 670:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 673:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 676:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 689:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 692:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 695:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 699:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 702:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 705:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 708:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 713:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 714:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 715:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 716:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
 719:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 720:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 721:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 722:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 724:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 725:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
 726:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 727:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 730:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 735:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 739:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 742:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 745:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 748:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 751:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 753:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 754:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 755:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 756:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
 759:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 760:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 761:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 762:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 764:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 765:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
 766:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 771:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 772:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 776:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 779:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 782:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 786:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 789:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 790:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 797:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 800:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 803:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 805:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 806:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 807:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 808:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
 811:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 812:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 813:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 814:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 816:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 817:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
 818:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 819:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
 820:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 825:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 827:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 829:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 831:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 832:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 835:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 848:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 853:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 857:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 860:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 863:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 866:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 869:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 875:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 878:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 881:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 885:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 891:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 893:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 894:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 895:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 896:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
 899:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 900:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 901:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
 902:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
 904:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 905:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
 906:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 918:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 922:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 926:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 930:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 931:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 932:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 935:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 938:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 941:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 944:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 947:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 950:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 953:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 956:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 959:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 962:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 965:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 968:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 971:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 974:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 977:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 980:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 983:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 986:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 990:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 994:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
 998:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1002:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1006:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1010:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1014:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1017:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1020:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1023:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1026:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1029:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1032:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1038:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1040:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1041:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1042:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1043:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
1046:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1047:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1048:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1049:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1051:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1052:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1053:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1056:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1058:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1060:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1064:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1068:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1072:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1075:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1078:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1079:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1083:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1087:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1091:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1094:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1097:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1100:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1104:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1107:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1111:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1115:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1118:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1121:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1124:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1127:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1130:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1133:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1137:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1140:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1144:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1147:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1150:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1153:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1156:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1159:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1173:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1174:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1177:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1180:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1183:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1186:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1189:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1192:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1196:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1201:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1202:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1204:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1205:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
1208:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1209:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1210:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1211:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1213:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1214:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1215:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1227:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1228:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1230:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1240:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1244:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1247:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1250:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1254:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1268:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1271:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1274:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1277:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1280:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1283:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1289:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1292:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1295:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1298:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1299:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1300:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
1304:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1305:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1306:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1307:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1310:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1311:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1319:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1324:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1327:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1330:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1333:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1336:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1342:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1345:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1348:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1369:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1372:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1375:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1378:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1397:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1400:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1403:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1405:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1408:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1410:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1411:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1412:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1413:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
1416:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1417:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1418:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1419:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1421:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1422:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1423:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1428:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1429:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1433:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1436:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1439:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1442:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1445:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1448:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1451:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1454:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1457:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1470:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1473:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1477:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1480:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1483:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1486:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1489:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1492:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1495:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1501:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1504:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1507:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1510:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1513:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1515:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1516:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1517:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1518:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
1521:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1522:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1523:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1524:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1528:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** */
1529:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1531:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1532:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1536:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** */
1537:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1539:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1541:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1543:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1544:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
1547:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1548:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1549:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1550:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1559:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1568:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif
1572:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1573:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1576:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1577:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1580:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1581:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1582:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1583:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1584:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1585:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1586:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1587:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1588:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1589:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** */
1591:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1592:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1593:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1594:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1596:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
1600:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1601:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1602:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1606:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #else
1608:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1622:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1626:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #else
1628:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1632:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1634:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1635:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1643:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1644:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1645:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1646:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1649:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1650:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1653:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1655:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1656:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1658:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1665:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1666:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1667:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1669:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1674:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1676:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1677:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1678:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1680:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1683:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1684:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1686:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1688:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
1689:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
1691:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1692:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1693:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1694:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1695:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1696:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1697:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1701:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1702:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1703:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1705:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1707:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1709:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   else
1710:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1711:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1712:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1713:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1714:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1715:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1716:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1717:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1718:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1721:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1722:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1724:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1726:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1728:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1729:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1730:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1731:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1732:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1733:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1734:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1735:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1739:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1740:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1741:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1743:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1745:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1747:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   else
1748:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1749:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1750:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1751:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1752:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1753:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1754:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1755:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1756:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1759:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1760:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1762:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1764:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1766:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1767:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1768:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1769:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1770:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1771:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1774:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1775:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1777:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1779:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1781:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1782:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1783:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1784:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1785:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1786:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1789:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1790:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1791:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1792:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1794:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1796:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1798:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   else
1799:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1800:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1801:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1802:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1803:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1804:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1805:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1806:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1807:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1810:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1812:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1814:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1815 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 3960     	 str r1,[r7]
  44 000a FB71     	 strb r3,[r7,#7]
1816:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  45              	 .loc 1 1816 0
  46 000c 97F90730 	 ldrsb r3,[r7,#7]
  47 0010 002B     	 cmp r3,#0
  48 0012 0ADB     	 blt .L2
1817:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1818:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
  49              	 .loc 1 1818 0
  50 0014 0D49     	 ldr r1,.L4
  51 0016 97F90730 	 ldrsb r3,[r7,#7]
  52 001a 3A68     	 ldr r2,[r7]
  53 001c D2B2     	 uxtb r2,r2
  54 001e 9200     	 lsls r2,r2,#2
  55 0020 D2B2     	 uxtb r2,r2
  56 0022 0B44     	 add r3,r3,r1
  57 0024 83F80023 	 strb r2,[r3,#768]
  58 0028 0AE0     	 b .L1
  59              	.L2:
1819:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1820:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   else
1821:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1822:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
  60              	 .loc 1 1822 0
  61 002a 0949     	 ldr r1,.L4+4
  62 002c FB79     	 ldrb r3,[r7,#7]
  63 002e 03F00F03 	 and r3,r3,#15
  64 0032 043B     	 subs r3,r3,#4
  65 0034 3A68     	 ldr r2,[r7]
  66 0036 D2B2     	 uxtb r2,r2
  67 0038 9200     	 lsls r2,r2,#2
  68 003a D2B2     	 uxtb r2,r2
  69 003c 0B44     	 add r3,r3,r1
  70 003e 1A76     	 strb r2,[r3,#24]
  71              	.L1:
1823:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1824:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
  72              	 .loc 1 1824 0
  73 0040 0C37     	 adds r7,r7,#12
  74              	.LCFI3:
  75              	 .cfi_def_cfa_offset 4
  76 0042 BD46     	 mov sp,r7
  77              	.LCFI4:
  78              	 .cfi_def_cfa_register 13
  79              	 
  80 0044 5DF8047B 	 ldr r7,[sp],#4
  81              	.LCFI5:
  82              	 .cfi_restore 7
  83              	 .cfi_def_cfa_offset 0
  84 0048 7047     	 bx lr
  85              	.L5:
  86 004a 00BF     	 .align 2
  87              	.L4:
  88 004c 00E100E0 	 .word -536813312
  89 0050 00ED00E0 	 .word -536810240
  90              	 .cfi_endproc
  91              	.LFE114:
  93              	 .section .text.SysTick_Config,"ax",%progbits
  94              	 .align 2
  95              	 .thumb
  96              	 .thumb_func
  98              	SysTick_Config:
  99              	.LFB129:
1825:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1826:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1827:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1828:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1829:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1830:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1831:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1832:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1833:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1834:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1835:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1836:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1837:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1838:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1839:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1840:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1841:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1842:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1843:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   else
1844:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1845:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1846:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1847:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1848:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1849:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1850:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1851:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1852:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1853:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1854:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1855:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1856:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1857:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1858:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1859:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1860:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1861:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1862:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1863:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1864:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1865:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1866:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1867:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1868:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1869:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1870:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   return (
1871:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1872:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1873:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****          );
1874:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1875:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1876:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1877:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1878:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Decode Priority
1879:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1880:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value and subpriority value.
1881:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1882:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1883:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1884:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1885:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1886:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1887:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1888:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1889:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1890:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1891:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1892:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1893:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1894:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1895:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1896:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1897:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1898:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1899:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1900:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1901:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1902:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1903:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Vector
1904:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1905:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1907:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            VTOR must been relocated to SRAM before.
1908:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn      Interrupt number
1909:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1910:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1911:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1912:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1913:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1914:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1915:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
1916:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1917:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1918:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1919:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1920:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Vector
1921:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1922:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1923:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1924:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1925:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return                 Address of interrupt handler function
1926:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1927:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1928:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1929:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1930:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1931:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1932:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1933:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1934:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1935:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   System Reset
1936:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1937:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1938:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1939:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1940:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1941:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****                                                                        buffered write are completed
1942:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1943:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1944:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1945:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1946:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1947:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   for(;;)                                                           /* wait until reset */
1948:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1949:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     __NOP();
1950:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1951:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1952:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1953:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1954:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1955:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1956:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1958:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1960:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #include "mpu_armv7.h"
1961:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1962:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #endif
1963:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1964:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1965:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1967:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Function that provides FPU type.
1970:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
1971:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1972:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1973:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
1974:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   get FPU type
1975:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details returns the FPU type
1976:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \returns
1977:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****    - \b  0: No FPU
1978:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****    - \b  1: Single precision FPU
1979:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
1981:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1982:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
1983:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t mvfr0;
1984:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1985:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1988:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1990:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   else
1991:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
1992:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     return 0U;           /* No FPU */
1993:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
1994:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
1995:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1996:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1997:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
1999:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
2000:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
2001:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
2003:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that configure the System.
2006:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   @{
2007:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
2008:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
2009:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
2011:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** /**
2012:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \brief   System Tick Configuration
2013:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return          0  Function succeeded.
2017:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \return          1  Function failed.
2018:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****  */
2022:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2023:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** {
 100              	 .loc 1 2023 0
 101              	 .cfi_startproc
 102              	 
 103              	 
 104 0000 80B5     	 push {r7,lr}
 105              	.LCFI6:
 106              	 .cfi_def_cfa_offset 8
 107              	 .cfi_offset 7,-8
 108              	 .cfi_offset 14,-4
 109 0002 82B0     	 sub sp,sp,#8
 110              	.LCFI7:
 111              	 .cfi_def_cfa_offset 16
 112 0004 00AF     	 add r7,sp,#0
 113              	.LCFI8:
 114              	 .cfi_def_cfa_register 7
 115 0006 7860     	 str r0,[r7,#4]
2024:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 116              	 .loc 1 2024 0
 117 0008 7B68     	 ldr r3,[r7,#4]
 118 000a 013B     	 subs r3,r3,#1
 119 000c B3F1807F 	 cmp r3,#16777216
 120 0010 01D3     	 bcc .L7
2025:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   {
2026:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
 121              	 .loc 1 2026 0
 122 0012 0123     	 movs r3,#1
 123 0014 0FE0     	 b .L8
 124              	.L7:
2027:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   }
2028:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** 
2029:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 125              	 .loc 1 2029 0
 126 0016 0A4A     	 ldr r2,.L9
 127 0018 7B68     	 ldr r3,[r7,#4]
 128 001a 013B     	 subs r3,r3,#1
 129 001c 5360     	 str r3,[r2,#4]
2030:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 130              	 .loc 1 2030 0
 131 001e 4FF0FF30 	 mov r0,#-1
 132 0022 3F21     	 movs r1,#63
 133 0024 FFF7FEFF 	 bl __NVIC_SetPriority
2031:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 134              	 .loc 1 2031 0
 135 0028 054B     	 ldr r3,.L9
 136 002a 0022     	 movs r2,#0
 137 002c 9A60     	 str r2,[r3,#8]
2032:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 138              	 .loc 1 2032 0
 139 002e 044B     	 ldr r3,.L9
 140 0030 0722     	 movs r2,#7
 141 0032 1A60     	 str r2,[r3]
2033:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2034:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2035:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h ****   return (0UL);                                                     /* Function successful */
 142              	 .loc 1 2035 0
 143 0034 0023     	 movs r3,#0
 144              	.L8:
2036:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include\core_cm4.h **** }
 145              	 .loc 1 2036 0
 146 0036 1846     	 mov r0,r3
 147 0038 0837     	 adds r7,r7,#8
 148              	.LCFI9:
 149              	 .cfi_def_cfa_offset 8
 150 003a BD46     	 mov sp,r7
 151              	.LCFI10:
 152              	 .cfi_def_cfa_register 13
 153              	 
 154 003c 80BD     	 pop {r7,pc}
 155              	.L10:
 156 003e 00BF     	 .align 2
 157              	.L9:
 158 0040 10E000E0 	 .word -536813552
 159              	 .cfi_endproc
 160              	.LFE129:
 162              	 .section .text.P0_0_set_mode,"ax",%progbits
 163              	 .align 2
 164              	 .thumb
 165              	 .thumb_func
 167              	P0_0_set_mode:
 168              	.LFB133:
 169              	 .file 2 "../GPIO.h"
   1:../GPIO.h     **** #ifndef __GPIO_H__
   2:../GPIO.h     **** #define __GPIO_H__
   3:../GPIO.h     **** 
   4:../GPIO.h     **** /* Generated automatically for XMC4500_QFP100 */
   5:../GPIO.h     **** 
   6:../GPIO.h     **** #include <XMC4500.h>
   7:../GPIO.h     **** 
   8:../GPIO.h     **** #define INPUT           0x00U
   9:../GPIO.h     **** #define INPUT_PD        0x08U
  10:../GPIO.h     **** #define INPUT_PU        0x10U
  11:../GPIO.h     **** #define INPUT_PPS       0x18U
  12:../GPIO.h     **** #define INPUT_INV       0x20U
  13:../GPIO.h     **** #define INPUT_INV_PD    0x28U
  14:../GPIO.h     **** #define INPUT_INV_PU    0x30U
  15:../GPIO.h     **** #define INPUT_INV_PPS   0x38U
  16:../GPIO.h     **** #define OUTPUT_PP_GP    0x80U
  17:../GPIO.h     **** #define OUTPUT_PP_AF1   0x88U
  18:../GPIO.h     **** #define OUTPUT_PP_AF2   0x90U
  19:../GPIO.h     **** #define OUTPUT_PP_AF3   0x98U
  20:../GPIO.h     **** #define OUTPUT_PP_AF4   0xA0U
  21:../GPIO.h     **** #define OUTPUT_OD_GP    0xC0U
  22:../GPIO.h     **** #define OUTPUT_OD_AF1   0xC8U
  23:../GPIO.h     **** #define OUTPUT_OD_AF2   0xD0U
  24:../GPIO.h     **** #define OUTPUT_OD_AF3   0xD8U
  25:../GPIO.h     **** #define OUTPUT_OD_AF4   0XE0U
  26:../GPIO.h     **** 
  27:../GPIO.h     **** #define WEAK            0x7UL
  28:../GPIO.h     **** #define MEDIUM          0x4UL
  29:../GPIO.h     **** #define STRONG          0x2UL
  30:../GPIO.h     **** #define VERYSTRONG      0x0UL
  31:../GPIO.h     **** 
  32:../GPIO.h     **** #define SOFTWARE        0x0UL
  33:../GPIO.h     **** #define HW0             0x1UL
  34:../GPIO.h     **** #define HW1             0x2UL
  35:../GPIO.h     **** 
  36:../GPIO.h     **** __STATIC_INLINE void P0_0_set_mode(uint8_t mode){
 170              	 .loc 2 36 0
 171              	 .cfi_startproc
 172              	 
 173              	 
 174              	 
 175 0000 80B4     	 push {r7}
 176              	.LCFI11:
 177              	 .cfi_def_cfa_offset 4
 178              	 .cfi_offset 7,-4
 179 0002 83B0     	 sub sp,sp,#12
 180              	.LCFI12:
 181              	 .cfi_def_cfa_offset 16
 182 0004 00AF     	 add r7,sp,#0
 183              	.LCFI13:
 184              	 .cfi_def_cfa_register 7
 185 0006 0346     	 mov r3,r0
 186 0008 FB71     	 strb r3,[r7,#7]
  37:../GPIO.h     ****     PORT0->IOCR0 &= ~0x000000f8UL;
 187              	 .loc 2 37 0
 188 000a 084A     	 ldr r2,.L12
 189 000c 074B     	 ldr r3,.L12
 190 000e 1B69     	 ldr r3,[r3,#16]
 191 0010 23F0F803 	 bic r3,r3,#248
 192 0014 1361     	 str r3,[r2,#16]
  38:../GPIO.h     ****     PORT0->IOCR0 |= mode << 0;
 193              	 .loc 2 38 0
 194 0016 0549     	 ldr r1,.L12
 195 0018 044B     	 ldr r3,.L12
 196 001a 1A69     	 ldr r2,[r3,#16]
 197 001c FB79     	 ldrb r3,[r7,#7]
 198 001e 1343     	 orrs r3,r3,r2
 199 0020 0B61     	 str r3,[r1,#16]
  39:../GPIO.h     **** }
 200              	 .loc 2 39 0
 201 0022 0C37     	 adds r7,r7,#12
 202              	.LCFI14:
 203              	 .cfi_def_cfa_offset 4
 204 0024 BD46     	 mov sp,r7
 205              	.LCFI15:
 206              	 .cfi_def_cfa_register 13
 207              	 
 208 0026 5DF8047B 	 ldr r7,[sp],#4
 209              	.LCFI16:
 210              	 .cfi_restore 7
 211              	 .cfi_def_cfa_offset 0
 212 002a 7047     	 bx lr
 213              	.L13:
 214              	 .align 2
 215              	.L12:
 216 002c 00800248 	 .word 1208123392
 217              	 .cfi_endproc
 218              	.LFE133:
 220              	 .section .text.P0_0_set_driver_strength,"ax",%progbits
 221              	 .align 2
 222              	 .thumb
 223              	 .thumb_func
 225              	P0_0_set_driver_strength:
 226              	.LFB134:
  40:../GPIO.h     **** 
  41:../GPIO.h     **** __STATIC_INLINE void P0_0_set_driver_strength(uint8_t strength){
 227              	 .loc 2 41 0
 228              	 .cfi_startproc
 229              	 
 230              	 
 231              	 
 232 0000 80B4     	 push {r7}
 233              	.LCFI17:
 234              	 .cfi_def_cfa_offset 4
 235              	 .cfi_offset 7,-4
 236 0002 83B0     	 sub sp,sp,#12
 237              	.LCFI18:
 238              	 .cfi_def_cfa_offset 16
 239 0004 00AF     	 add r7,sp,#0
 240              	.LCFI19:
 241              	 .cfi_def_cfa_register 7
 242 0006 0346     	 mov r3,r0
 243 0008 FB71     	 strb r3,[r7,#7]
  42:../GPIO.h     ****     PORT0->PDR0 &= ~0x00000007UL;
 244              	 .loc 2 42 0
 245 000a 084A     	 ldr r2,.L15
 246 000c 074B     	 ldr r3,.L15
 247 000e 1B6C     	 ldr r3,[r3,#64]
 248 0010 23F00703 	 bic r3,r3,#7
 249 0014 1364     	 str r3,[r2,#64]
  43:../GPIO.h     ****     PORT0->PDR0 |= strength << 0;
 250              	 .loc 2 43 0
 251 0016 0549     	 ldr r1,.L15
 252 0018 044B     	 ldr r3,.L15
 253 001a 1A6C     	 ldr r2,[r3,#64]
 254 001c FB79     	 ldrb r3,[r7,#7]
 255 001e 1343     	 orrs r3,r3,r2
 256 0020 0B64     	 str r3,[r1,#64]
  44:../GPIO.h     **** }
 257              	 .loc 2 44 0
 258 0022 0C37     	 adds r7,r7,#12
 259              	.LCFI20:
 260              	 .cfi_def_cfa_offset 4
 261 0024 BD46     	 mov sp,r7
 262              	.LCFI21:
 263              	 .cfi_def_cfa_register 13
 264              	 
 265 0026 5DF8047B 	 ldr r7,[sp],#4
 266              	.LCFI22:
 267              	 .cfi_restore 7
 268              	 .cfi_def_cfa_offset 0
 269 002a 7047     	 bx lr
 270              	.L16:
 271              	 .align 2
 272              	.L15:
 273 002c 00800248 	 .word 1208123392
 274              	 .cfi_endproc
 275              	.LFE134:
 277              	 .section .text.P0_1_set_mode,"ax",%progbits
 278              	 .align 2
 279              	 .thumb
 280              	 .thumb_func
 282              	P0_1_set_mode:
 283              	.LFB140:
  45:../GPIO.h     **** 
  46:../GPIO.h     **** __STATIC_INLINE void P0_0_set_hwsel(uint32_t config){
  47:../GPIO.h     ****     PORT0->HWSEL &= ~0x00000003UL;
  48:../GPIO.h     ****     PORT0->HWSEL |= config << 0;
  49:../GPIO.h     **** }
  50:../GPIO.h     **** 
  51:../GPIO.h     **** __STATIC_INLINE void P0_0_set(void){
  52:../GPIO.h     ****     PORT0->OMR = 0x00000001UL;
  53:../GPIO.h     **** }
  54:../GPIO.h     **** 
  55:../GPIO.h     **** __STATIC_INLINE void P0_0_reset(void){
  56:../GPIO.h     ****     PORT0->OMR = 0x00010000UL;
  57:../GPIO.h     **** }
  58:../GPIO.h     **** 
  59:../GPIO.h     **** __STATIC_INLINE void P0_0_toggle(void){
  60:../GPIO.h     ****     PORT0->OMR = 0x00010001UL;
  61:../GPIO.h     **** }
  62:../GPIO.h     **** 
  63:../GPIO.h     **** __STATIC_INLINE uint32_t P0_0_read(void){
  64:../GPIO.h     ****     return(PORT0->IN & 0x00000001UL);
  65:../GPIO.h     **** }
  66:../GPIO.h     **** 
  67:../GPIO.h     **** __STATIC_INLINE void P0_1_set_mode(uint8_t mode){
 284              	 .loc 2 67 0
 285              	 .cfi_startproc
 286              	 
 287              	 
 288              	 
 289 0000 80B4     	 push {r7}
 290              	.LCFI23:
 291              	 .cfi_def_cfa_offset 4
 292              	 .cfi_offset 7,-4
 293 0002 83B0     	 sub sp,sp,#12
 294              	.LCFI24:
 295              	 .cfi_def_cfa_offset 16
 296 0004 00AF     	 add r7,sp,#0
 297              	.LCFI25:
 298              	 .cfi_def_cfa_register 7
 299 0006 0346     	 mov r3,r0
 300 0008 FB71     	 strb r3,[r7,#7]
  68:../GPIO.h     ****     PORT0->IOCR0 &= ~0x0000f800UL;
 301              	 .loc 2 68 0
 302 000a 094A     	 ldr r2,.L18
 303 000c 084B     	 ldr r3,.L18
 304 000e 1B69     	 ldr r3,[r3,#16]
 305 0010 23F47843 	 bic r3,r3,#63488
 306 0014 1361     	 str r3,[r2,#16]
  69:../GPIO.h     ****     PORT0->IOCR0 |= mode << 8;
 307              	 .loc 2 69 0
 308 0016 0649     	 ldr r1,.L18
 309 0018 054B     	 ldr r3,.L18
 310 001a 1B69     	 ldr r3,[r3,#16]
 311 001c FA79     	 ldrb r2,[r7,#7]
 312 001e 1202     	 lsls r2,r2,#8
 313 0020 1343     	 orrs r3,r3,r2
 314 0022 0B61     	 str r3,[r1,#16]
  70:../GPIO.h     **** }
 315              	 .loc 2 70 0
 316 0024 0C37     	 adds r7,r7,#12
 317              	.LCFI26:
 318              	 .cfi_def_cfa_offset 4
 319 0026 BD46     	 mov sp,r7
 320              	.LCFI27:
 321              	 .cfi_def_cfa_register 13
 322              	 
 323 0028 5DF8047B 	 ldr r7,[sp],#4
 324              	.LCFI28:
 325              	 .cfi_restore 7
 326              	 .cfi_def_cfa_offset 0
 327 002c 7047     	 bx lr
 328              	.L19:
 329 002e 00BF     	 .align 2
 330              	.L18:
 331 0030 00800248 	 .word 1208123392
 332              	 .cfi_endproc
 333              	.LFE140:
 335              	 .section .text.P0_1_set_driver_strength,"ax",%progbits
 336              	 .align 2
 337              	 .thumb
 338              	 .thumb_func
 340              	P0_1_set_driver_strength:
 341              	.LFB141:
  71:../GPIO.h     **** 
  72:../GPIO.h     **** __STATIC_INLINE void P0_1_set_driver_strength(uint8_t strength){
 342              	 .loc 2 72 0
 343              	 .cfi_startproc
 344              	 
 345              	 
 346              	 
 347 0000 80B4     	 push {r7}
 348              	.LCFI29:
 349              	 .cfi_def_cfa_offset 4
 350              	 .cfi_offset 7,-4
 351 0002 83B0     	 sub sp,sp,#12
 352              	.LCFI30:
 353              	 .cfi_def_cfa_offset 16
 354 0004 00AF     	 add r7,sp,#0
 355              	.LCFI31:
 356              	 .cfi_def_cfa_register 7
 357 0006 0346     	 mov r3,r0
 358 0008 FB71     	 strb r3,[r7,#7]
  73:../GPIO.h     ****     PORT0->PDR0 &= ~0x00000070UL;
 359              	 .loc 2 73 0
 360 000a 094A     	 ldr r2,.L21
 361 000c 084B     	 ldr r3,.L21
 362 000e 1B6C     	 ldr r3,[r3,#64]
 363 0010 23F07003 	 bic r3,r3,#112
 364 0014 1364     	 str r3,[r2,#64]
  74:../GPIO.h     ****     PORT0->PDR0 |= strength << 4;
 365              	 .loc 2 74 0
 366 0016 0649     	 ldr r1,.L21
 367 0018 054B     	 ldr r3,.L21
 368 001a 1B6C     	 ldr r3,[r3,#64]
 369 001c FA79     	 ldrb r2,[r7,#7]
 370 001e 1201     	 lsls r2,r2,#4
 371 0020 1343     	 orrs r3,r3,r2
 372 0022 0B64     	 str r3,[r1,#64]
  75:../GPIO.h     **** }
 373              	 .loc 2 75 0
 374 0024 0C37     	 adds r7,r7,#12
 375              	.LCFI32:
 376              	 .cfi_def_cfa_offset 4
 377 0026 BD46     	 mov sp,r7
 378              	.LCFI33:
 379              	 .cfi_def_cfa_register 13
 380              	 
 381 0028 5DF8047B 	 ldr r7,[sp],#4
 382              	.LCFI34:
 383              	 .cfi_restore 7
 384              	 .cfi_def_cfa_offset 0
 385 002c 7047     	 bx lr
 386              	.L22:
 387 002e 00BF     	 .align 2
 388              	.L21:
 389 0030 00800248 	 .word 1208123392
 390              	 .cfi_endproc
 391              	.LFE141:
 393              	 .section .text.P0_1_read,"ax",%progbits
 394              	 .align 2
 395              	 .thumb
 396              	 .thumb_func
 398              	P0_1_read:
 399              	.LFB146:
  76:../GPIO.h     **** 
  77:../GPIO.h     **** __STATIC_INLINE void P0_1_set_hwsel(uint32_t config){
  78:../GPIO.h     ****     PORT0->HWSEL &= ~0x0000000cUL;
  79:../GPIO.h     ****     PORT0->HWSEL |= config << 2;
  80:../GPIO.h     **** }
  81:../GPIO.h     **** 
  82:../GPIO.h     **** __STATIC_INLINE void P0_1_set(void){
  83:../GPIO.h     ****     PORT0->OMR = 0x00000002UL;
  84:../GPIO.h     **** }
  85:../GPIO.h     **** 
  86:../GPIO.h     **** __STATIC_INLINE void P0_1_reset(void){
  87:../GPIO.h     ****     PORT0->OMR = 0x00020000UL;
  88:../GPIO.h     **** }
  89:../GPIO.h     **** 
  90:../GPIO.h     **** __STATIC_INLINE void P0_1_toggle(void){
  91:../GPIO.h     ****     PORT0->OMR = 0x00020002UL;
  92:../GPIO.h     **** }
  93:../GPIO.h     **** 
  94:../GPIO.h     **** __STATIC_INLINE uint32_t P0_1_read(void){
 400              	 .loc 2 94 0
 401              	 .cfi_startproc
 402              	 
 403              	 
 404              	 
 405 0000 80B4     	 push {r7}
 406              	.LCFI35:
 407              	 .cfi_def_cfa_offset 4
 408              	 .cfi_offset 7,-4
 409 0002 00AF     	 add r7,sp,#0
 410              	.LCFI36:
 411              	 .cfi_def_cfa_register 7
  95:../GPIO.h     ****     return(PORT0->IN & 0x00000002UL);
 412              	 .loc 2 95 0
 413 0004 044B     	 ldr r3,.L25
 414 0006 5B6A     	 ldr r3,[r3,#36]
 415 0008 03F00203 	 and r3,r3,#2
  96:../GPIO.h     **** }
 416              	 .loc 2 96 0
 417 000c 1846     	 mov r0,r3
 418 000e BD46     	 mov sp,r7
 419              	.LCFI37:
 420              	 .cfi_def_cfa_register 13
 421              	 
 422 0010 5DF8047B 	 ldr r7,[sp],#4
 423              	.LCFI38:
 424              	 .cfi_restore 7
 425              	 .cfi_def_cfa_offset 0
 426 0014 7047     	 bx lr
 427              	.L26:
 428 0016 00BF     	 .align 2
 429              	.L25:
 430 0018 00800248 	 .word 1208123392
 431              	 .cfi_endproc
 432              	.LFE146:
 434              	 .section .text.P0_9_set_mode,"ax",%progbits
 435              	 .align 2
 436              	 .thumb
 437              	 .thumb_func
 439              	P0_9_set_mode:
 440              	.LFB196:
  97:../GPIO.h     **** 
  98:../GPIO.h     **** __STATIC_INLINE void P0_2_set_mode(uint8_t mode){
  99:../GPIO.h     ****     PORT0->IOCR0 &= ~0x00f80000UL;
 100:../GPIO.h     ****     PORT0->IOCR0 |= mode << 16;
 101:../GPIO.h     **** }
 102:../GPIO.h     **** 
 103:../GPIO.h     **** __STATIC_INLINE void P0_2_set_driver_strength(uint8_t strength){
 104:../GPIO.h     ****     PORT0->PDR0 &= ~0x00000700UL;
 105:../GPIO.h     ****     PORT0->PDR0 |= strength << 8;
 106:../GPIO.h     **** }
 107:../GPIO.h     **** 
 108:../GPIO.h     **** __STATIC_INLINE void P0_2_set_hwsel(uint32_t config){
 109:../GPIO.h     ****     PORT0->HWSEL &= ~0x00000030UL;
 110:../GPIO.h     ****     PORT0->HWSEL |= config << 4;
 111:../GPIO.h     **** }
 112:../GPIO.h     **** 
 113:../GPIO.h     **** __STATIC_INLINE void P0_2_set(void){
 114:../GPIO.h     ****     PORT0->OMR = 0x00000004UL;
 115:../GPIO.h     **** }
 116:../GPIO.h     **** 
 117:../GPIO.h     **** __STATIC_INLINE void P0_2_reset(void){
 118:../GPIO.h     ****     PORT0->OMR = 0x00040000UL;
 119:../GPIO.h     **** }
 120:../GPIO.h     **** 
 121:../GPIO.h     **** __STATIC_INLINE void P0_2_toggle(void){
 122:../GPIO.h     ****     PORT0->OMR = 0x00040004UL;
 123:../GPIO.h     **** }
 124:../GPIO.h     **** 
 125:../GPIO.h     **** __STATIC_INLINE uint32_t P0_2_read(void){
 126:../GPIO.h     ****     return(PORT0->IN & 0x00000004UL);
 127:../GPIO.h     **** }
 128:../GPIO.h     **** 
 129:../GPIO.h     **** __STATIC_INLINE void P0_3_set_mode(uint8_t mode){
 130:../GPIO.h     ****     PORT0->IOCR0 &= ~0xf8000000UL;
 131:../GPIO.h     ****     PORT0->IOCR0 |= mode << 24;
 132:../GPIO.h     **** }
 133:../GPIO.h     **** 
 134:../GPIO.h     **** __STATIC_INLINE void P0_3_set_driver_strength(uint8_t strength){
 135:../GPIO.h     ****     PORT0->PDR0 &= ~0x00007000UL;
 136:../GPIO.h     ****     PORT0->PDR0 |= strength << 12;
 137:../GPIO.h     **** }
 138:../GPIO.h     **** 
 139:../GPIO.h     **** __STATIC_INLINE void P0_3_set_hwsel(uint32_t config){
 140:../GPIO.h     ****     PORT0->HWSEL &= ~0x000000c0UL;
 141:../GPIO.h     ****     PORT0->HWSEL |= config << 6;
 142:../GPIO.h     **** }
 143:../GPIO.h     **** 
 144:../GPIO.h     **** __STATIC_INLINE void P0_3_set(void){
 145:../GPIO.h     ****     PORT0->OMR = 0x00000008UL;
 146:../GPIO.h     **** }
 147:../GPIO.h     **** 
 148:../GPIO.h     **** __STATIC_INLINE void P0_3_reset(void){
 149:../GPIO.h     ****     PORT0->OMR = 0x00080000UL;
 150:../GPIO.h     **** }
 151:../GPIO.h     **** 
 152:../GPIO.h     **** __STATIC_INLINE void P0_3_toggle(void){
 153:../GPIO.h     ****     PORT0->OMR = 0x00080008UL;
 154:../GPIO.h     **** }
 155:../GPIO.h     **** 
 156:../GPIO.h     **** __STATIC_INLINE uint32_t P0_3_read(void){
 157:../GPIO.h     ****     return(PORT0->IN & 0x00000008UL);
 158:../GPIO.h     **** }
 159:../GPIO.h     **** 
 160:../GPIO.h     **** __STATIC_INLINE void P0_4_set_mode(uint8_t mode){
 161:../GPIO.h     ****     PORT0->IOCR4 &= ~0x000000f8UL;
 162:../GPIO.h     ****     PORT0->IOCR4 |= mode << 0;
 163:../GPIO.h     **** }
 164:../GPIO.h     **** 
 165:../GPIO.h     **** __STATIC_INLINE void P0_4_set_driver_strength(uint8_t strength){
 166:../GPIO.h     ****     PORT0->PDR0 &= ~0x00070000UL;
 167:../GPIO.h     ****     PORT0->PDR0 |= strength << 16;
 168:../GPIO.h     **** }
 169:../GPIO.h     **** 
 170:../GPIO.h     **** __STATIC_INLINE void P0_4_set_hwsel(uint32_t config){
 171:../GPIO.h     ****     PORT0->HWSEL &= ~0x00000300UL;
 172:../GPIO.h     ****     PORT0->HWSEL |= config << 8;
 173:../GPIO.h     **** }
 174:../GPIO.h     **** 
 175:../GPIO.h     **** __STATIC_INLINE void P0_4_set(void){
 176:../GPIO.h     ****     PORT0->OMR = 0x00000010UL;
 177:../GPIO.h     **** }
 178:../GPIO.h     **** 
 179:../GPIO.h     **** __STATIC_INLINE void P0_4_reset(void){
 180:../GPIO.h     ****     PORT0->OMR = 0x00100000UL;
 181:../GPIO.h     **** }
 182:../GPIO.h     **** 
 183:../GPIO.h     **** __STATIC_INLINE void P0_4_toggle(void){
 184:../GPIO.h     ****     PORT0->OMR = 0x00100010UL;
 185:../GPIO.h     **** }
 186:../GPIO.h     **** 
 187:../GPIO.h     **** __STATIC_INLINE uint32_t P0_4_read(void){
 188:../GPIO.h     ****     return(PORT0->IN & 0x00000010UL);
 189:../GPIO.h     **** }
 190:../GPIO.h     **** 
 191:../GPIO.h     **** __STATIC_INLINE void P0_5_set_mode(uint8_t mode){
 192:../GPIO.h     ****     PORT0->IOCR4 &= ~0x0000f800UL;
 193:../GPIO.h     ****     PORT0->IOCR4 |= mode << 8;
 194:../GPIO.h     **** }
 195:../GPIO.h     **** 
 196:../GPIO.h     **** __STATIC_INLINE void P0_5_set_driver_strength(uint8_t strength){
 197:../GPIO.h     ****     PORT0->PDR0 &= ~0x00700000UL;
 198:../GPIO.h     ****     PORT0->PDR0 |= strength << 20;
 199:../GPIO.h     **** }
 200:../GPIO.h     **** 
 201:../GPIO.h     **** __STATIC_INLINE void P0_5_set_hwsel(uint32_t config){
 202:../GPIO.h     ****     PORT0->HWSEL &= ~0x00000c00UL;
 203:../GPIO.h     ****     PORT0->HWSEL |= config << 10;
 204:../GPIO.h     **** }
 205:../GPIO.h     **** 
 206:../GPIO.h     **** __STATIC_INLINE void P0_5_set(void){
 207:../GPIO.h     ****     PORT0->OMR = 0x00000020UL;
 208:../GPIO.h     **** }
 209:../GPIO.h     **** 
 210:../GPIO.h     **** __STATIC_INLINE void P0_5_reset(void){
 211:../GPIO.h     ****     PORT0->OMR = 0x00200000UL;
 212:../GPIO.h     **** }
 213:../GPIO.h     **** 
 214:../GPIO.h     **** __STATIC_INLINE void P0_5_toggle(void){
 215:../GPIO.h     ****     PORT0->OMR = 0x00200020UL;
 216:../GPIO.h     **** }
 217:../GPIO.h     **** 
 218:../GPIO.h     **** __STATIC_INLINE uint32_t P0_5_read(void){
 219:../GPIO.h     ****     return(PORT0->IN & 0x00000020UL);
 220:../GPIO.h     **** }
 221:../GPIO.h     **** 
 222:../GPIO.h     **** __STATIC_INLINE void P0_6_set_mode(uint8_t mode){
 223:../GPIO.h     ****     PORT0->IOCR4 &= ~0x00f80000UL;
 224:../GPIO.h     ****     PORT0->IOCR4 |= mode << 16;
 225:../GPIO.h     **** }
 226:../GPIO.h     **** 
 227:../GPIO.h     **** __STATIC_INLINE void P0_6_set_driver_strength(uint8_t strength){
 228:../GPIO.h     ****     PORT0->PDR0 &= ~0x07000000UL;
 229:../GPIO.h     ****     PORT0->PDR0 |= strength << 24;
 230:../GPIO.h     **** }
 231:../GPIO.h     **** 
 232:../GPIO.h     **** __STATIC_INLINE void P0_6_set_hwsel(uint32_t config){
 233:../GPIO.h     ****     PORT0->HWSEL &= ~0x00003000UL;
 234:../GPIO.h     ****     PORT0->HWSEL |= config << 12;
 235:../GPIO.h     **** }
 236:../GPIO.h     **** 
 237:../GPIO.h     **** __STATIC_INLINE void P0_6_set(void){
 238:../GPIO.h     ****     PORT0->OMR = 0x00000040UL;
 239:../GPIO.h     **** }
 240:../GPIO.h     **** 
 241:../GPIO.h     **** __STATIC_INLINE void P0_6_reset(void){
 242:../GPIO.h     ****     PORT0->OMR = 0x00400000UL;
 243:../GPIO.h     **** }
 244:../GPIO.h     **** 
 245:../GPIO.h     **** __STATIC_INLINE void P0_6_toggle(void){
 246:../GPIO.h     ****     PORT0->OMR = 0x00400040UL;
 247:../GPIO.h     **** }
 248:../GPIO.h     **** 
 249:../GPIO.h     **** __STATIC_INLINE uint32_t P0_6_read(void){
 250:../GPIO.h     ****     return(PORT0->IN & 0x00000040UL);
 251:../GPIO.h     **** }
 252:../GPIO.h     **** 
 253:../GPIO.h     **** __STATIC_INLINE void P0_7_set_mode(uint8_t mode){
 254:../GPIO.h     ****     PORT0->IOCR4 &= ~0xf8000000UL;
 255:../GPIO.h     ****     PORT0->IOCR4 |= mode << 24;
 256:../GPIO.h     **** }
 257:../GPIO.h     **** 
 258:../GPIO.h     **** __STATIC_INLINE void P0_7_set_driver_strength(uint8_t strength){
 259:../GPIO.h     ****     PORT0->PDR0 &= ~0x70000000UL;
 260:../GPIO.h     ****     PORT0->PDR0 |= strength << 28;
 261:../GPIO.h     **** }
 262:../GPIO.h     **** 
 263:../GPIO.h     **** __STATIC_INLINE void P0_7_set_hwsel(uint32_t config){
 264:../GPIO.h     ****     PORT0->HWSEL &= ~0x0000c000UL;
 265:../GPIO.h     ****     PORT0->HWSEL |= config << 14;
 266:../GPIO.h     **** }
 267:../GPIO.h     **** 
 268:../GPIO.h     **** __STATIC_INLINE void P0_7_set(void){
 269:../GPIO.h     ****     PORT0->OMR = 0x00000080UL;
 270:../GPIO.h     **** }
 271:../GPIO.h     **** 
 272:../GPIO.h     **** __STATIC_INLINE void P0_7_reset(void){
 273:../GPIO.h     ****     PORT0->OMR = 0x00800000UL;
 274:../GPIO.h     **** }
 275:../GPIO.h     **** 
 276:../GPIO.h     **** __STATIC_INLINE void P0_7_toggle(void){
 277:../GPIO.h     ****     PORT0->OMR = 0x00800080UL;
 278:../GPIO.h     **** }
 279:../GPIO.h     **** 
 280:../GPIO.h     **** __STATIC_INLINE uint32_t P0_7_read(void){
 281:../GPIO.h     ****     return(PORT0->IN & 0x00000080UL);
 282:../GPIO.h     **** }
 283:../GPIO.h     **** 
 284:../GPIO.h     **** __STATIC_INLINE void P0_8_set_mode(uint8_t mode){
 285:../GPIO.h     ****     PORT0->IOCR8 &= ~0x000000f8UL;
 286:../GPIO.h     ****     PORT0->IOCR8 |= mode << 0;
 287:../GPIO.h     **** }
 288:../GPIO.h     **** 
 289:../GPIO.h     **** __STATIC_INLINE void P0_8_set_driver_strength(uint8_t strength){
 290:../GPIO.h     ****     PORT0->PDR1 &= ~0x00000007UL;
 291:../GPIO.h     ****     PORT0->PDR1 |= strength << 0;
 292:../GPIO.h     **** }
 293:../GPIO.h     **** 
 294:../GPIO.h     **** __STATIC_INLINE void P0_8_set_hwsel(uint32_t config){
 295:../GPIO.h     ****     PORT0->HWSEL &= ~0x00030000UL;
 296:../GPIO.h     ****     PORT0->HWSEL |= config << 16;
 297:../GPIO.h     **** }
 298:../GPIO.h     **** 
 299:../GPIO.h     **** __STATIC_INLINE void P0_8_set(void){
 300:../GPIO.h     ****     PORT0->OMR = 0x00000100UL;
 301:../GPIO.h     **** }
 302:../GPIO.h     **** 
 303:../GPIO.h     **** __STATIC_INLINE void P0_8_reset(void){
 304:../GPIO.h     ****     PORT0->OMR = 0x01000000UL;
 305:../GPIO.h     **** }
 306:../GPIO.h     **** 
 307:../GPIO.h     **** __STATIC_INLINE void P0_8_toggle(void){
 308:../GPIO.h     ****     PORT0->OMR = 0x01000100UL;
 309:../GPIO.h     **** }
 310:../GPIO.h     **** 
 311:../GPIO.h     **** __STATIC_INLINE uint32_t P0_8_read(void){
 312:../GPIO.h     ****     return(PORT0->IN & 0x00000100UL);
 313:../GPIO.h     **** }
 314:../GPIO.h     **** 
 315:../GPIO.h     **** __STATIC_INLINE void P0_9_set_mode(uint8_t mode){
 441              	 .loc 2 315 0
 442              	 .cfi_startproc
 443              	 
 444              	 
 445              	 
 446 0000 80B4     	 push {r7}
 447              	.LCFI39:
 448              	 .cfi_def_cfa_offset 4
 449              	 .cfi_offset 7,-4
 450 0002 83B0     	 sub sp,sp,#12
 451              	.LCFI40:
 452              	 .cfi_def_cfa_offset 16
 453 0004 00AF     	 add r7,sp,#0
 454              	.LCFI41:
 455              	 .cfi_def_cfa_register 7
 456 0006 0346     	 mov r3,r0
 457 0008 FB71     	 strb r3,[r7,#7]
 316:../GPIO.h     ****     PORT0->IOCR8 &= ~0x0000f800UL;
 458              	 .loc 2 316 0
 459 000a 094A     	 ldr r2,.L28
 460 000c 084B     	 ldr r3,.L28
 461 000e 9B69     	 ldr r3,[r3,#24]
 462 0010 23F47843 	 bic r3,r3,#63488
 463 0014 9361     	 str r3,[r2,#24]
 317:../GPIO.h     ****     PORT0->IOCR8 |= mode << 8;
 464              	 .loc 2 317 0
 465 0016 0649     	 ldr r1,.L28
 466 0018 054B     	 ldr r3,.L28
 467 001a 9B69     	 ldr r3,[r3,#24]
 468 001c FA79     	 ldrb r2,[r7,#7]
 469 001e 1202     	 lsls r2,r2,#8
 470 0020 1343     	 orrs r3,r3,r2
 471 0022 8B61     	 str r3,[r1,#24]
 318:../GPIO.h     **** }
 472              	 .loc 2 318 0
 473 0024 0C37     	 adds r7,r7,#12
 474              	.LCFI42:
 475              	 .cfi_def_cfa_offset 4
 476 0026 BD46     	 mov sp,r7
 477              	.LCFI43:
 478              	 .cfi_def_cfa_register 13
 479              	 
 480 0028 5DF8047B 	 ldr r7,[sp],#4
 481              	.LCFI44:
 482              	 .cfi_restore 7
 483              	 .cfi_def_cfa_offset 0
 484 002c 7047     	 bx lr
 485              	.L29:
 486 002e 00BF     	 .align 2
 487              	.L28:
 488 0030 00800248 	 .word 1208123392
 489              	 .cfi_endproc
 490              	.LFE196:
 492              	 .section .text.P0_9_set_driver_strength,"ax",%progbits
 493              	 .align 2
 494              	 .thumb
 495              	 .thumb_func
 497              	P0_9_set_driver_strength:
 498              	.LFB197:
 319:../GPIO.h     **** 
 320:../GPIO.h     **** __STATIC_INLINE void P0_9_set_driver_strength(uint8_t strength){
 499              	 .loc 2 320 0
 500              	 .cfi_startproc
 501              	 
 502              	 
 503              	 
 504 0000 80B4     	 push {r7}
 505              	.LCFI45:
 506              	 .cfi_def_cfa_offset 4
 507              	 .cfi_offset 7,-4
 508 0002 83B0     	 sub sp,sp,#12
 509              	.LCFI46:
 510              	 .cfi_def_cfa_offset 16
 511 0004 00AF     	 add r7,sp,#0
 512              	.LCFI47:
 513              	 .cfi_def_cfa_register 7
 514 0006 0346     	 mov r3,r0
 515 0008 FB71     	 strb r3,[r7,#7]
 321:../GPIO.h     ****     PORT0->PDR1 &= ~0x00000070UL;
 516              	 .loc 2 321 0
 517 000a 094A     	 ldr r2,.L31
 518 000c 084B     	 ldr r3,.L31
 519 000e 5B6C     	 ldr r3,[r3,#68]
 520 0010 23F07003 	 bic r3,r3,#112
 521 0014 5364     	 str r3,[r2,#68]
 322:../GPIO.h     ****     PORT0->PDR1 |= strength << 4;
 522              	 .loc 2 322 0
 523 0016 0649     	 ldr r1,.L31
 524 0018 054B     	 ldr r3,.L31
 525 001a 5B6C     	 ldr r3,[r3,#68]
 526 001c FA79     	 ldrb r2,[r7,#7]
 527 001e 1201     	 lsls r2,r2,#4
 528 0020 1343     	 orrs r3,r3,r2
 529 0022 4B64     	 str r3,[r1,#68]
 323:../GPIO.h     **** }
 530              	 .loc 2 323 0
 531 0024 0C37     	 adds r7,r7,#12
 532              	.LCFI48:
 533              	 .cfi_def_cfa_offset 4
 534 0026 BD46     	 mov sp,r7
 535              	.LCFI49:
 536              	 .cfi_def_cfa_register 13
 537              	 
 538 0028 5DF8047B 	 ldr r7,[sp],#4
 539              	.LCFI50:
 540              	 .cfi_restore 7
 541              	 .cfi_def_cfa_offset 0
 542 002c 7047     	 bx lr
 543              	.L32:
 544 002e 00BF     	 .align 2
 545              	.L31:
 546 0030 00800248 	 .word 1208123392
 547              	 .cfi_endproc
 548              	.LFE197:
 550              	 .section .text.P0_10_set_mode,"ax",%progbits
 551              	 .align 2
 552              	 .thumb
 553              	 .thumb_func
 555              	P0_10_set_mode:
 556              	.LFB203:
 324:../GPIO.h     **** 
 325:../GPIO.h     **** __STATIC_INLINE void P0_9_set_hwsel(uint32_t config){
 326:../GPIO.h     ****     PORT0->HWSEL &= ~0x000c0000UL;
 327:../GPIO.h     ****     PORT0->HWSEL |= config << 18;
 328:../GPIO.h     **** }
 329:../GPIO.h     **** 
 330:../GPIO.h     **** __STATIC_INLINE void P0_9_set(void){
 331:../GPIO.h     ****     PORT0->OMR = 0x00000200UL;
 332:../GPIO.h     **** }
 333:../GPIO.h     **** 
 334:../GPIO.h     **** __STATIC_INLINE void P0_9_reset(void){
 335:../GPIO.h     ****     PORT0->OMR = 0x02000000UL;
 336:../GPIO.h     **** }
 337:../GPIO.h     **** 
 338:../GPIO.h     **** __STATIC_INLINE void P0_9_toggle(void){
 339:../GPIO.h     ****     PORT0->OMR = 0x02000200UL;
 340:../GPIO.h     **** }
 341:../GPIO.h     **** 
 342:../GPIO.h     **** __STATIC_INLINE uint32_t P0_9_read(void){
 343:../GPIO.h     ****     return(PORT0->IN & 0x00000200UL);
 344:../GPIO.h     **** }
 345:../GPIO.h     **** 
 346:../GPIO.h     **** __STATIC_INLINE void P0_10_set_mode(uint8_t mode){
 557              	 .loc 2 346 0
 558              	 .cfi_startproc
 559              	 
 560              	 
 561              	 
 562 0000 80B4     	 push {r7}
 563              	.LCFI51:
 564              	 .cfi_def_cfa_offset 4
 565              	 .cfi_offset 7,-4
 566 0002 83B0     	 sub sp,sp,#12
 567              	.LCFI52:
 568              	 .cfi_def_cfa_offset 16
 569 0004 00AF     	 add r7,sp,#0
 570              	.LCFI53:
 571              	 .cfi_def_cfa_register 7
 572 0006 0346     	 mov r3,r0
 573 0008 FB71     	 strb r3,[r7,#7]
 347:../GPIO.h     ****     PORT0->IOCR8 &= ~0x00f80000UL;
 574              	 .loc 2 347 0
 575 000a 094A     	 ldr r2,.L34
 576 000c 084B     	 ldr r3,.L34
 577 000e 9B69     	 ldr r3,[r3,#24]
 578 0010 23F47803 	 bic r3,r3,#16252928
 579 0014 9361     	 str r3,[r2,#24]
 348:../GPIO.h     ****     PORT0->IOCR8 |= mode << 16;
 580              	 .loc 2 348 0
 581 0016 0649     	 ldr r1,.L34
 582 0018 054B     	 ldr r3,.L34
 583 001a 9B69     	 ldr r3,[r3,#24]
 584 001c FA79     	 ldrb r2,[r7,#7]
 585 001e 1204     	 lsls r2,r2,#16
 586 0020 1343     	 orrs r3,r3,r2
 587 0022 8B61     	 str r3,[r1,#24]
 349:../GPIO.h     **** }
 588              	 .loc 2 349 0
 589 0024 0C37     	 adds r7,r7,#12
 590              	.LCFI54:
 591              	 .cfi_def_cfa_offset 4
 592 0026 BD46     	 mov sp,r7
 593              	.LCFI55:
 594              	 .cfi_def_cfa_register 13
 595              	 
 596 0028 5DF8047B 	 ldr r7,[sp],#4
 597              	.LCFI56:
 598              	 .cfi_restore 7
 599              	 .cfi_def_cfa_offset 0
 600 002c 7047     	 bx lr
 601              	.L35:
 602 002e 00BF     	 .align 2
 603              	.L34:
 604 0030 00800248 	 .word 1208123392
 605              	 .cfi_endproc
 606              	.LFE203:
 608              	 .section .text.P0_10_set_driver_strength,"ax",%progbits
 609              	 .align 2
 610              	 .thumb
 611              	 .thumb_func
 613              	P0_10_set_driver_strength:
 614              	.LFB204:
 350:../GPIO.h     **** 
 351:../GPIO.h     **** __STATIC_INLINE void P0_10_set_driver_strength(uint8_t strength){
 615              	 .loc 2 351 0
 616              	 .cfi_startproc
 617              	 
 618              	 
 619              	 
 620 0000 80B4     	 push {r7}
 621              	.LCFI57:
 622              	 .cfi_def_cfa_offset 4
 623              	 .cfi_offset 7,-4
 624 0002 83B0     	 sub sp,sp,#12
 625              	.LCFI58:
 626              	 .cfi_def_cfa_offset 16
 627 0004 00AF     	 add r7,sp,#0
 628              	.LCFI59:
 629              	 .cfi_def_cfa_register 7
 630 0006 0346     	 mov r3,r0
 631 0008 FB71     	 strb r3,[r7,#7]
 352:../GPIO.h     ****     PORT0->PDR1 &= ~0x00000700UL;
 632              	 .loc 2 352 0
 633 000a 094A     	 ldr r2,.L37
 634 000c 084B     	 ldr r3,.L37
 635 000e 5B6C     	 ldr r3,[r3,#68]
 636 0010 23F4E063 	 bic r3,r3,#1792
 637 0014 5364     	 str r3,[r2,#68]
 353:../GPIO.h     ****     PORT0->PDR1 |= strength << 8;
 638              	 .loc 2 353 0
 639 0016 0649     	 ldr r1,.L37
 640 0018 054B     	 ldr r3,.L37
 641 001a 5B6C     	 ldr r3,[r3,#68]
 642 001c FA79     	 ldrb r2,[r7,#7]
 643 001e 1202     	 lsls r2,r2,#8
 644 0020 1343     	 orrs r3,r3,r2
 645 0022 4B64     	 str r3,[r1,#68]
 354:../GPIO.h     **** }
 646              	 .loc 2 354 0
 647 0024 0C37     	 adds r7,r7,#12
 648              	.LCFI60:
 649              	 .cfi_def_cfa_offset 4
 650 0026 BD46     	 mov sp,r7
 651              	.LCFI61:
 652              	 .cfi_def_cfa_register 13
 653              	 
 654 0028 5DF8047B 	 ldr r7,[sp],#4
 655              	.LCFI62:
 656              	 .cfi_restore 7
 657              	 .cfi_def_cfa_offset 0
 658 002c 7047     	 bx lr
 659              	.L38:
 660 002e 00BF     	 .align 2
 661              	.L37:
 662 0030 00800248 	 .word 1208123392
 663              	 .cfi_endproc
 664              	.LFE204:
 666              	 .section .text.P1_0_set_mode,"ax",%progbits
 667              	 .align 2
 668              	 .thumb
 669              	 .thumb_func
 671              	P1_0_set_mode:
 672              	.LFB224:
 355:../GPIO.h     **** 
 356:../GPIO.h     **** __STATIC_INLINE void P0_10_set_hwsel(uint32_t config){
 357:../GPIO.h     ****     PORT0->HWSEL &= ~0x00300000UL;
 358:../GPIO.h     ****     PORT0->HWSEL |= config << 20;
 359:../GPIO.h     **** }
 360:../GPIO.h     **** 
 361:../GPIO.h     **** __STATIC_INLINE void P0_10_set(void){
 362:../GPIO.h     ****     PORT0->OMR = 0x00000400UL;
 363:../GPIO.h     **** }
 364:../GPIO.h     **** 
 365:../GPIO.h     **** __STATIC_INLINE void P0_10_reset(void){
 366:../GPIO.h     ****     PORT0->OMR = 0x04000000UL;
 367:../GPIO.h     **** }
 368:../GPIO.h     **** 
 369:../GPIO.h     **** __STATIC_INLINE void P0_10_toggle(void){
 370:../GPIO.h     ****     PORT0->OMR = 0x04000400UL;
 371:../GPIO.h     **** }
 372:../GPIO.h     **** 
 373:../GPIO.h     **** __STATIC_INLINE uint32_t P0_10_read(void){
 374:../GPIO.h     ****     return(PORT0->IN & 0x00000400UL);
 375:../GPIO.h     **** }
 376:../GPIO.h     **** 
 377:../GPIO.h     **** __STATIC_INLINE void P0_11_set_mode(uint8_t mode){
 378:../GPIO.h     ****     PORT0->IOCR8 &= ~0xf8000000UL;
 379:../GPIO.h     ****     PORT0->IOCR8 |= mode << 24;
 380:../GPIO.h     **** }
 381:../GPIO.h     **** 
 382:../GPIO.h     **** __STATIC_INLINE void P0_11_set_driver_strength(uint8_t strength){
 383:../GPIO.h     ****     PORT0->PDR1 &= ~0x00007000UL;
 384:../GPIO.h     ****     PORT0->PDR1 |= strength << 12;
 385:../GPIO.h     **** }
 386:../GPIO.h     **** 
 387:../GPIO.h     **** __STATIC_INLINE void P0_11_set_hwsel(uint32_t config){
 388:../GPIO.h     ****     PORT0->HWSEL &= ~0x00c00000UL;
 389:../GPIO.h     ****     PORT0->HWSEL |= config << 22;
 390:../GPIO.h     **** }
 391:../GPIO.h     **** 
 392:../GPIO.h     **** __STATIC_INLINE void P0_11_set(void){
 393:../GPIO.h     ****     PORT0->OMR = 0x00000800UL;
 394:../GPIO.h     **** }
 395:../GPIO.h     **** 
 396:../GPIO.h     **** __STATIC_INLINE void P0_11_reset(void){
 397:../GPIO.h     ****     PORT0->OMR = 0x08000000UL;
 398:../GPIO.h     **** }
 399:../GPIO.h     **** 
 400:../GPIO.h     **** __STATIC_INLINE void P0_11_toggle(void){
 401:../GPIO.h     ****     PORT0->OMR = 0x08000800UL;
 402:../GPIO.h     **** }
 403:../GPIO.h     **** 
 404:../GPIO.h     **** __STATIC_INLINE uint32_t P0_11_read(void){
 405:../GPIO.h     ****     return(PORT0->IN & 0x00000800UL);
 406:../GPIO.h     **** }
 407:../GPIO.h     **** 
 408:../GPIO.h     **** __STATIC_INLINE void P0_12_set_mode(uint8_t mode){
 409:../GPIO.h     ****     PORT0->IOCR12 &= ~0x000000f8UL;
 410:../GPIO.h     ****     PORT0->IOCR12 |= mode << 0;
 411:../GPIO.h     **** }
 412:../GPIO.h     **** 
 413:../GPIO.h     **** __STATIC_INLINE void P0_12_set_driver_strength(uint8_t strength){
 414:../GPIO.h     ****     PORT0->PDR1 &= ~0x00070000UL;
 415:../GPIO.h     ****     PORT0->PDR1 |= strength << 16;
 416:../GPIO.h     **** }
 417:../GPIO.h     **** 
 418:../GPIO.h     **** __STATIC_INLINE void P0_12_set_hwsel(uint32_t config){
 419:../GPIO.h     ****     PORT0->HWSEL &= ~0x03000000UL;
 420:../GPIO.h     ****     PORT0->HWSEL |= config << 24;
 421:../GPIO.h     **** }
 422:../GPIO.h     **** 
 423:../GPIO.h     **** __STATIC_INLINE void P0_12_set(void){
 424:../GPIO.h     ****     PORT0->OMR = 0x00001000UL;
 425:../GPIO.h     **** }
 426:../GPIO.h     **** 
 427:../GPIO.h     **** __STATIC_INLINE void P0_12_reset(void){
 428:../GPIO.h     ****     PORT0->OMR = 0x10000000UL;
 429:../GPIO.h     **** }
 430:../GPIO.h     **** 
 431:../GPIO.h     **** __STATIC_INLINE void P0_12_toggle(void){
 432:../GPIO.h     ****     PORT0->OMR = 0x10001000UL;
 433:../GPIO.h     **** }
 434:../GPIO.h     **** 
 435:../GPIO.h     **** __STATIC_INLINE uint32_t P0_12_read(void){
 436:../GPIO.h     ****     return(PORT0->IN & 0x00001000UL);
 437:../GPIO.h     **** }
 438:../GPIO.h     **** 
 439:../GPIO.h     **** __STATIC_INLINE void P1_0_set_mode(uint8_t mode){
 673              	 .loc 2 439 0
 674              	 .cfi_startproc
 675              	 
 676              	 
 677              	 
 678 0000 80B4     	 push {r7}
 679              	.LCFI63:
 680              	 .cfi_def_cfa_offset 4
 681              	 .cfi_offset 7,-4
 682 0002 83B0     	 sub sp,sp,#12
 683              	.LCFI64:
 684              	 .cfi_def_cfa_offset 16
 685 0004 00AF     	 add r7,sp,#0
 686              	.LCFI65:
 687              	 .cfi_def_cfa_register 7
 688 0006 0346     	 mov r3,r0
 689 0008 FB71     	 strb r3,[r7,#7]
 440:../GPIO.h     ****     PORT1->IOCR0 &= ~0x000000f8UL;
 690              	 .loc 2 440 0
 691 000a 084A     	 ldr r2,.L40
 692 000c 074B     	 ldr r3,.L40
 693 000e 1B69     	 ldr r3,[r3,#16]
 694 0010 23F0F803 	 bic r3,r3,#248
 695 0014 1361     	 str r3,[r2,#16]
 441:../GPIO.h     ****     PORT1->IOCR0 |= mode << 0;
 696              	 .loc 2 441 0
 697 0016 0549     	 ldr r1,.L40
 698 0018 044B     	 ldr r3,.L40
 699 001a 1A69     	 ldr r2,[r3,#16]
 700 001c FB79     	 ldrb r3,[r7,#7]
 701 001e 1343     	 orrs r3,r3,r2
 702 0020 0B61     	 str r3,[r1,#16]
 442:../GPIO.h     **** }
 703              	 .loc 2 442 0
 704 0022 0C37     	 adds r7,r7,#12
 705              	.LCFI66:
 706              	 .cfi_def_cfa_offset 4
 707 0024 BD46     	 mov sp,r7
 708              	.LCFI67:
 709              	 .cfi_def_cfa_register 13
 710              	 
 711 0026 5DF8047B 	 ldr r7,[sp],#4
 712              	.LCFI68:
 713              	 .cfi_restore 7
 714              	 .cfi_def_cfa_offset 0
 715 002a 7047     	 bx lr
 716              	.L41:
 717              	 .align 2
 718              	.L40:
 719 002c 00810248 	 .word 1208123648
 720              	 .cfi_endproc
 721              	.LFE224:
 723              	 .section .text.P1_0_set_driver_strength,"ax",%progbits
 724              	 .align 2
 725              	 .thumb
 726              	 .thumb_func
 728              	P1_0_set_driver_strength:
 729              	.LFB225:
 443:../GPIO.h     **** 
 444:../GPIO.h     **** __STATIC_INLINE void P1_0_set_driver_strength(uint8_t strength){
 730              	 .loc 2 444 0
 731              	 .cfi_startproc
 732              	 
 733              	 
 734              	 
 735 0000 80B4     	 push {r7}
 736              	.LCFI69:
 737              	 .cfi_def_cfa_offset 4
 738              	 .cfi_offset 7,-4
 739 0002 83B0     	 sub sp,sp,#12
 740              	.LCFI70:
 741              	 .cfi_def_cfa_offset 16
 742 0004 00AF     	 add r7,sp,#0
 743              	.LCFI71:
 744              	 .cfi_def_cfa_register 7
 745 0006 0346     	 mov r3,r0
 746 0008 FB71     	 strb r3,[r7,#7]
 445:../GPIO.h     ****     PORT1->PDR0 &= ~0x00000007UL;
 747              	 .loc 2 445 0
 748 000a 084A     	 ldr r2,.L43
 749 000c 074B     	 ldr r3,.L43
 750 000e 1B6C     	 ldr r3,[r3,#64]
 751 0010 23F00703 	 bic r3,r3,#7
 752 0014 1364     	 str r3,[r2,#64]
 446:../GPIO.h     ****     PORT1->PDR0 |= strength << 0;
 753              	 .loc 2 446 0
 754 0016 0549     	 ldr r1,.L43
 755 0018 044B     	 ldr r3,.L43
 756 001a 1A6C     	 ldr r2,[r3,#64]
 757 001c FB79     	 ldrb r3,[r7,#7]
 758 001e 1343     	 orrs r3,r3,r2
 759 0020 0B64     	 str r3,[r1,#64]
 447:../GPIO.h     **** }
 760              	 .loc 2 447 0
 761 0022 0C37     	 adds r7,r7,#12
 762              	.LCFI72:
 763              	 .cfi_def_cfa_offset 4
 764 0024 BD46     	 mov sp,r7
 765              	.LCFI73:
 766              	 .cfi_def_cfa_register 13
 767              	 
 768 0026 5DF8047B 	 ldr r7,[sp],#4
 769              	.LCFI74:
 770              	 .cfi_restore 7
 771              	 .cfi_def_cfa_offset 0
 772 002a 7047     	 bx lr
 773              	.L44:
 774              	 .align 2
 775              	.L43:
 776 002c 00810248 	 .word 1208123648
 777              	 .cfi_endproc
 778              	.LFE225:
 780              	 .section .text.P1_0_toggle,"ax",%progbits
 781              	 .align 2
 782              	 .thumb
 783              	 .thumb_func
 785              	P1_0_toggle:
 786              	.LFB229:
 448:../GPIO.h     **** 
 449:../GPIO.h     **** __STATIC_INLINE void P1_0_set_hwsel(uint32_t config){
 450:../GPIO.h     ****     PORT1->HWSEL &= ~0x00000003UL;
 451:../GPIO.h     ****     PORT1->HWSEL |= config << 0;
 452:../GPIO.h     **** }
 453:../GPIO.h     **** 
 454:../GPIO.h     **** __STATIC_INLINE void P1_0_set(void){
 455:../GPIO.h     ****     PORT1->OMR = 0x00000001UL;
 456:../GPIO.h     **** }
 457:../GPIO.h     **** 
 458:../GPIO.h     **** __STATIC_INLINE void P1_0_reset(void){
 459:../GPIO.h     ****     PORT1->OMR = 0x00010000UL;
 460:../GPIO.h     **** }
 461:../GPIO.h     **** 
 462:../GPIO.h     **** __STATIC_INLINE void P1_0_toggle(void){
 787              	 .loc 2 462 0
 788              	 .cfi_startproc
 789              	 
 790              	 
 791              	 
 792 0000 80B4     	 push {r7}
 793              	.LCFI75:
 794              	 .cfi_def_cfa_offset 4
 795              	 .cfi_offset 7,-4
 796 0002 00AF     	 add r7,sp,#0
 797              	.LCFI76:
 798              	 .cfi_def_cfa_register 7
 463:../GPIO.h     ****     PORT1->OMR = 0x00010001UL;
 799              	 .loc 2 463 0
 800 0004 034B     	 ldr r3,.L46
 801 0006 4FF00112 	 mov r2,#65537
 802 000a 5A60     	 str r2,[r3,#4]
 464:../GPIO.h     **** }
 803              	 .loc 2 464 0
 804 000c BD46     	 mov sp,r7
 805              	.LCFI77:
 806              	 .cfi_def_cfa_register 13
 807              	 
 808 000e 5DF8047B 	 ldr r7,[sp],#4
 809              	.LCFI78:
 810              	 .cfi_restore 7
 811              	 .cfi_def_cfa_offset 0
 812 0012 7047     	 bx lr
 813              	.L47:
 814              	 .align 2
 815              	.L46:
 816 0014 00810248 	 .word 1208123648
 817              	 .cfi_endproc
 818              	.LFE229:
 820              	 .section .text.P3_1_set_mode,"ax",%progbits
 821              	 .align 2
 822              	 .thumb
 823              	 .thumb_func
 825              	P3_1_set_mode:
 826              	.LFB434:
 465:../GPIO.h     **** 
 466:../GPIO.h     **** __STATIC_INLINE uint32_t P1_0_read(void){
 467:../GPIO.h     ****     return(PORT1->IN & 0x00000001UL);
 468:../GPIO.h     **** }
 469:../GPIO.h     **** 
 470:../GPIO.h     **** __STATIC_INLINE void P1_1_set_mode(uint8_t mode){
 471:../GPIO.h     ****     PORT1->IOCR0 &= ~0x0000f800UL;
 472:../GPIO.h     ****     PORT1->IOCR0 |= mode << 8;
 473:../GPIO.h     **** }
 474:../GPIO.h     **** 
 475:../GPIO.h     **** __STATIC_INLINE void P1_1_set_driver_strength(uint8_t strength){
 476:../GPIO.h     ****     PORT1->PDR0 &= ~0x00000070UL;
 477:../GPIO.h     ****     PORT1->PDR0 |= strength << 4;
 478:../GPIO.h     **** }
 479:../GPIO.h     **** 
 480:../GPIO.h     **** __STATIC_INLINE void P1_1_set_hwsel(uint32_t config){
 481:../GPIO.h     ****     PORT1->HWSEL &= ~0x0000000cUL;
 482:../GPIO.h     ****     PORT1->HWSEL |= config << 2;
 483:../GPIO.h     **** }
 484:../GPIO.h     **** 
 485:../GPIO.h     **** __STATIC_INLINE void P1_1_set(void){
 486:../GPIO.h     ****     PORT1->OMR = 0x00000002UL;
 487:../GPIO.h     **** }
 488:../GPIO.h     **** 
 489:../GPIO.h     **** __STATIC_INLINE void P1_1_reset(void){
 490:../GPIO.h     ****     PORT1->OMR = 0x00020000UL;
 491:../GPIO.h     **** }
 492:../GPIO.h     **** 
 493:../GPIO.h     **** __STATIC_INLINE void P1_1_toggle(void){
 494:../GPIO.h     ****     PORT1->OMR = 0x00020002UL;
 495:../GPIO.h     **** }
 496:../GPIO.h     **** 
 497:../GPIO.h     **** __STATIC_INLINE uint32_t P1_1_read(void){
 498:../GPIO.h     ****     return(PORT1->IN & 0x00000002UL);
 499:../GPIO.h     **** }
 500:../GPIO.h     **** 
 501:../GPIO.h     **** __STATIC_INLINE void P1_2_set_mode(uint8_t mode){
 502:../GPIO.h     ****     PORT1->IOCR0 &= ~0x00f80000UL;
 503:../GPIO.h     ****     PORT1->IOCR0 |= mode << 16;
 504:../GPIO.h     **** }
 505:../GPIO.h     **** 
 506:../GPIO.h     **** __STATIC_INLINE void P1_2_set_driver_strength(uint8_t strength){
 507:../GPIO.h     ****     PORT1->PDR0 &= ~0x00000700UL;
 508:../GPIO.h     ****     PORT1->PDR0 |= strength << 8;
 509:../GPIO.h     **** }
 510:../GPIO.h     **** 
 511:../GPIO.h     **** __STATIC_INLINE void P1_2_set_hwsel(uint32_t config){
 512:../GPIO.h     ****     PORT1->HWSEL &= ~0x00000030UL;
 513:../GPIO.h     ****     PORT1->HWSEL |= config << 4;
 514:../GPIO.h     **** }
 515:../GPIO.h     **** 
 516:../GPIO.h     **** __STATIC_INLINE void P1_2_set(void){
 517:../GPIO.h     ****     PORT1->OMR = 0x00000004UL;
 518:../GPIO.h     **** }
 519:../GPIO.h     **** 
 520:../GPIO.h     **** __STATIC_INLINE void P1_2_reset(void){
 521:../GPIO.h     ****     PORT1->OMR = 0x00040000UL;
 522:../GPIO.h     **** }
 523:../GPIO.h     **** 
 524:../GPIO.h     **** __STATIC_INLINE void P1_2_toggle(void){
 525:../GPIO.h     ****     PORT1->OMR = 0x00040004UL;
 526:../GPIO.h     **** }
 527:../GPIO.h     **** 
 528:../GPIO.h     **** __STATIC_INLINE uint32_t P1_2_read(void){
 529:../GPIO.h     ****     return(PORT1->IN & 0x00000004UL);
 530:../GPIO.h     **** }
 531:../GPIO.h     **** 
 532:../GPIO.h     **** __STATIC_INLINE void P1_3_set_mode(uint8_t mode){
 533:../GPIO.h     ****     PORT1->IOCR0 &= ~0xf8000000UL;
 534:../GPIO.h     ****     PORT1->IOCR0 |= mode << 24;
 535:../GPIO.h     **** }
 536:../GPIO.h     **** 
 537:../GPIO.h     **** __STATIC_INLINE void P1_3_set_driver_strength(uint8_t strength){
 538:../GPIO.h     ****     PORT1->PDR0 &= ~0x00007000UL;
 539:../GPIO.h     ****     PORT1->PDR0 |= strength << 12;
 540:../GPIO.h     **** }
 541:../GPIO.h     **** 
 542:../GPIO.h     **** __STATIC_INLINE void P1_3_set_hwsel(uint32_t config){
 543:../GPIO.h     ****     PORT1->HWSEL &= ~0x000000c0UL;
 544:../GPIO.h     ****     PORT1->HWSEL |= config << 6;
 545:../GPIO.h     **** }
 546:../GPIO.h     **** 
 547:../GPIO.h     **** __STATIC_INLINE void P1_3_set(void){
 548:../GPIO.h     ****     PORT1->OMR = 0x00000008UL;
 549:../GPIO.h     **** }
 550:../GPIO.h     **** 
 551:../GPIO.h     **** __STATIC_INLINE void P1_3_reset(void){
 552:../GPIO.h     ****     PORT1->OMR = 0x00080000UL;
 553:../GPIO.h     **** }
 554:../GPIO.h     **** 
 555:../GPIO.h     **** __STATIC_INLINE void P1_3_toggle(void){
 556:../GPIO.h     ****     PORT1->OMR = 0x00080008UL;
 557:../GPIO.h     **** }
 558:../GPIO.h     **** 
 559:../GPIO.h     **** __STATIC_INLINE uint32_t P1_3_read(void){
 560:../GPIO.h     ****     return(PORT1->IN & 0x00000008UL);
 561:../GPIO.h     **** }
 562:../GPIO.h     **** 
 563:../GPIO.h     **** __STATIC_INLINE void P1_4_set_mode(uint8_t mode){
 564:../GPIO.h     ****     PORT1->IOCR4 &= ~0x000000f8UL;
 565:../GPIO.h     ****     PORT1->IOCR4 |= mode << 0;
 566:../GPIO.h     **** }
 567:../GPIO.h     **** 
 568:../GPIO.h     **** __STATIC_INLINE void P1_4_set_driver_strength(uint8_t strength){
 569:../GPIO.h     ****     PORT1->PDR0 &= ~0x00070000UL;
 570:../GPIO.h     ****     PORT1->PDR0 |= strength << 16;
 571:../GPIO.h     **** }
 572:../GPIO.h     **** 
 573:../GPIO.h     **** __STATIC_INLINE void P1_4_set_hwsel(uint32_t config){
 574:../GPIO.h     ****     PORT1->HWSEL &= ~0x00000300UL;
 575:../GPIO.h     ****     PORT1->HWSEL |= config << 8;
 576:../GPIO.h     **** }
 577:../GPIO.h     **** 
 578:../GPIO.h     **** __STATIC_INLINE void P1_4_set(void){
 579:../GPIO.h     ****     PORT1->OMR = 0x00000010UL;
 580:../GPIO.h     **** }
 581:../GPIO.h     **** 
 582:../GPIO.h     **** __STATIC_INLINE void P1_4_reset(void){
 583:../GPIO.h     ****     PORT1->OMR = 0x00100000UL;
 584:../GPIO.h     **** }
 585:../GPIO.h     **** 
 586:../GPIO.h     **** __STATIC_INLINE void P1_4_toggle(void){
 587:../GPIO.h     ****     PORT1->OMR = 0x00100010UL;
 588:../GPIO.h     **** }
 589:../GPIO.h     **** 
 590:../GPIO.h     **** __STATIC_INLINE uint32_t P1_4_read(void){
 591:../GPIO.h     ****     return(PORT1->IN & 0x00000010UL);
 592:../GPIO.h     **** }
 593:../GPIO.h     **** 
 594:../GPIO.h     **** __STATIC_INLINE void P1_5_set_mode(uint8_t mode){
 595:../GPIO.h     ****     PORT1->IOCR4 &= ~0x0000f800UL;
 596:../GPIO.h     ****     PORT1->IOCR4 |= mode << 8;
 597:../GPIO.h     **** }
 598:../GPIO.h     **** 
 599:../GPIO.h     **** __STATIC_INLINE void P1_5_set_driver_strength(uint8_t strength){
 600:../GPIO.h     ****     PORT1->PDR0 &= ~0x00700000UL;
 601:../GPIO.h     ****     PORT1->PDR0 |= strength << 20;
 602:../GPIO.h     **** }
 603:../GPIO.h     **** 
 604:../GPIO.h     **** __STATIC_INLINE void P1_5_set_hwsel(uint32_t config){
 605:../GPIO.h     ****     PORT1->HWSEL &= ~0x00000c00UL;
 606:../GPIO.h     ****     PORT1->HWSEL |= config << 10;
 607:../GPIO.h     **** }
 608:../GPIO.h     **** 
 609:../GPIO.h     **** __STATIC_INLINE void P1_5_set(void){
 610:../GPIO.h     ****     PORT1->OMR = 0x00000020UL;
 611:../GPIO.h     **** }
 612:../GPIO.h     **** 
 613:../GPIO.h     **** __STATIC_INLINE void P1_5_reset(void){
 614:../GPIO.h     ****     PORT1->OMR = 0x00200000UL;
 615:../GPIO.h     **** }
 616:../GPIO.h     **** 
 617:../GPIO.h     **** __STATIC_INLINE void P1_5_toggle(void){
 618:../GPIO.h     ****     PORT1->OMR = 0x00200020UL;
 619:../GPIO.h     **** }
 620:../GPIO.h     **** 
 621:../GPIO.h     **** __STATIC_INLINE uint32_t P1_5_read(void){
 622:../GPIO.h     ****     return(PORT1->IN & 0x00000020UL);
 623:../GPIO.h     **** }
 624:../GPIO.h     **** 
 625:../GPIO.h     **** __STATIC_INLINE void P1_6_set_mode(uint8_t mode){
 626:../GPIO.h     ****     PORT1->IOCR4 &= ~0x00f80000UL;
 627:../GPIO.h     ****     PORT1->IOCR4 |= mode << 16;
 628:../GPIO.h     **** }
 629:../GPIO.h     **** 
 630:../GPIO.h     **** __STATIC_INLINE void P1_6_set_driver_strength(uint8_t strength){
 631:../GPIO.h     ****     PORT1->PDR0 &= ~0x07000000UL;
 632:../GPIO.h     ****     PORT1->PDR0 |= strength << 24;
 633:../GPIO.h     **** }
 634:../GPIO.h     **** 
 635:../GPIO.h     **** __STATIC_INLINE void P1_6_set_hwsel(uint32_t config){
 636:../GPIO.h     ****     PORT1->HWSEL &= ~0x00003000UL;
 637:../GPIO.h     ****     PORT1->HWSEL |= config << 12;
 638:../GPIO.h     **** }
 639:../GPIO.h     **** 
 640:../GPIO.h     **** __STATIC_INLINE void P1_6_set(void){
 641:../GPIO.h     ****     PORT1->OMR = 0x00000040UL;
 642:../GPIO.h     **** }
 643:../GPIO.h     **** 
 644:../GPIO.h     **** __STATIC_INLINE void P1_6_reset(void){
 645:../GPIO.h     ****     PORT1->OMR = 0x00400000UL;
 646:../GPIO.h     **** }
 647:../GPIO.h     **** 
 648:../GPIO.h     **** __STATIC_INLINE void P1_6_toggle(void){
 649:../GPIO.h     ****     PORT1->OMR = 0x00400040UL;
 650:../GPIO.h     **** }
 651:../GPIO.h     **** 
 652:../GPIO.h     **** __STATIC_INLINE uint32_t P1_6_read(void){
 653:../GPIO.h     ****     return(PORT1->IN & 0x00000040UL);
 654:../GPIO.h     **** }
 655:../GPIO.h     **** 
 656:../GPIO.h     **** __STATIC_INLINE void P1_7_set_mode(uint8_t mode){
 657:../GPIO.h     ****     PORT1->IOCR4 &= ~0xf8000000UL;
 658:../GPIO.h     ****     PORT1->IOCR4 |= mode << 24;
 659:../GPIO.h     **** }
 660:../GPIO.h     **** 
 661:../GPIO.h     **** __STATIC_INLINE void P1_7_set_driver_strength(uint8_t strength){
 662:../GPIO.h     ****     PORT1->PDR0 &= ~0x70000000UL;
 663:../GPIO.h     ****     PORT1->PDR0 |= strength << 28;
 664:../GPIO.h     **** }
 665:../GPIO.h     **** 
 666:../GPIO.h     **** __STATIC_INLINE void P1_7_set_hwsel(uint32_t config){
 667:../GPIO.h     ****     PORT1->HWSEL &= ~0x0000c000UL;
 668:../GPIO.h     ****     PORT1->HWSEL |= config << 14;
 669:../GPIO.h     **** }
 670:../GPIO.h     **** 
 671:../GPIO.h     **** __STATIC_INLINE void P1_7_set(void){
 672:../GPIO.h     ****     PORT1->OMR = 0x00000080UL;
 673:../GPIO.h     **** }
 674:../GPIO.h     **** 
 675:../GPIO.h     **** __STATIC_INLINE void P1_7_reset(void){
 676:../GPIO.h     ****     PORT1->OMR = 0x00800000UL;
 677:../GPIO.h     **** }
 678:../GPIO.h     **** 
 679:../GPIO.h     **** __STATIC_INLINE void P1_7_toggle(void){
 680:../GPIO.h     ****     PORT1->OMR = 0x00800080UL;
 681:../GPIO.h     **** }
 682:../GPIO.h     **** 
 683:../GPIO.h     **** __STATIC_INLINE uint32_t P1_7_read(void){
 684:../GPIO.h     ****     return(PORT1->IN & 0x00000080UL);
 685:../GPIO.h     **** }
 686:../GPIO.h     **** 
 687:../GPIO.h     **** __STATIC_INLINE void P1_8_set_mode(uint8_t mode){
 688:../GPIO.h     ****     PORT1->IOCR8 &= ~0x000000f8UL;
 689:../GPIO.h     ****     PORT1->IOCR8 |= mode << 0;
 690:../GPIO.h     **** }
 691:../GPIO.h     **** 
 692:../GPIO.h     **** __STATIC_INLINE void P1_8_set_driver_strength(uint8_t strength){
 693:../GPIO.h     ****     PORT1->PDR1 &= ~0x00000007UL;
 694:../GPIO.h     ****     PORT1->PDR1 |= strength << 0;
 695:../GPIO.h     **** }
 696:../GPIO.h     **** 
 697:../GPIO.h     **** __STATIC_INLINE void P1_8_set_hwsel(uint32_t config){
 698:../GPIO.h     ****     PORT1->HWSEL &= ~0x00030000UL;
 699:../GPIO.h     ****     PORT1->HWSEL |= config << 16;
 700:../GPIO.h     **** }
 701:../GPIO.h     **** 
 702:../GPIO.h     **** __STATIC_INLINE void P1_8_set(void){
 703:../GPIO.h     ****     PORT1->OMR = 0x00000100UL;
 704:../GPIO.h     **** }
 705:../GPIO.h     **** 
 706:../GPIO.h     **** __STATIC_INLINE void P1_8_reset(void){
 707:../GPIO.h     ****     PORT1->OMR = 0x01000000UL;
 708:../GPIO.h     **** }
 709:../GPIO.h     **** 
 710:../GPIO.h     **** __STATIC_INLINE void P1_8_toggle(void){
 711:../GPIO.h     ****     PORT1->OMR = 0x01000100UL;
 712:../GPIO.h     **** }
 713:../GPIO.h     **** 
 714:../GPIO.h     **** __STATIC_INLINE uint32_t P1_8_read(void){
 715:../GPIO.h     ****     return(PORT1->IN & 0x00000100UL);
 716:../GPIO.h     **** }
 717:../GPIO.h     **** 
 718:../GPIO.h     **** __STATIC_INLINE void P1_9_set_mode(uint8_t mode){
 719:../GPIO.h     ****     PORT1->IOCR8 &= ~0x0000f800UL;
 720:../GPIO.h     ****     PORT1->IOCR8 |= mode << 8;
 721:../GPIO.h     **** }
 722:../GPIO.h     **** 
 723:../GPIO.h     **** __STATIC_INLINE void P1_9_set_driver_strength(uint8_t strength){
 724:../GPIO.h     ****     PORT1->PDR1 &= ~0x00000070UL;
 725:../GPIO.h     ****     PORT1->PDR1 |= strength << 4;
 726:../GPIO.h     **** }
 727:../GPIO.h     **** 
 728:../GPIO.h     **** __STATIC_INLINE void P1_9_set_hwsel(uint32_t config){
 729:../GPIO.h     ****     PORT1->HWSEL &= ~0x000c0000UL;
 730:../GPIO.h     ****     PORT1->HWSEL |= config << 18;
 731:../GPIO.h     **** }
 732:../GPIO.h     **** 
 733:../GPIO.h     **** __STATIC_INLINE void P1_9_set(void){
 734:../GPIO.h     ****     PORT1->OMR = 0x00000200UL;
 735:../GPIO.h     **** }
 736:../GPIO.h     **** 
 737:../GPIO.h     **** __STATIC_INLINE void P1_9_reset(void){
 738:../GPIO.h     ****     PORT1->OMR = 0x02000000UL;
 739:../GPIO.h     **** }
 740:../GPIO.h     **** 
 741:../GPIO.h     **** __STATIC_INLINE void P1_9_toggle(void){
 742:../GPIO.h     ****     PORT1->OMR = 0x02000200UL;
 743:../GPIO.h     **** }
 744:../GPIO.h     **** 
 745:../GPIO.h     **** __STATIC_INLINE uint32_t P1_9_read(void){
 746:../GPIO.h     ****     return(PORT1->IN & 0x00000200UL);
 747:../GPIO.h     **** }
 748:../GPIO.h     **** 
 749:../GPIO.h     **** __STATIC_INLINE void P1_10_set_mode(uint8_t mode){
 750:../GPIO.h     ****     PORT1->IOCR8 &= ~0x00f80000UL;
 751:../GPIO.h     ****     PORT1->IOCR8 |= mode << 16;
 752:../GPIO.h     **** }
 753:../GPIO.h     **** 
 754:../GPIO.h     **** __STATIC_INLINE void P1_10_set_driver_strength(uint8_t strength){
 755:../GPIO.h     ****     PORT1->PDR1 &= ~0x00000700UL;
 756:../GPIO.h     ****     PORT1->PDR1 |= strength << 8;
 757:../GPIO.h     **** }
 758:../GPIO.h     **** 
 759:../GPIO.h     **** __STATIC_INLINE void P1_10_set_hwsel(uint32_t config){
 760:../GPIO.h     ****     PORT1->HWSEL &= ~0x00300000UL;
 761:../GPIO.h     ****     PORT1->HWSEL |= config << 20;
 762:../GPIO.h     **** }
 763:../GPIO.h     **** 
 764:../GPIO.h     **** __STATIC_INLINE void P1_10_set(void){
 765:../GPIO.h     ****     PORT1->OMR = 0x00000400UL;
 766:../GPIO.h     **** }
 767:../GPIO.h     **** 
 768:../GPIO.h     **** __STATIC_INLINE void P1_10_reset(void){
 769:../GPIO.h     ****     PORT1->OMR = 0x04000000UL;
 770:../GPIO.h     **** }
 771:../GPIO.h     **** 
 772:../GPIO.h     **** __STATIC_INLINE void P1_10_toggle(void){
 773:../GPIO.h     ****     PORT1->OMR = 0x04000400UL;
 774:../GPIO.h     **** }
 775:../GPIO.h     **** 
 776:../GPIO.h     **** __STATIC_INLINE uint32_t P1_10_read(void){
 777:../GPIO.h     ****     return(PORT1->IN & 0x00000400UL);
 778:../GPIO.h     **** }
 779:../GPIO.h     **** 
 780:../GPIO.h     **** __STATIC_INLINE void P1_11_set_mode(uint8_t mode){
 781:../GPIO.h     ****     PORT1->IOCR8 &= ~0xf8000000UL;
 782:../GPIO.h     ****     PORT1->IOCR8 |= mode << 24;
 783:../GPIO.h     **** }
 784:../GPIO.h     **** 
 785:../GPIO.h     **** __STATIC_INLINE void P1_11_set_driver_strength(uint8_t strength){
 786:../GPIO.h     ****     PORT1->PDR1 &= ~0x00007000UL;
 787:../GPIO.h     ****     PORT1->PDR1 |= strength << 12;
 788:../GPIO.h     **** }
 789:../GPIO.h     **** 
 790:../GPIO.h     **** __STATIC_INLINE void P1_11_set_hwsel(uint32_t config){
 791:../GPIO.h     ****     PORT1->HWSEL &= ~0x00c00000UL;
 792:../GPIO.h     ****     PORT1->HWSEL |= config << 22;
 793:../GPIO.h     **** }
 794:../GPIO.h     **** 
 795:../GPIO.h     **** __STATIC_INLINE void P1_11_set(void){
 796:../GPIO.h     ****     PORT1->OMR = 0x00000800UL;
 797:../GPIO.h     **** }
 798:../GPIO.h     **** 
 799:../GPIO.h     **** __STATIC_INLINE void P1_11_reset(void){
 800:../GPIO.h     ****     PORT1->OMR = 0x08000000UL;
 801:../GPIO.h     **** }
 802:../GPIO.h     **** 
 803:../GPIO.h     **** __STATIC_INLINE void P1_11_toggle(void){
 804:../GPIO.h     ****     PORT1->OMR = 0x08000800UL;
 805:../GPIO.h     **** }
 806:../GPIO.h     **** 
 807:../GPIO.h     **** __STATIC_INLINE uint32_t P1_11_read(void){
 808:../GPIO.h     ****     return(PORT1->IN & 0x00000800UL);
 809:../GPIO.h     **** }
 810:../GPIO.h     **** 
 811:../GPIO.h     **** __STATIC_INLINE void P1_12_set_mode(uint8_t mode){
 812:../GPIO.h     ****     PORT1->IOCR12 &= ~0x000000f8UL;
 813:../GPIO.h     ****     PORT1->IOCR12 |= mode << 0;
 814:../GPIO.h     **** }
 815:../GPIO.h     **** 
 816:../GPIO.h     **** __STATIC_INLINE void P1_12_set_driver_strength(uint8_t strength){
 817:../GPIO.h     ****     PORT1->PDR1 &= ~0x00070000UL;
 818:../GPIO.h     ****     PORT1->PDR1 |= strength << 16;
 819:../GPIO.h     **** }
 820:../GPIO.h     **** 
 821:../GPIO.h     **** __STATIC_INLINE void P1_12_set_hwsel(uint32_t config){
 822:../GPIO.h     ****     PORT1->HWSEL &= ~0x03000000UL;
 823:../GPIO.h     ****     PORT1->HWSEL |= config << 24;
 824:../GPIO.h     **** }
 825:../GPIO.h     **** 
 826:../GPIO.h     **** __STATIC_INLINE void P1_12_set(void){
 827:../GPIO.h     ****     PORT1->OMR = 0x00001000UL;
 828:../GPIO.h     **** }
 829:../GPIO.h     **** 
 830:../GPIO.h     **** __STATIC_INLINE void P1_12_reset(void){
 831:../GPIO.h     ****     PORT1->OMR = 0x10000000UL;
 832:../GPIO.h     **** }
 833:../GPIO.h     **** 
 834:../GPIO.h     **** __STATIC_INLINE void P1_12_toggle(void){
 835:../GPIO.h     ****     PORT1->OMR = 0x10001000UL;
 836:../GPIO.h     **** }
 837:../GPIO.h     **** 
 838:../GPIO.h     **** __STATIC_INLINE uint32_t P1_12_read(void){
 839:../GPIO.h     ****     return(PORT1->IN & 0x00001000UL);
 840:../GPIO.h     **** }
 841:../GPIO.h     **** 
 842:../GPIO.h     **** __STATIC_INLINE void P1_13_set_mode(uint8_t mode){
 843:../GPIO.h     ****     PORT1->IOCR12 &= ~0x0000f800UL;
 844:../GPIO.h     ****     PORT1->IOCR12 |= mode << 8;
 845:../GPIO.h     **** }
 846:../GPIO.h     **** 
 847:../GPIO.h     **** __STATIC_INLINE void P1_13_set_driver_strength(uint8_t strength){
 848:../GPIO.h     ****     PORT1->PDR1 &= ~0x00700000UL;
 849:../GPIO.h     ****     PORT1->PDR1 |= strength << 20;
 850:../GPIO.h     **** }
 851:../GPIO.h     **** 
 852:../GPIO.h     **** __STATIC_INLINE void P1_13_set_hwsel(uint32_t config){
 853:../GPIO.h     ****     PORT1->HWSEL &= ~0x0c000000UL;
 854:../GPIO.h     ****     PORT1->HWSEL |= config << 26;
 855:../GPIO.h     **** }
 856:../GPIO.h     **** 
 857:../GPIO.h     **** __STATIC_INLINE void P1_13_set(void){
 858:../GPIO.h     ****     PORT1->OMR = 0x00002000UL;
 859:../GPIO.h     **** }
 860:../GPIO.h     **** 
 861:../GPIO.h     **** __STATIC_INLINE void P1_13_reset(void){
 862:../GPIO.h     ****     PORT1->OMR = 0x20000000UL;
 863:../GPIO.h     **** }
 864:../GPIO.h     **** 
 865:../GPIO.h     **** __STATIC_INLINE void P1_13_toggle(void){
 866:../GPIO.h     ****     PORT1->OMR = 0x20002000UL;
 867:../GPIO.h     **** }
 868:../GPIO.h     **** 
 869:../GPIO.h     **** __STATIC_INLINE uint32_t P1_13_read(void){
 870:../GPIO.h     ****     return(PORT1->IN & 0x00002000UL);
 871:../GPIO.h     **** }
 872:../GPIO.h     **** 
 873:../GPIO.h     **** __STATIC_INLINE void P1_14_set_mode(uint8_t mode){
 874:../GPIO.h     ****     PORT1->IOCR12 &= ~0x00f80000UL;
 875:../GPIO.h     ****     PORT1->IOCR12 |= mode << 16;
 876:../GPIO.h     **** }
 877:../GPIO.h     **** 
 878:../GPIO.h     **** __STATIC_INLINE void P1_14_set_driver_strength(uint8_t strength){
 879:../GPIO.h     ****     PORT1->PDR1 &= ~0x07000000UL;
 880:../GPIO.h     ****     PORT1->PDR1 |= strength << 24;
 881:../GPIO.h     **** }
 882:../GPIO.h     **** 
 883:../GPIO.h     **** __STATIC_INLINE void P1_14_set_hwsel(uint32_t config){
 884:../GPIO.h     ****     PORT1->HWSEL &= ~0x30000000UL;
 885:../GPIO.h     ****     PORT1->HWSEL |= config << 28;
 886:../GPIO.h     **** }
 887:../GPIO.h     **** 
 888:../GPIO.h     **** __STATIC_INLINE void P1_14_set(void){
 889:../GPIO.h     ****     PORT1->OMR = 0x00004000UL;
 890:../GPIO.h     **** }
 891:../GPIO.h     **** 
 892:../GPIO.h     **** __STATIC_INLINE void P1_14_reset(void){
 893:../GPIO.h     ****     PORT1->OMR = 0x40000000UL;
 894:../GPIO.h     **** }
 895:../GPIO.h     **** 
 896:../GPIO.h     **** __STATIC_INLINE void P1_14_toggle(void){
 897:../GPIO.h     ****     PORT1->OMR = 0x40004000UL;
 898:../GPIO.h     **** }
 899:../GPIO.h     **** 
 900:../GPIO.h     **** __STATIC_INLINE uint32_t P1_14_read(void){
 901:../GPIO.h     ****     return(PORT1->IN & 0x00004000UL);
 902:../GPIO.h     **** }
 903:../GPIO.h     **** 
 904:../GPIO.h     **** __STATIC_INLINE void P1_15_set_mode(uint8_t mode){
 905:../GPIO.h     ****     PORT1->IOCR12 &= ~0xf8000000UL;
 906:../GPIO.h     ****     PORT1->IOCR12 |= mode << 24;
 907:../GPIO.h     **** }
 908:../GPIO.h     **** 
 909:../GPIO.h     **** __STATIC_INLINE void P1_15_set_driver_strength(uint8_t strength){
 910:../GPIO.h     ****     PORT1->PDR1 &= ~0x70000000UL;
 911:../GPIO.h     ****     PORT1->PDR1 |= strength << 28;
 912:../GPIO.h     **** }
 913:../GPIO.h     **** 
 914:../GPIO.h     **** __STATIC_INLINE void P1_15_set_hwsel(uint32_t config){
 915:../GPIO.h     ****     PORT1->HWSEL &= ~0xc0000000UL;
 916:../GPIO.h     ****     PORT1->HWSEL |= config << 30;
 917:../GPIO.h     **** }
 918:../GPIO.h     **** 
 919:../GPIO.h     **** __STATIC_INLINE void P1_15_set(void){
 920:../GPIO.h     ****     PORT1->OMR = 0x00008000UL;
 921:../GPIO.h     **** }
 922:../GPIO.h     **** 
 923:../GPIO.h     **** __STATIC_INLINE void P1_15_reset(void){
 924:../GPIO.h     ****     PORT1->OMR = 0x80000000UL;
 925:../GPIO.h     **** }
 926:../GPIO.h     **** 
 927:../GPIO.h     **** __STATIC_INLINE void P1_15_toggle(void){
 928:../GPIO.h     ****     PORT1->OMR = 0x80008000UL;
 929:../GPIO.h     **** }
 930:../GPIO.h     **** 
 931:../GPIO.h     **** __STATIC_INLINE uint32_t P1_15_read(void){
 932:../GPIO.h     ****     return(PORT1->IN & 0x00008000UL);
 933:../GPIO.h     **** }
 934:../GPIO.h     **** 
 935:../GPIO.h     **** __STATIC_INLINE void P2_0_set_mode(uint8_t mode){
 936:../GPIO.h     ****     PORT2->IOCR0 &= ~0x000000f8UL;
 937:../GPIO.h     ****     PORT2->IOCR0 |= mode << 0;
 938:../GPIO.h     **** }
 939:../GPIO.h     **** 
 940:../GPIO.h     **** __STATIC_INLINE void P2_0_set_driver_strength(uint8_t strength){
 941:../GPIO.h     ****     PORT2->PDR0 &= ~0x00000007UL;
 942:../GPIO.h     ****     PORT2->PDR0 |= strength << 0;
 943:../GPIO.h     **** }
 944:../GPIO.h     **** 
 945:../GPIO.h     **** __STATIC_INLINE void P2_0_set_hwsel(uint32_t config){
 946:../GPIO.h     ****     PORT2->HWSEL &= ~0x00000003UL;
 947:../GPIO.h     ****     PORT2->HWSEL |= config << 0;
 948:../GPIO.h     **** }
 949:../GPIO.h     **** 
 950:../GPIO.h     **** __STATIC_INLINE void P2_0_set(void){
 951:../GPIO.h     ****     PORT2->OMR = 0x00000001UL;
 952:../GPIO.h     **** }
 953:../GPIO.h     **** 
 954:../GPIO.h     **** __STATIC_INLINE void P2_0_reset(void){
 955:../GPIO.h     ****     PORT2->OMR = 0x00010000UL;
 956:../GPIO.h     **** }
 957:../GPIO.h     **** 
 958:../GPIO.h     **** __STATIC_INLINE void P2_0_toggle(void){
 959:../GPIO.h     ****     PORT2->OMR = 0x00010001UL;
 960:../GPIO.h     **** }
 961:../GPIO.h     **** 
 962:../GPIO.h     **** __STATIC_INLINE uint32_t P2_0_read(void){
 963:../GPIO.h     ****     return(PORT2->IN & 0x00000001UL);
 964:../GPIO.h     **** }
 965:../GPIO.h     **** 
 966:../GPIO.h     **** __STATIC_INLINE void P2_1_set_mode(uint8_t mode){
 967:../GPIO.h     ****     PORT2->IOCR0 &= ~0x0000f800UL;
 968:../GPIO.h     ****     PORT2->IOCR0 |= mode << 8;
 969:../GPIO.h     **** }
 970:../GPIO.h     **** 
 971:../GPIO.h     **** __STATIC_INLINE void P2_1_set_driver_strength(uint8_t strength){
 972:../GPIO.h     ****     PORT2->PDR0 &= ~0x00000070UL;
 973:../GPIO.h     ****     PORT2->PDR0 |= strength << 4;
 974:../GPIO.h     **** }
 975:../GPIO.h     **** 
 976:../GPIO.h     **** __STATIC_INLINE void P2_1_set_hwsel(uint32_t config){
 977:../GPIO.h     ****     PORT2->HWSEL &= ~0x0000000cUL;
 978:../GPIO.h     ****     PORT2->HWSEL |= config << 2;
 979:../GPIO.h     **** }
 980:../GPIO.h     **** 
 981:../GPIO.h     **** __STATIC_INLINE void P2_1_set(void){
 982:../GPIO.h     ****     PORT2->OMR = 0x00000002UL;
 983:../GPIO.h     **** }
 984:../GPIO.h     **** 
 985:../GPIO.h     **** __STATIC_INLINE void P2_1_reset(void){
 986:../GPIO.h     ****     PORT2->OMR = 0x00020000UL;
 987:../GPIO.h     **** }
 988:../GPIO.h     **** 
 989:../GPIO.h     **** __STATIC_INLINE void P2_1_toggle(void){
 990:../GPIO.h     ****     PORT2->OMR = 0x00020002UL;
 991:../GPIO.h     **** }
 992:../GPIO.h     **** 
 993:../GPIO.h     **** __STATIC_INLINE uint32_t P2_1_read(void){
 994:../GPIO.h     ****     return(PORT2->IN & 0x00000002UL);
 995:../GPIO.h     **** }
 996:../GPIO.h     **** 
 997:../GPIO.h     **** __STATIC_INLINE void P2_2_set_mode(uint8_t mode){
 998:../GPIO.h     ****     PORT2->IOCR0 &= ~0x00f80000UL;
 999:../GPIO.h     ****     PORT2->IOCR0 |= mode << 16;
1000:../GPIO.h     **** }
1001:../GPIO.h     **** 
1002:../GPIO.h     **** __STATIC_INLINE void P2_2_set_driver_strength(uint8_t strength){
1003:../GPIO.h     ****     PORT2->PDR0 &= ~0x00000700UL;
1004:../GPIO.h     ****     PORT2->PDR0 |= strength << 8;
1005:../GPIO.h     **** }
1006:../GPIO.h     **** 
1007:../GPIO.h     **** __STATIC_INLINE void P2_2_set_hwsel(uint32_t config){
1008:../GPIO.h     ****     PORT2->HWSEL &= ~0x00000030UL;
1009:../GPIO.h     ****     PORT2->HWSEL |= config << 4;
1010:../GPIO.h     **** }
1011:../GPIO.h     **** 
1012:../GPIO.h     **** __STATIC_INLINE void P2_2_set(void){
1013:../GPIO.h     ****     PORT2->OMR = 0x00000004UL;
1014:../GPIO.h     **** }
1015:../GPIO.h     **** 
1016:../GPIO.h     **** __STATIC_INLINE void P2_2_reset(void){
1017:../GPIO.h     ****     PORT2->OMR = 0x00040000UL;
1018:../GPIO.h     **** }
1019:../GPIO.h     **** 
1020:../GPIO.h     **** __STATIC_INLINE void P2_2_toggle(void){
1021:../GPIO.h     ****     PORT2->OMR = 0x00040004UL;
1022:../GPIO.h     **** }
1023:../GPIO.h     **** 
1024:../GPIO.h     **** __STATIC_INLINE uint32_t P2_2_read(void){
1025:../GPIO.h     ****     return(PORT2->IN & 0x00000004UL);
1026:../GPIO.h     **** }
1027:../GPIO.h     **** 
1028:../GPIO.h     **** __STATIC_INLINE void P2_3_set_mode(uint8_t mode){
1029:../GPIO.h     ****     PORT2->IOCR0 &= ~0xf8000000UL;
1030:../GPIO.h     ****     PORT2->IOCR0 |= mode << 24;
1031:../GPIO.h     **** }
1032:../GPIO.h     **** 
1033:../GPIO.h     **** __STATIC_INLINE void P2_3_set_driver_strength(uint8_t strength){
1034:../GPIO.h     ****     PORT2->PDR0 &= ~0x00007000UL;
1035:../GPIO.h     ****     PORT2->PDR0 |= strength << 12;
1036:../GPIO.h     **** }
1037:../GPIO.h     **** 
1038:../GPIO.h     **** __STATIC_INLINE void P2_3_set_hwsel(uint32_t config){
1039:../GPIO.h     ****     PORT2->HWSEL &= ~0x000000c0UL;
1040:../GPIO.h     ****     PORT2->HWSEL |= config << 6;
1041:../GPIO.h     **** }
1042:../GPIO.h     **** 
1043:../GPIO.h     **** __STATIC_INLINE void P2_3_set(void){
1044:../GPIO.h     ****     PORT2->OMR = 0x00000008UL;
1045:../GPIO.h     **** }
1046:../GPIO.h     **** 
1047:../GPIO.h     **** __STATIC_INLINE void P2_3_reset(void){
1048:../GPIO.h     ****     PORT2->OMR = 0x00080000UL;
1049:../GPIO.h     **** }
1050:../GPIO.h     **** 
1051:../GPIO.h     **** __STATIC_INLINE void P2_3_toggle(void){
1052:../GPIO.h     ****     PORT2->OMR = 0x00080008UL;
1053:../GPIO.h     **** }
1054:../GPIO.h     **** 
1055:../GPIO.h     **** __STATIC_INLINE uint32_t P2_3_read(void){
1056:../GPIO.h     ****     return(PORT2->IN & 0x00000008UL);
1057:../GPIO.h     **** }
1058:../GPIO.h     **** 
1059:../GPIO.h     **** __STATIC_INLINE void P2_4_set_mode(uint8_t mode){
1060:../GPIO.h     ****     PORT2->IOCR4 &= ~0x000000f8UL;
1061:../GPIO.h     ****     PORT2->IOCR4 |= mode << 0;
1062:../GPIO.h     **** }
1063:../GPIO.h     **** 
1064:../GPIO.h     **** __STATIC_INLINE void P2_4_set_driver_strength(uint8_t strength){
1065:../GPIO.h     ****     PORT2->PDR0 &= ~0x00070000UL;
1066:../GPIO.h     ****     PORT2->PDR0 |= strength << 16;
1067:../GPIO.h     **** }
1068:../GPIO.h     **** 
1069:../GPIO.h     **** __STATIC_INLINE void P2_4_set_hwsel(uint32_t config){
1070:../GPIO.h     ****     PORT2->HWSEL &= ~0x00000300UL;
1071:../GPIO.h     ****     PORT2->HWSEL |= config << 8;
1072:../GPIO.h     **** }
1073:../GPIO.h     **** 
1074:../GPIO.h     **** __STATIC_INLINE void P2_4_set(void){
1075:../GPIO.h     ****     PORT2->OMR = 0x00000010UL;
1076:../GPIO.h     **** }
1077:../GPIO.h     **** 
1078:../GPIO.h     **** __STATIC_INLINE void P2_4_reset(void){
1079:../GPIO.h     ****     PORT2->OMR = 0x00100000UL;
1080:../GPIO.h     **** }
1081:../GPIO.h     **** 
1082:../GPIO.h     **** __STATIC_INLINE void P2_4_toggle(void){
1083:../GPIO.h     ****     PORT2->OMR = 0x00100010UL;
1084:../GPIO.h     **** }
1085:../GPIO.h     **** 
1086:../GPIO.h     **** __STATIC_INLINE uint32_t P2_4_read(void){
1087:../GPIO.h     ****     return(PORT2->IN & 0x00000010UL);
1088:../GPIO.h     **** }
1089:../GPIO.h     **** 
1090:../GPIO.h     **** __STATIC_INLINE void P2_5_set_mode(uint8_t mode){
1091:../GPIO.h     ****     PORT2->IOCR4 &= ~0x0000f800UL;
1092:../GPIO.h     ****     PORT2->IOCR4 |= mode << 8;
1093:../GPIO.h     **** }
1094:../GPIO.h     **** 
1095:../GPIO.h     **** __STATIC_INLINE void P2_5_set_driver_strength(uint8_t strength){
1096:../GPIO.h     ****     PORT2->PDR0 &= ~0x00700000UL;
1097:../GPIO.h     ****     PORT2->PDR0 |= strength << 20;
1098:../GPIO.h     **** }
1099:../GPIO.h     **** 
1100:../GPIO.h     **** __STATIC_INLINE void P2_5_set_hwsel(uint32_t config){
1101:../GPIO.h     ****     PORT2->HWSEL &= ~0x00000c00UL;
1102:../GPIO.h     ****     PORT2->HWSEL |= config << 10;
1103:../GPIO.h     **** }
1104:../GPIO.h     **** 
1105:../GPIO.h     **** __STATIC_INLINE void P2_5_set(void){
1106:../GPIO.h     ****     PORT2->OMR = 0x00000020UL;
1107:../GPIO.h     **** }
1108:../GPIO.h     **** 
1109:../GPIO.h     **** __STATIC_INLINE void P2_5_reset(void){
1110:../GPIO.h     ****     PORT2->OMR = 0x00200000UL;
1111:../GPIO.h     **** }
1112:../GPIO.h     **** 
1113:../GPIO.h     **** __STATIC_INLINE void P2_5_toggle(void){
1114:../GPIO.h     ****     PORT2->OMR = 0x00200020UL;
1115:../GPIO.h     **** }
1116:../GPIO.h     **** 
1117:../GPIO.h     **** __STATIC_INLINE uint32_t P2_5_read(void){
1118:../GPIO.h     ****     return(PORT2->IN & 0x00000020UL);
1119:../GPIO.h     **** }
1120:../GPIO.h     **** 
1121:../GPIO.h     **** __STATIC_INLINE void P2_6_set_mode(uint8_t mode){
1122:../GPIO.h     ****     PORT2->IOCR4 &= ~0x00f80000UL;
1123:../GPIO.h     ****     PORT2->IOCR4 |= mode << 16;
1124:../GPIO.h     **** }
1125:../GPIO.h     **** 
1126:../GPIO.h     **** __STATIC_INLINE void P2_6_set_driver_strength(uint8_t strength){
1127:../GPIO.h     ****     PORT2->PDR0 &= ~0x07000000UL;
1128:../GPIO.h     ****     PORT2->PDR0 |= strength << 24;
1129:../GPIO.h     **** }
1130:../GPIO.h     **** 
1131:../GPIO.h     **** __STATIC_INLINE void P2_6_set_hwsel(uint32_t config){
1132:../GPIO.h     ****     PORT2->HWSEL &= ~0x00003000UL;
1133:../GPIO.h     ****     PORT2->HWSEL |= config << 12;
1134:../GPIO.h     **** }
1135:../GPIO.h     **** 
1136:../GPIO.h     **** __STATIC_INLINE void P2_6_set(void){
1137:../GPIO.h     ****     PORT2->OMR = 0x00000040UL;
1138:../GPIO.h     **** }
1139:../GPIO.h     **** 
1140:../GPIO.h     **** __STATIC_INLINE void P2_6_reset(void){
1141:../GPIO.h     ****     PORT2->OMR = 0x00400000UL;
1142:../GPIO.h     **** }
1143:../GPIO.h     **** 
1144:../GPIO.h     **** __STATIC_INLINE void P2_6_toggle(void){
1145:../GPIO.h     ****     PORT2->OMR = 0x00400040UL;
1146:../GPIO.h     **** }
1147:../GPIO.h     **** 
1148:../GPIO.h     **** __STATIC_INLINE uint32_t P2_6_read(void){
1149:../GPIO.h     ****     return(PORT2->IN & 0x00000040UL);
1150:../GPIO.h     **** }
1151:../GPIO.h     **** 
1152:../GPIO.h     **** __STATIC_INLINE void P2_7_set_mode(uint8_t mode){
1153:../GPIO.h     ****     PORT2->IOCR4 &= ~0xf8000000UL;
1154:../GPIO.h     ****     PORT2->IOCR4 |= mode << 24;
1155:../GPIO.h     **** }
1156:../GPIO.h     **** 
1157:../GPIO.h     **** __STATIC_INLINE void P2_7_set_driver_strength(uint8_t strength){
1158:../GPIO.h     ****     PORT2->PDR0 &= ~0x70000000UL;
1159:../GPIO.h     ****     PORT2->PDR0 |= strength << 28;
1160:../GPIO.h     **** }
1161:../GPIO.h     **** 
1162:../GPIO.h     **** __STATIC_INLINE void P2_7_set_hwsel(uint32_t config){
1163:../GPIO.h     ****     PORT2->HWSEL &= ~0x0000c000UL;
1164:../GPIO.h     ****     PORT2->HWSEL |= config << 14;
1165:../GPIO.h     **** }
1166:../GPIO.h     **** 
1167:../GPIO.h     **** __STATIC_INLINE void P2_7_set(void){
1168:../GPIO.h     ****     PORT2->OMR = 0x00000080UL;
1169:../GPIO.h     **** }
1170:../GPIO.h     **** 
1171:../GPIO.h     **** __STATIC_INLINE void P2_7_reset(void){
1172:../GPIO.h     ****     PORT2->OMR = 0x00800000UL;
1173:../GPIO.h     **** }
1174:../GPIO.h     **** 
1175:../GPIO.h     **** __STATIC_INLINE void P2_7_toggle(void){
1176:../GPIO.h     ****     PORT2->OMR = 0x00800080UL;
1177:../GPIO.h     **** }
1178:../GPIO.h     **** 
1179:../GPIO.h     **** __STATIC_INLINE uint32_t P2_7_read(void){
1180:../GPIO.h     ****     return(PORT2->IN & 0x00000080UL);
1181:../GPIO.h     **** }
1182:../GPIO.h     **** 
1183:../GPIO.h     **** __STATIC_INLINE void P2_8_set_mode(uint8_t mode){
1184:../GPIO.h     ****     PORT2->IOCR8 &= ~0x000000f8UL;
1185:../GPIO.h     ****     PORT2->IOCR8 |= mode << 0;
1186:../GPIO.h     **** }
1187:../GPIO.h     **** 
1188:../GPIO.h     **** __STATIC_INLINE void P2_8_set_driver_strength(uint8_t strength){
1189:../GPIO.h     ****     PORT2->PDR1 &= ~0x00000007UL;
1190:../GPIO.h     ****     PORT2->PDR1 |= strength << 0;
1191:../GPIO.h     **** }
1192:../GPIO.h     **** 
1193:../GPIO.h     **** __STATIC_INLINE void P2_8_set_hwsel(uint32_t config){
1194:../GPIO.h     ****     PORT2->HWSEL &= ~0x00030000UL;
1195:../GPIO.h     ****     PORT2->HWSEL |= config << 16;
1196:../GPIO.h     **** }
1197:../GPIO.h     **** 
1198:../GPIO.h     **** __STATIC_INLINE void P2_8_set(void){
1199:../GPIO.h     ****     PORT2->OMR = 0x00000100UL;
1200:../GPIO.h     **** }
1201:../GPIO.h     **** 
1202:../GPIO.h     **** __STATIC_INLINE void P2_8_reset(void){
1203:../GPIO.h     ****     PORT2->OMR = 0x01000000UL;
1204:../GPIO.h     **** }
1205:../GPIO.h     **** 
1206:../GPIO.h     **** __STATIC_INLINE void P2_8_toggle(void){
1207:../GPIO.h     ****     PORT2->OMR = 0x01000100UL;
1208:../GPIO.h     **** }
1209:../GPIO.h     **** 
1210:../GPIO.h     **** __STATIC_INLINE uint32_t P2_8_read(void){
1211:../GPIO.h     ****     return(PORT2->IN & 0x00000100UL);
1212:../GPIO.h     **** }
1213:../GPIO.h     **** 
1214:../GPIO.h     **** __STATIC_INLINE void P2_9_set_mode(uint8_t mode){
1215:../GPIO.h     ****     PORT2->IOCR8 &= ~0x0000f800UL;
1216:../GPIO.h     ****     PORT2->IOCR8 |= mode << 8;
1217:../GPIO.h     **** }
1218:../GPIO.h     **** 
1219:../GPIO.h     **** __STATIC_INLINE void P2_9_set_driver_strength(uint8_t strength){
1220:../GPIO.h     ****     PORT2->PDR1 &= ~0x00000070UL;
1221:../GPIO.h     ****     PORT2->PDR1 |= strength << 4;
1222:../GPIO.h     **** }
1223:../GPIO.h     **** 
1224:../GPIO.h     **** __STATIC_INLINE void P2_9_set_hwsel(uint32_t config){
1225:../GPIO.h     ****     PORT2->HWSEL &= ~0x000c0000UL;
1226:../GPIO.h     ****     PORT2->HWSEL |= config << 18;
1227:../GPIO.h     **** }
1228:../GPIO.h     **** 
1229:../GPIO.h     **** __STATIC_INLINE void P2_9_set(void){
1230:../GPIO.h     ****     PORT2->OMR = 0x00000200UL;
1231:../GPIO.h     **** }
1232:../GPIO.h     **** 
1233:../GPIO.h     **** __STATIC_INLINE void P2_9_reset(void){
1234:../GPIO.h     ****     PORT2->OMR = 0x02000000UL;
1235:../GPIO.h     **** }
1236:../GPIO.h     **** 
1237:../GPIO.h     **** __STATIC_INLINE void P2_9_toggle(void){
1238:../GPIO.h     ****     PORT2->OMR = 0x02000200UL;
1239:../GPIO.h     **** }
1240:../GPIO.h     **** 
1241:../GPIO.h     **** __STATIC_INLINE uint32_t P2_9_read(void){
1242:../GPIO.h     ****     return(PORT2->IN & 0x00000200UL);
1243:../GPIO.h     **** }
1244:../GPIO.h     **** 
1245:../GPIO.h     **** __STATIC_INLINE void P2_10_set_mode(uint8_t mode){
1246:../GPIO.h     ****     PORT2->IOCR8 &= ~0x00f80000UL;
1247:../GPIO.h     ****     PORT2->IOCR8 |= mode << 16;
1248:../GPIO.h     **** }
1249:../GPIO.h     **** 
1250:../GPIO.h     **** __STATIC_INLINE void P2_10_set_driver_strength(uint8_t strength){
1251:../GPIO.h     ****     PORT2->PDR1 &= ~0x00000700UL;
1252:../GPIO.h     ****     PORT2->PDR1 |= strength << 8;
1253:../GPIO.h     **** }
1254:../GPIO.h     **** 
1255:../GPIO.h     **** __STATIC_INLINE void P2_10_set_hwsel(uint32_t config){
1256:../GPIO.h     ****     PORT2->HWSEL &= ~0x00300000UL;
1257:../GPIO.h     ****     PORT2->HWSEL |= config << 20;
1258:../GPIO.h     **** }
1259:../GPIO.h     **** 
1260:../GPIO.h     **** __STATIC_INLINE void P2_10_set(void){
1261:../GPIO.h     ****     PORT2->OMR = 0x00000400UL;
1262:../GPIO.h     **** }
1263:../GPIO.h     **** 
1264:../GPIO.h     **** __STATIC_INLINE void P2_10_reset(void){
1265:../GPIO.h     ****     PORT2->OMR = 0x04000000UL;
1266:../GPIO.h     **** }
1267:../GPIO.h     **** 
1268:../GPIO.h     **** __STATIC_INLINE void P2_10_toggle(void){
1269:../GPIO.h     ****     PORT2->OMR = 0x04000400UL;
1270:../GPIO.h     **** }
1271:../GPIO.h     **** 
1272:../GPIO.h     **** __STATIC_INLINE uint32_t P2_10_read(void){
1273:../GPIO.h     ****     return(PORT2->IN & 0x00000400UL);
1274:../GPIO.h     **** }
1275:../GPIO.h     **** 
1276:../GPIO.h     **** __STATIC_INLINE void P2_14_set_mode(uint8_t mode){
1277:../GPIO.h     ****     PORT2->IOCR12 &= ~0x00f80000UL;
1278:../GPIO.h     ****     PORT2->IOCR12 |= mode << 16;
1279:../GPIO.h     **** }
1280:../GPIO.h     **** 
1281:../GPIO.h     **** __STATIC_INLINE void P2_14_set_driver_strength(uint8_t strength){
1282:../GPIO.h     ****     PORT2->PDR1 &= ~0x07000000UL;
1283:../GPIO.h     ****     PORT2->PDR1 |= strength << 24;
1284:../GPIO.h     **** }
1285:../GPIO.h     **** 
1286:../GPIO.h     **** __STATIC_INLINE void P2_14_set_hwsel(uint32_t config){
1287:../GPIO.h     ****     PORT2->HWSEL &= ~0x30000000UL;
1288:../GPIO.h     ****     PORT2->HWSEL |= config << 28;
1289:../GPIO.h     **** }
1290:../GPIO.h     **** 
1291:../GPIO.h     **** __STATIC_INLINE void P2_14_set(void){
1292:../GPIO.h     ****     PORT2->OMR = 0x00004000UL;
1293:../GPIO.h     **** }
1294:../GPIO.h     **** 
1295:../GPIO.h     **** __STATIC_INLINE void P2_14_reset(void){
1296:../GPIO.h     ****     PORT2->OMR = 0x40000000UL;
1297:../GPIO.h     **** }
1298:../GPIO.h     **** 
1299:../GPIO.h     **** __STATIC_INLINE void P2_14_toggle(void){
1300:../GPIO.h     ****     PORT2->OMR = 0x40004000UL;
1301:../GPIO.h     **** }
1302:../GPIO.h     **** 
1303:../GPIO.h     **** __STATIC_INLINE uint32_t P2_14_read(void){
1304:../GPIO.h     ****     return(PORT2->IN & 0x00004000UL);
1305:../GPIO.h     **** }
1306:../GPIO.h     **** 
1307:../GPIO.h     **** __STATIC_INLINE void P2_15_set_mode(uint8_t mode){
1308:../GPIO.h     ****     PORT2->IOCR12 &= ~0xf8000000UL;
1309:../GPIO.h     ****     PORT2->IOCR12 |= mode << 24;
1310:../GPIO.h     **** }
1311:../GPIO.h     **** 
1312:../GPIO.h     **** __STATIC_INLINE void P2_15_set_driver_strength(uint8_t strength){
1313:../GPIO.h     ****     PORT2->PDR1 &= ~0x70000000UL;
1314:../GPIO.h     ****     PORT2->PDR1 |= strength << 28;
1315:../GPIO.h     **** }
1316:../GPIO.h     **** 
1317:../GPIO.h     **** __STATIC_INLINE void P2_15_set_hwsel(uint32_t config){
1318:../GPIO.h     ****     PORT2->HWSEL &= ~0xc0000000UL;
1319:../GPIO.h     ****     PORT2->HWSEL |= config << 30;
1320:../GPIO.h     **** }
1321:../GPIO.h     **** 
1322:../GPIO.h     **** __STATIC_INLINE void P2_15_set(void){
1323:../GPIO.h     ****     PORT2->OMR = 0x00008000UL;
1324:../GPIO.h     **** }
1325:../GPIO.h     **** 
1326:../GPIO.h     **** __STATIC_INLINE void P2_15_reset(void){
1327:../GPIO.h     ****     PORT2->OMR = 0x80000000UL;
1328:../GPIO.h     **** }
1329:../GPIO.h     **** 
1330:../GPIO.h     **** __STATIC_INLINE void P2_15_toggle(void){
1331:../GPIO.h     ****     PORT2->OMR = 0x80008000UL;
1332:../GPIO.h     **** }
1333:../GPIO.h     **** 
1334:../GPIO.h     **** __STATIC_INLINE uint32_t P2_15_read(void){
1335:../GPIO.h     ****     return(PORT2->IN & 0x00008000UL);
1336:../GPIO.h     **** }
1337:../GPIO.h     **** 
1338:../GPIO.h     **** __STATIC_INLINE void P3_0_set_mode(uint8_t mode){
1339:../GPIO.h     ****     PORT3->IOCR0 &= ~0x000000f8UL;
1340:../GPIO.h     ****     PORT3->IOCR0 |= mode << 0;
1341:../GPIO.h     **** }
1342:../GPIO.h     **** 
1343:../GPIO.h     **** __STATIC_INLINE void P3_0_set_driver_strength(uint8_t strength){
1344:../GPIO.h     ****     PORT3->PDR0 &= ~0x00000007UL;
1345:../GPIO.h     ****     PORT3->PDR0 |= strength << 0;
1346:../GPIO.h     **** }
1347:../GPIO.h     **** 
1348:../GPIO.h     **** __STATIC_INLINE void P3_0_set_hwsel(uint32_t config){
1349:../GPIO.h     ****     PORT3->HWSEL &= ~0x00000003UL;
1350:../GPIO.h     ****     PORT3->HWSEL |= config << 0;
1351:../GPIO.h     **** }
1352:../GPIO.h     **** 
1353:../GPIO.h     **** __STATIC_INLINE void P3_0_set(void){
1354:../GPIO.h     ****     PORT3->OMR = 0x00000001UL;
1355:../GPIO.h     **** }
1356:../GPIO.h     **** 
1357:../GPIO.h     **** __STATIC_INLINE void P3_0_reset(void){
1358:../GPIO.h     ****     PORT3->OMR = 0x00010000UL;
1359:../GPIO.h     **** }
1360:../GPIO.h     **** 
1361:../GPIO.h     **** __STATIC_INLINE void P3_0_toggle(void){
1362:../GPIO.h     ****     PORT3->OMR = 0x00010001UL;
1363:../GPIO.h     **** }
1364:../GPIO.h     **** 
1365:../GPIO.h     **** __STATIC_INLINE uint32_t P3_0_read(void){
1366:../GPIO.h     ****     return(PORT3->IN & 0x00000001UL);
1367:../GPIO.h     **** }
1368:../GPIO.h     **** 
1369:../GPIO.h     **** __STATIC_INLINE void P3_1_set_mode(uint8_t mode){
 827              	 .loc 2 1369 0
 828              	 .cfi_startproc
 829              	 
 830              	 
 831              	 
 832 0000 80B4     	 push {r7}
 833              	.LCFI79:
 834              	 .cfi_def_cfa_offset 4
 835              	 .cfi_offset 7,-4
 836 0002 83B0     	 sub sp,sp,#12
 837              	.LCFI80:
 838              	 .cfi_def_cfa_offset 16
 839 0004 00AF     	 add r7,sp,#0
 840              	.LCFI81:
 841              	 .cfi_def_cfa_register 7
 842 0006 0346     	 mov r3,r0
 843 0008 FB71     	 strb r3,[r7,#7]
1370:../GPIO.h     ****     PORT3->IOCR0 &= ~0x0000f800UL;
 844              	 .loc 2 1370 0
 845 000a 094A     	 ldr r2,.L49
 846 000c 084B     	 ldr r3,.L49
 847 000e 1B69     	 ldr r3,[r3,#16]
 848 0010 23F47843 	 bic r3,r3,#63488
 849 0014 1361     	 str r3,[r2,#16]
1371:../GPIO.h     ****     PORT3->IOCR0 |= mode << 8;
 850              	 .loc 2 1371 0
 851 0016 0649     	 ldr r1,.L49
 852 0018 054B     	 ldr r3,.L49
 853 001a 1B69     	 ldr r3,[r3,#16]
 854 001c FA79     	 ldrb r2,[r7,#7]
 855 001e 1202     	 lsls r2,r2,#8
 856 0020 1343     	 orrs r3,r3,r2
 857 0022 0B61     	 str r3,[r1,#16]
1372:../GPIO.h     **** }
 858              	 .loc 2 1372 0
 859 0024 0C37     	 adds r7,r7,#12
 860              	.LCFI82:
 861              	 .cfi_def_cfa_offset 4
 862 0026 BD46     	 mov sp,r7
 863              	.LCFI83:
 864              	 .cfi_def_cfa_register 13
 865              	 
 866 0028 5DF8047B 	 ldr r7,[sp],#4
 867              	.LCFI84:
 868              	 .cfi_restore 7
 869              	 .cfi_def_cfa_offset 0
 870 002c 7047     	 bx lr
 871              	.L50:
 872 002e 00BF     	 .align 2
 873              	.L49:
 874 0030 00830248 	 .word 1208124160
 875              	 .cfi_endproc
 876              	.LFE434:
 878              	 .section .text.P3_1_set_driver_strength,"ax",%progbits
 879              	 .align 2
 880              	 .thumb
 881              	 .thumb_func
 883              	P3_1_set_driver_strength:
 884              	.LFB435:
1373:../GPIO.h     **** 
1374:../GPIO.h     **** __STATIC_INLINE void P3_1_set_driver_strength(uint8_t strength){
 885              	 .loc 2 1374 0
 886              	 .cfi_startproc
 887              	 
 888              	 
 889              	 
 890 0000 80B4     	 push {r7}
 891              	.LCFI85:
 892              	 .cfi_def_cfa_offset 4
 893              	 .cfi_offset 7,-4
 894 0002 83B0     	 sub sp,sp,#12
 895              	.LCFI86:
 896              	 .cfi_def_cfa_offset 16
 897 0004 00AF     	 add r7,sp,#0
 898              	.LCFI87:
 899              	 .cfi_def_cfa_register 7
 900 0006 0346     	 mov r3,r0
 901 0008 FB71     	 strb r3,[r7,#7]
1375:../GPIO.h     ****     PORT3->PDR0 &= ~0x00000070UL;
 902              	 .loc 2 1375 0
 903 000a 094A     	 ldr r2,.L52
 904 000c 084B     	 ldr r3,.L52
 905 000e 1B6C     	 ldr r3,[r3,#64]
 906 0010 23F07003 	 bic r3,r3,#112
 907 0014 1364     	 str r3,[r2,#64]
1376:../GPIO.h     ****     PORT3->PDR0 |= strength << 4;
 908              	 .loc 2 1376 0
 909 0016 0649     	 ldr r1,.L52
 910 0018 054B     	 ldr r3,.L52
 911 001a 1B6C     	 ldr r3,[r3,#64]
 912 001c FA79     	 ldrb r2,[r7,#7]
 913 001e 1201     	 lsls r2,r2,#4
 914 0020 1343     	 orrs r3,r3,r2
 915 0022 0B64     	 str r3,[r1,#64]
1377:../GPIO.h     **** }
 916              	 .loc 2 1377 0
 917 0024 0C37     	 adds r7,r7,#12
 918              	.LCFI88:
 919              	 .cfi_def_cfa_offset 4
 920 0026 BD46     	 mov sp,r7
 921              	.LCFI89:
 922              	 .cfi_def_cfa_register 13
 923              	 
 924 0028 5DF8047B 	 ldr r7,[sp],#4
 925              	.LCFI90:
 926              	 .cfi_restore 7
 927              	 .cfi_def_cfa_offset 0
 928 002c 7047     	 bx lr
 929              	.L53:
 930 002e 00BF     	 .align 2
 931              	.L52:
 932 0030 00830248 	 .word 1208124160
 933              	 .cfi_endproc
 934              	.LFE435:
 936              	 .section .text.P3_1_read,"ax",%progbits
 937              	 .align 2
 938              	 .thumb
 939              	 .thumb_func
 941              	P3_1_read:
 942              	.LFB440:
1378:../GPIO.h     **** 
1379:../GPIO.h     **** __STATIC_INLINE void P3_1_set_hwsel(uint32_t config){
1380:../GPIO.h     ****     PORT3->HWSEL &= ~0x0000000cUL;
1381:../GPIO.h     ****     PORT3->HWSEL |= config << 2;
1382:../GPIO.h     **** }
1383:../GPIO.h     **** 
1384:../GPIO.h     **** __STATIC_INLINE void P3_1_set(void){
1385:../GPIO.h     ****     PORT3->OMR = 0x00000002UL;
1386:../GPIO.h     **** }
1387:../GPIO.h     **** 
1388:../GPIO.h     **** __STATIC_INLINE void P3_1_reset(void){
1389:../GPIO.h     ****     PORT3->OMR = 0x00020000UL;
1390:../GPIO.h     **** }
1391:../GPIO.h     **** 
1392:../GPIO.h     **** __STATIC_INLINE void P3_1_toggle(void){
1393:../GPIO.h     ****     PORT3->OMR = 0x00020002UL;
1394:../GPIO.h     **** }
1395:../GPIO.h     **** 
1396:../GPIO.h     **** __STATIC_INLINE uint32_t P3_1_read(void){
 943              	 .loc 2 1396 0
 944              	 .cfi_startproc
 945              	 
 946              	 
 947              	 
 948 0000 80B4     	 push {r7}
 949              	.LCFI91:
 950              	 .cfi_def_cfa_offset 4
 951              	 .cfi_offset 7,-4
 952 0002 00AF     	 add r7,sp,#0
 953              	.LCFI92:
 954              	 .cfi_def_cfa_register 7
1397:../GPIO.h     ****     return(PORT3->IN & 0x00000002UL);
 955              	 .loc 2 1397 0
 956 0004 044B     	 ldr r3,.L56
 957 0006 5B6A     	 ldr r3,[r3,#36]
 958 0008 03F00203 	 and r3,r3,#2
1398:../GPIO.h     **** }
 959              	 .loc 2 1398 0
 960 000c 1846     	 mov r0,r3
 961 000e BD46     	 mov sp,r7
 962              	.LCFI93:
 963              	 .cfi_def_cfa_register 13
 964              	 
 965 0010 5DF8047B 	 ldr r7,[sp],#4
 966              	.LCFI94:
 967              	 .cfi_restore 7
 968              	 .cfi_def_cfa_offset 0
 969 0014 7047     	 bx lr
 970              	.L57:
 971 0016 00BF     	 .align 2
 972              	.L56:
 973 0018 00830248 	 .word 1208124160
 974              	 .cfi_endproc
 975              	.LFE440:
 977              	 .section .text.P3_2_set_mode,"ax",%progbits
 978              	 .align 2
 979              	 .thumb
 980              	 .thumb_func
 982              	P3_2_set_mode:
 983              	.LFB441:
1399:../GPIO.h     **** 
1400:../GPIO.h     **** __STATIC_INLINE void P3_2_set_mode(uint8_t mode){
 984              	 .loc 2 1400 0
 985              	 .cfi_startproc
 986              	 
 987              	 
 988              	 
 989 0000 80B4     	 push {r7}
 990              	.LCFI95:
 991              	 .cfi_def_cfa_offset 4
 992              	 .cfi_offset 7,-4
 993 0002 83B0     	 sub sp,sp,#12
 994              	.LCFI96:
 995              	 .cfi_def_cfa_offset 16
 996 0004 00AF     	 add r7,sp,#0
 997              	.LCFI97:
 998              	 .cfi_def_cfa_register 7
 999 0006 0346     	 mov r3,r0
 1000 0008 FB71     	 strb r3,[r7,#7]
1401:../GPIO.h     ****     PORT3->IOCR0 &= ~0x00f80000UL;
 1001              	 .loc 2 1401 0
 1002 000a 094A     	 ldr r2,.L59
 1003 000c 084B     	 ldr r3,.L59
 1004 000e 1B69     	 ldr r3,[r3,#16]
 1005 0010 23F47803 	 bic r3,r3,#16252928
 1006 0014 1361     	 str r3,[r2,#16]
1402:../GPIO.h     ****     PORT3->IOCR0 |= mode << 16;
 1007              	 .loc 2 1402 0
 1008 0016 0649     	 ldr r1,.L59
 1009 0018 054B     	 ldr r3,.L59
 1010 001a 1B69     	 ldr r3,[r3,#16]
 1011 001c FA79     	 ldrb r2,[r7,#7]
 1012 001e 1204     	 lsls r2,r2,#16
 1013 0020 1343     	 orrs r3,r3,r2
 1014 0022 0B61     	 str r3,[r1,#16]
1403:../GPIO.h     **** }
 1015              	 .loc 2 1403 0
 1016 0024 0C37     	 adds r7,r7,#12
 1017              	.LCFI98:
 1018              	 .cfi_def_cfa_offset 4
 1019 0026 BD46     	 mov sp,r7
 1020              	.LCFI99:
 1021              	 .cfi_def_cfa_register 13
 1022              	 
 1023 0028 5DF8047B 	 ldr r7,[sp],#4
 1024              	.LCFI100:
 1025              	 .cfi_restore 7
 1026              	 .cfi_def_cfa_offset 0
 1027 002c 7047     	 bx lr
 1028              	.L60:
 1029 002e 00BF     	 .align 2
 1030              	.L59:
 1031 0030 00830248 	 .word 1208124160
 1032              	 .cfi_endproc
 1033              	.LFE441:
 1035              	 .section .text.P3_2_set_driver_strength,"ax",%progbits
 1036              	 .align 2
 1037              	 .thumb
 1038              	 .thumb_func
 1040              	P3_2_set_driver_strength:
 1041              	.LFB442:
1404:../GPIO.h     **** 
1405:../GPIO.h     **** __STATIC_INLINE void P3_2_set_driver_strength(uint8_t strength){
 1042              	 .loc 2 1405 0
 1043              	 .cfi_startproc
 1044              	 
 1045              	 
 1046              	 
 1047 0000 80B4     	 push {r7}
 1048              	.LCFI101:
 1049              	 .cfi_def_cfa_offset 4
 1050              	 .cfi_offset 7,-4
 1051 0002 83B0     	 sub sp,sp,#12
 1052              	.LCFI102:
 1053              	 .cfi_def_cfa_offset 16
 1054 0004 00AF     	 add r7,sp,#0
 1055              	.LCFI103:
 1056              	 .cfi_def_cfa_register 7
 1057 0006 0346     	 mov r3,r0
 1058 0008 FB71     	 strb r3,[r7,#7]
1406:../GPIO.h     ****     PORT3->PDR0 &= ~0x00000700UL;
 1059              	 .loc 2 1406 0
 1060 000a 094A     	 ldr r2,.L62
 1061 000c 084B     	 ldr r3,.L62
 1062 000e 1B6C     	 ldr r3,[r3,#64]
 1063 0010 23F4E063 	 bic r3,r3,#1792
 1064 0014 1364     	 str r3,[r2,#64]
1407:../GPIO.h     ****     PORT3->PDR0 |= strength << 8;
 1065              	 .loc 2 1407 0
 1066 0016 0649     	 ldr r1,.L62
 1067 0018 054B     	 ldr r3,.L62
 1068 001a 1B6C     	 ldr r3,[r3,#64]
 1069 001c FA79     	 ldrb r2,[r7,#7]
 1070 001e 1202     	 lsls r2,r2,#8
 1071 0020 1343     	 orrs r3,r3,r2
 1072 0022 0B64     	 str r3,[r1,#64]
1408:../GPIO.h     **** }
 1073              	 .loc 2 1408 0
 1074 0024 0C37     	 adds r7,r7,#12
 1075              	.LCFI104:
 1076              	 .cfi_def_cfa_offset 4
 1077 0026 BD46     	 mov sp,r7
 1078              	.LCFI105:
 1079              	 .cfi_def_cfa_register 13
 1080              	 
 1081 0028 5DF8047B 	 ldr r7,[sp],#4
 1082              	.LCFI106:
 1083              	 .cfi_restore 7
 1084              	 .cfi_def_cfa_offset 0
 1085 002c 7047     	 bx lr
 1086              	.L63:
 1087 002e 00BF     	 .align 2
 1088              	.L62:
 1089 0030 00830248 	 .word 1208124160
 1090              	 .cfi_endproc
 1091              	.LFE442:
 1093              	 .section .text.P3_2_read,"ax",%progbits
 1094              	 .align 2
 1095              	 .thumb
 1096              	 .thumb_func
 1098              	P3_2_read:
 1099              	.LFB447:
1409:../GPIO.h     **** 
1410:../GPIO.h     **** __STATIC_INLINE void P3_2_set_hwsel(uint32_t config){
1411:../GPIO.h     ****     PORT3->HWSEL &= ~0x00000030UL;
1412:../GPIO.h     ****     PORT3->HWSEL |= config << 4;
1413:../GPIO.h     **** }
1414:../GPIO.h     **** 
1415:../GPIO.h     **** __STATIC_INLINE void P3_2_set(void){
1416:../GPIO.h     ****     PORT3->OMR = 0x00000004UL;
1417:../GPIO.h     **** }
1418:../GPIO.h     **** 
1419:../GPIO.h     **** __STATIC_INLINE void P3_2_reset(void){
1420:../GPIO.h     ****     PORT3->OMR = 0x00040000UL;
1421:../GPIO.h     **** }
1422:../GPIO.h     **** 
1423:../GPIO.h     **** __STATIC_INLINE void P3_2_toggle(void){
1424:../GPIO.h     ****     PORT3->OMR = 0x00040004UL;
1425:../GPIO.h     **** }
1426:../GPIO.h     **** 
1427:../GPIO.h     **** __STATIC_INLINE uint32_t P3_2_read(void){
 1100              	 .loc 2 1427 0
 1101              	 .cfi_startproc
 1102              	 
 1103              	 
 1104              	 
 1105 0000 80B4     	 push {r7}
 1106              	.LCFI107:
 1107              	 .cfi_def_cfa_offset 4
 1108              	 .cfi_offset 7,-4
 1109 0002 00AF     	 add r7,sp,#0
 1110              	.LCFI108:
 1111              	 .cfi_def_cfa_register 7
1428:../GPIO.h     ****     return(PORT3->IN & 0x00000004UL);
 1112              	 .loc 2 1428 0
 1113 0004 044B     	 ldr r3,.L66
 1114 0006 5B6A     	 ldr r3,[r3,#36]
 1115 0008 03F00403 	 and r3,r3,#4
1429:../GPIO.h     **** }
 1116              	 .loc 2 1429 0
 1117 000c 1846     	 mov r0,r3
 1118 000e BD46     	 mov sp,r7
 1119              	.LCFI109:
 1120              	 .cfi_def_cfa_register 13
 1121              	 
 1122 0010 5DF8047B 	 ldr r7,[sp],#4
 1123              	.LCFI110:
 1124              	 .cfi_restore 7
 1125              	 .cfi_def_cfa_offset 0
 1126 0014 7047     	 bx lr
 1127              	.L67:
 1128 0016 00BF     	 .align 2
 1129              	.L66:
 1130 0018 00830248 	 .word 1208124160
 1131              	 .cfi_endproc
 1132              	.LFE447:
 1134              	 .section .text.P14_15_set_mode,"ax",%progbits
 1135              	 .align 2
 1136              	 .thumb
 1137              	 .thumb_func
 1139              	P14_15_set_mode:
 1140              	.LFB570:
1430:../GPIO.h     **** 
1431:../GPIO.h     **** __STATIC_INLINE void P3_3_set_mode(uint8_t mode){
1432:../GPIO.h     ****     PORT3->IOCR0 &= ~0xf8000000UL;
1433:../GPIO.h     ****     PORT3->IOCR0 |= mode << 24;
1434:../GPIO.h     **** }
1435:../GPIO.h     **** 
1436:../GPIO.h     **** __STATIC_INLINE void P3_3_set_driver_strength(uint8_t strength){
1437:../GPIO.h     ****     PORT3->PDR0 &= ~0x00007000UL;
1438:../GPIO.h     ****     PORT3->PDR0 |= strength << 12;
1439:../GPIO.h     **** }
1440:../GPIO.h     **** 
1441:../GPIO.h     **** __STATIC_INLINE void P3_3_set_hwsel(uint32_t config){
1442:../GPIO.h     ****     PORT3->HWSEL &= ~0x000000c0UL;
1443:../GPIO.h     ****     PORT3->HWSEL |= config << 6;
1444:../GPIO.h     **** }
1445:../GPIO.h     **** 
1446:../GPIO.h     **** __STATIC_INLINE void P3_3_set(void){
1447:../GPIO.h     ****     PORT3->OMR = 0x00000008UL;
1448:../GPIO.h     **** }
1449:../GPIO.h     **** 
1450:../GPIO.h     **** __STATIC_INLINE void P3_3_reset(void){
1451:../GPIO.h     ****     PORT3->OMR = 0x00080000UL;
1452:../GPIO.h     **** }
1453:../GPIO.h     **** 
1454:../GPIO.h     **** __STATIC_INLINE void P3_3_toggle(void){
1455:../GPIO.h     ****     PORT3->OMR = 0x00080008UL;
1456:../GPIO.h     **** }
1457:../GPIO.h     **** 
1458:../GPIO.h     **** __STATIC_INLINE uint32_t P3_3_read(void){
1459:../GPIO.h     ****     return(PORT3->IN & 0x00000008UL);
1460:../GPIO.h     **** }
1461:../GPIO.h     **** 
1462:../GPIO.h     **** __STATIC_INLINE void P3_4_set_mode(uint8_t mode){
1463:../GPIO.h     ****     PORT3->IOCR4 &= ~0x000000f8UL;
1464:../GPIO.h     ****     PORT3->IOCR4 |= mode << 0;
1465:../GPIO.h     **** }
1466:../GPIO.h     **** 
1467:../GPIO.h     **** __STATIC_INLINE void P3_4_set_driver_strength(uint8_t strength){
1468:../GPIO.h     ****     PORT3->PDR0 &= ~0x00070000UL;
1469:../GPIO.h     ****     PORT3->PDR0 |= strength << 16;
1470:../GPIO.h     **** }
1471:../GPIO.h     **** 
1472:../GPIO.h     **** __STATIC_INLINE void P3_4_set_hwsel(uint32_t config){
1473:../GPIO.h     ****     PORT3->HWSEL &= ~0x00000300UL;
1474:../GPIO.h     ****     PORT3->HWSEL |= config << 8;
1475:../GPIO.h     **** }
1476:../GPIO.h     **** 
1477:../GPIO.h     **** __STATIC_INLINE void P3_4_set(void){
1478:../GPIO.h     ****     PORT3->OMR = 0x00000010UL;
1479:../GPIO.h     **** }
1480:../GPIO.h     **** 
1481:../GPIO.h     **** __STATIC_INLINE void P3_4_reset(void){
1482:../GPIO.h     ****     PORT3->OMR = 0x00100000UL;
1483:../GPIO.h     **** }
1484:../GPIO.h     **** 
1485:../GPIO.h     **** __STATIC_INLINE void P3_4_toggle(void){
1486:../GPIO.h     ****     PORT3->OMR = 0x00100010UL;
1487:../GPIO.h     **** }
1488:../GPIO.h     **** 
1489:../GPIO.h     **** __STATIC_INLINE uint32_t P3_4_read(void){
1490:../GPIO.h     ****     return(PORT3->IN & 0x00000010UL);
1491:../GPIO.h     **** }
1492:../GPIO.h     **** 
1493:../GPIO.h     **** __STATIC_INLINE void P3_5_set_mode(uint8_t mode){
1494:../GPIO.h     ****     PORT3->IOCR4 &= ~0x0000f800UL;
1495:../GPIO.h     ****     PORT3->IOCR4 |= mode << 8;
1496:../GPIO.h     **** }
1497:../GPIO.h     **** 
1498:../GPIO.h     **** __STATIC_INLINE void P3_5_set_driver_strength(uint8_t strength){
1499:../GPIO.h     ****     PORT3->PDR0 &= ~0x00700000UL;
1500:../GPIO.h     ****     PORT3->PDR0 |= strength << 20;
1501:../GPIO.h     **** }
1502:../GPIO.h     **** 
1503:../GPIO.h     **** __STATIC_INLINE void P3_5_set_hwsel(uint32_t config){
1504:../GPIO.h     ****     PORT3->HWSEL &= ~0x00000c00UL;
1505:../GPIO.h     ****     PORT3->HWSEL |= config << 10;
1506:../GPIO.h     **** }
1507:../GPIO.h     **** 
1508:../GPIO.h     **** __STATIC_INLINE void P3_5_set(void){
1509:../GPIO.h     ****     PORT3->OMR = 0x00000020UL;
1510:../GPIO.h     **** }
1511:../GPIO.h     **** 
1512:../GPIO.h     **** __STATIC_INLINE void P3_5_reset(void){
1513:../GPIO.h     ****     PORT3->OMR = 0x00200000UL;
1514:../GPIO.h     **** }
1515:../GPIO.h     **** 
1516:../GPIO.h     **** __STATIC_INLINE void P3_5_toggle(void){
1517:../GPIO.h     ****     PORT3->OMR = 0x00200020UL;
1518:../GPIO.h     **** }
1519:../GPIO.h     **** 
1520:../GPIO.h     **** __STATIC_INLINE uint32_t P3_5_read(void){
1521:../GPIO.h     ****     return(PORT3->IN & 0x00000020UL);
1522:../GPIO.h     **** }
1523:../GPIO.h     **** 
1524:../GPIO.h     **** __STATIC_INLINE void P3_6_set_mode(uint8_t mode){
1525:../GPIO.h     ****     PORT3->IOCR4 &= ~0x00f80000UL;
1526:../GPIO.h     ****     PORT3->IOCR4 |= mode << 16;
1527:../GPIO.h     **** }
1528:../GPIO.h     **** 
1529:../GPIO.h     **** __STATIC_INLINE void P3_6_set_driver_strength(uint8_t strength){
1530:../GPIO.h     ****     PORT3->PDR0 &= ~0x07000000UL;
1531:../GPIO.h     ****     PORT3->PDR0 |= strength << 24;
1532:../GPIO.h     **** }
1533:../GPIO.h     **** 
1534:../GPIO.h     **** __STATIC_INLINE void P3_6_set_hwsel(uint32_t config){
1535:../GPIO.h     ****     PORT3->HWSEL &= ~0x00003000UL;
1536:../GPIO.h     ****     PORT3->HWSEL |= config << 12;
1537:../GPIO.h     **** }
1538:../GPIO.h     **** 
1539:../GPIO.h     **** __STATIC_INLINE void P3_6_set(void){
1540:../GPIO.h     ****     PORT3->OMR = 0x00000040UL;
1541:../GPIO.h     **** }
1542:../GPIO.h     **** 
1543:../GPIO.h     **** __STATIC_INLINE void P3_6_reset(void){
1544:../GPIO.h     ****     PORT3->OMR = 0x00400000UL;
1545:../GPIO.h     **** }
1546:../GPIO.h     **** 
1547:../GPIO.h     **** __STATIC_INLINE void P3_6_toggle(void){
1548:../GPIO.h     ****     PORT3->OMR = 0x00400040UL;
1549:../GPIO.h     **** }
1550:../GPIO.h     **** 
1551:../GPIO.h     **** __STATIC_INLINE uint32_t P3_6_read(void){
1552:../GPIO.h     ****     return(PORT3->IN & 0x00000040UL);
1553:../GPIO.h     **** }
1554:../GPIO.h     **** 
1555:../GPIO.h     **** __STATIC_INLINE void P4_0_set_mode(uint8_t mode){
1556:../GPIO.h     ****     PORT4->IOCR0 &= ~0x000000f8UL;
1557:../GPIO.h     ****     PORT4->IOCR0 |= mode << 0;
1558:../GPIO.h     **** }
1559:../GPIO.h     **** 
1560:../GPIO.h     **** __STATIC_INLINE void P4_0_set_driver_strength(uint8_t strength){
1561:../GPIO.h     ****     PORT4->PDR0 &= ~0x00000007UL;
1562:../GPIO.h     ****     PORT4->PDR0 |= strength << 0;
1563:../GPIO.h     **** }
1564:../GPIO.h     **** 
1565:../GPIO.h     **** __STATIC_INLINE void P4_0_set_hwsel(uint32_t config){
1566:../GPIO.h     ****     PORT4->HWSEL &= ~0x00000003UL;
1567:../GPIO.h     ****     PORT4->HWSEL |= config << 0;
1568:../GPIO.h     **** }
1569:../GPIO.h     **** 
1570:../GPIO.h     **** __STATIC_INLINE void P4_0_set(void){
1571:../GPIO.h     ****     PORT4->OMR = 0x00000001UL;
1572:../GPIO.h     **** }
1573:../GPIO.h     **** 
1574:../GPIO.h     **** __STATIC_INLINE void P4_0_reset(void){
1575:../GPIO.h     ****     PORT4->OMR = 0x00010000UL;
1576:../GPIO.h     **** }
1577:../GPIO.h     **** 
1578:../GPIO.h     **** __STATIC_INLINE void P4_0_toggle(void){
1579:../GPIO.h     ****     PORT4->OMR = 0x00010001UL;
1580:../GPIO.h     **** }
1581:../GPIO.h     **** 
1582:../GPIO.h     **** __STATIC_INLINE uint32_t P4_0_read(void){
1583:../GPIO.h     ****     return(PORT4->IN & 0x00000001UL);
1584:../GPIO.h     **** }
1585:../GPIO.h     **** 
1586:../GPIO.h     **** __STATIC_INLINE void P4_1_set_mode(uint8_t mode){
1587:../GPIO.h     ****     PORT4->IOCR0 &= ~0x0000f800UL;
1588:../GPIO.h     ****     PORT4->IOCR0 |= mode << 8;
1589:../GPIO.h     **** }
1590:../GPIO.h     **** 
1591:../GPIO.h     **** __STATIC_INLINE void P4_1_set_driver_strength(uint8_t strength){
1592:../GPIO.h     ****     PORT4->PDR0 &= ~0x00000070UL;
1593:../GPIO.h     ****     PORT4->PDR0 |= strength << 4;
1594:../GPIO.h     **** }
1595:../GPIO.h     **** 
1596:../GPIO.h     **** __STATIC_INLINE void P4_1_set_hwsel(uint32_t config){
1597:../GPIO.h     ****     PORT4->HWSEL &= ~0x0000000cUL;
1598:../GPIO.h     ****     PORT4->HWSEL |= config << 2;
1599:../GPIO.h     **** }
1600:../GPIO.h     **** 
1601:../GPIO.h     **** __STATIC_INLINE void P4_1_set(void){
1602:../GPIO.h     ****     PORT4->OMR = 0x00000002UL;
1603:../GPIO.h     **** }
1604:../GPIO.h     **** 
1605:../GPIO.h     **** __STATIC_INLINE void P4_1_reset(void){
1606:../GPIO.h     ****     PORT4->OMR = 0x00020000UL;
1607:../GPIO.h     **** }
1608:../GPIO.h     **** 
1609:../GPIO.h     **** __STATIC_INLINE void P4_1_toggle(void){
1610:../GPIO.h     ****     PORT4->OMR = 0x00020002UL;
1611:../GPIO.h     **** }
1612:../GPIO.h     **** 
1613:../GPIO.h     **** __STATIC_INLINE uint32_t P4_1_read(void){
1614:../GPIO.h     ****     return(PORT4->IN & 0x00000002UL);
1615:../GPIO.h     **** }
1616:../GPIO.h     **** 
1617:../GPIO.h     **** __STATIC_INLINE void P5_0_set_mode(uint8_t mode){
1618:../GPIO.h     ****     PORT5->IOCR0 &= ~0x000000f8UL;
1619:../GPIO.h     ****     PORT5->IOCR0 |= mode << 0;
1620:../GPIO.h     **** }
1621:../GPIO.h     **** 
1622:../GPIO.h     **** __STATIC_INLINE void P5_0_set_driver_strength(uint8_t strength){
1623:../GPIO.h     ****     PORT5->PDR0 &= ~0x00000007UL;
1624:../GPIO.h     ****     PORT5->PDR0 |= strength << 0;
1625:../GPIO.h     **** }
1626:../GPIO.h     **** 
1627:../GPIO.h     **** __STATIC_INLINE void P5_0_set_hwsel(uint32_t config){
1628:../GPIO.h     ****     PORT5->HWSEL &= ~0x00000003UL;
1629:../GPIO.h     ****     PORT5->HWSEL |= config << 0;
1630:../GPIO.h     **** }
1631:../GPIO.h     **** 
1632:../GPIO.h     **** __STATIC_INLINE void P5_0_set(void){
1633:../GPIO.h     ****     PORT5->OMR = 0x00000001UL;
1634:../GPIO.h     **** }
1635:../GPIO.h     **** 
1636:../GPIO.h     **** __STATIC_INLINE void P5_0_reset(void){
1637:../GPIO.h     ****     PORT5->OMR = 0x00010000UL;
1638:../GPIO.h     **** }
1639:../GPIO.h     **** 
1640:../GPIO.h     **** __STATIC_INLINE void P5_0_toggle(void){
1641:../GPIO.h     ****     PORT5->OMR = 0x00010001UL;
1642:../GPIO.h     **** }
1643:../GPIO.h     **** 
1644:../GPIO.h     **** __STATIC_INLINE uint32_t P5_0_read(void){
1645:../GPIO.h     ****     return(PORT5->IN & 0x00000001UL);
1646:../GPIO.h     **** }
1647:../GPIO.h     **** 
1648:../GPIO.h     **** __STATIC_INLINE void P5_1_set_mode(uint8_t mode){
1649:../GPIO.h     ****     PORT5->IOCR0 &= ~0x0000f800UL;
1650:../GPIO.h     ****     PORT5->IOCR0 |= mode << 8;
1651:../GPIO.h     **** }
1652:../GPIO.h     **** 
1653:../GPIO.h     **** __STATIC_INLINE void P5_1_set_driver_strength(uint8_t strength){
1654:../GPIO.h     ****     PORT5->PDR0 &= ~0x00000070UL;
1655:../GPIO.h     ****     PORT5->PDR0 |= strength << 4;
1656:../GPIO.h     **** }
1657:../GPIO.h     **** 
1658:../GPIO.h     **** __STATIC_INLINE void P5_1_set_hwsel(uint32_t config){
1659:../GPIO.h     ****     PORT5->HWSEL &= ~0x0000000cUL;
1660:../GPIO.h     ****     PORT5->HWSEL |= config << 2;
1661:../GPIO.h     **** }
1662:../GPIO.h     **** 
1663:../GPIO.h     **** __STATIC_INLINE void P5_1_set(void){
1664:../GPIO.h     ****     PORT5->OMR = 0x00000002UL;
1665:../GPIO.h     **** }
1666:../GPIO.h     **** 
1667:../GPIO.h     **** __STATIC_INLINE void P5_1_reset(void){
1668:../GPIO.h     ****     PORT5->OMR = 0x00020000UL;
1669:../GPIO.h     **** }
1670:../GPIO.h     **** 
1671:../GPIO.h     **** __STATIC_INLINE void P5_1_toggle(void){
1672:../GPIO.h     ****     PORT5->OMR = 0x00020002UL;
1673:../GPIO.h     **** }
1674:../GPIO.h     **** 
1675:../GPIO.h     **** __STATIC_INLINE uint32_t P5_1_read(void){
1676:../GPIO.h     ****     return(PORT5->IN & 0x00000002UL);
1677:../GPIO.h     **** }
1678:../GPIO.h     **** 
1679:../GPIO.h     **** __STATIC_INLINE void P5_2_set_mode(uint8_t mode){
1680:../GPIO.h     ****     PORT5->IOCR0 &= ~0x00f80000UL;
1681:../GPIO.h     ****     PORT5->IOCR0 |= mode << 16;
1682:../GPIO.h     **** }
1683:../GPIO.h     **** 
1684:../GPIO.h     **** __STATIC_INLINE void P5_2_set_driver_strength(uint8_t strength){
1685:../GPIO.h     ****     PORT5->PDR0 &= ~0x00000700UL;
1686:../GPIO.h     ****     PORT5->PDR0 |= strength << 8;
1687:../GPIO.h     **** }
1688:../GPIO.h     **** 
1689:../GPIO.h     **** __STATIC_INLINE void P5_2_set_hwsel(uint32_t config){
1690:../GPIO.h     ****     PORT5->HWSEL &= ~0x00000030UL;
1691:../GPIO.h     ****     PORT5->HWSEL |= config << 4;
1692:../GPIO.h     **** }
1693:../GPIO.h     **** 
1694:../GPIO.h     **** __STATIC_INLINE void P5_2_set(void){
1695:../GPIO.h     ****     PORT5->OMR = 0x00000004UL;
1696:../GPIO.h     **** }
1697:../GPIO.h     **** 
1698:../GPIO.h     **** __STATIC_INLINE void P5_2_reset(void){
1699:../GPIO.h     ****     PORT5->OMR = 0x00040000UL;
1700:../GPIO.h     **** }
1701:../GPIO.h     **** 
1702:../GPIO.h     **** __STATIC_INLINE void P5_2_toggle(void){
1703:../GPIO.h     ****     PORT5->OMR = 0x00040004UL;
1704:../GPIO.h     **** }
1705:../GPIO.h     **** 
1706:../GPIO.h     **** __STATIC_INLINE uint32_t P5_2_read(void){
1707:../GPIO.h     ****     return(PORT5->IN & 0x00000004UL);
1708:../GPIO.h     **** }
1709:../GPIO.h     **** 
1710:../GPIO.h     **** __STATIC_INLINE void P5_7_set_mode(uint8_t mode){
1711:../GPIO.h     ****     PORT5->IOCR4 &= ~0xf8000000UL;
1712:../GPIO.h     ****     PORT5->IOCR4 |= mode << 24;
1713:../GPIO.h     **** }
1714:../GPIO.h     **** 
1715:../GPIO.h     **** __STATIC_INLINE void P5_7_set_driver_strength(uint8_t strength){
1716:../GPIO.h     ****     PORT5->PDR0 &= ~0x70000000UL;
1717:../GPIO.h     ****     PORT5->PDR0 |= strength << 28;
1718:../GPIO.h     **** }
1719:../GPIO.h     **** 
1720:../GPIO.h     **** __STATIC_INLINE void P5_7_set_hwsel(uint32_t config){
1721:../GPIO.h     ****     PORT5->HWSEL &= ~0x0000c000UL;
1722:../GPIO.h     ****     PORT5->HWSEL |= config << 14;
1723:../GPIO.h     **** }
1724:../GPIO.h     **** 
1725:../GPIO.h     **** __STATIC_INLINE void P5_7_set(void){
1726:../GPIO.h     ****     PORT5->OMR = 0x00000080UL;
1727:../GPIO.h     **** }
1728:../GPIO.h     **** 
1729:../GPIO.h     **** __STATIC_INLINE void P5_7_reset(void){
1730:../GPIO.h     ****     PORT5->OMR = 0x00800000UL;
1731:../GPIO.h     **** }
1732:../GPIO.h     **** 
1733:../GPIO.h     **** __STATIC_INLINE void P5_7_toggle(void){
1734:../GPIO.h     ****     PORT5->OMR = 0x00800080UL;
1735:../GPIO.h     **** }
1736:../GPIO.h     **** 
1737:../GPIO.h     **** __STATIC_INLINE uint32_t P5_7_read(void){
1738:../GPIO.h     ****     return(PORT5->IN & 0x00000080UL);
1739:../GPIO.h     **** }
1740:../GPIO.h     **** 
1741:../GPIO.h     **** __STATIC_INLINE void P14_0_set_mode(uint8_t mode){
1742:../GPIO.h     ****     PORT14->IOCR0 &= ~0x000000f8UL;
1743:../GPIO.h     ****     PORT14->IOCR0 |= mode << 0;
1744:../GPIO.h     **** }
1745:../GPIO.h     **** 
1746:../GPIO.h     **** __STATIC_INLINE void P14_0_enable_digital(void){
1747:../GPIO.h     ****     PORT14->PDISC &= ~0x00000001UL;
1748:../GPIO.h     **** }
1749:../GPIO.h     **** 
1750:../GPIO.h     **** __STATIC_INLINE void P14_0_disable_digital(void){
1751:../GPIO.h     ****     PORT14->PDISC |= 0x00000001UL;
1752:../GPIO.h     **** }
1753:../GPIO.h     **** 
1754:../GPIO.h     **** __STATIC_INLINE uint32_t P14_0_read(void){
1755:../GPIO.h     ****     return(PORT14->IN & 0x00000001UL);
1756:../GPIO.h     **** }
1757:../GPIO.h     **** 
1758:../GPIO.h     **** __STATIC_INLINE void P14_1_set_mode(uint8_t mode){
1759:../GPIO.h     ****     PORT14->IOCR0 &= ~0x0000f800UL;
1760:../GPIO.h     ****     PORT14->IOCR0 |= mode << 8;
1761:../GPIO.h     **** }
1762:../GPIO.h     **** 
1763:../GPIO.h     **** __STATIC_INLINE void P14_1_enable_digital(void){
1764:../GPIO.h     ****     PORT14->PDISC &= ~0x00000002UL;
1765:../GPIO.h     **** }
1766:../GPIO.h     **** 
1767:../GPIO.h     **** __STATIC_INLINE void P14_1_disable_digital(void){
1768:../GPIO.h     ****     PORT14->PDISC |= 0x00000002UL;
1769:../GPIO.h     **** }
1770:../GPIO.h     **** 
1771:../GPIO.h     **** __STATIC_INLINE uint32_t P14_1_read(void){
1772:../GPIO.h     ****     return(PORT14->IN & 0x00000002UL);
1773:../GPIO.h     **** }
1774:../GPIO.h     **** 
1775:../GPIO.h     **** __STATIC_INLINE void P14_2_set_mode(uint8_t mode){
1776:../GPIO.h     ****     PORT14->IOCR0 &= ~0x00f80000UL;
1777:../GPIO.h     ****     PORT14->IOCR0 |= mode << 16;
1778:../GPIO.h     **** }
1779:../GPIO.h     **** 
1780:../GPIO.h     **** __STATIC_INLINE void P14_2_enable_digital(void){
1781:../GPIO.h     ****     PORT14->PDISC &= ~0x00000004UL;
1782:../GPIO.h     **** }
1783:../GPIO.h     **** 
1784:../GPIO.h     **** __STATIC_INLINE void P14_2_disable_digital(void){
1785:../GPIO.h     ****     PORT14->PDISC |= 0x00000004UL;
1786:../GPIO.h     **** }
1787:../GPIO.h     **** 
1788:../GPIO.h     **** __STATIC_INLINE uint32_t P14_2_read(void){
1789:../GPIO.h     ****     return(PORT14->IN & 0x00000004UL);
1790:../GPIO.h     **** }
1791:../GPIO.h     **** 
1792:../GPIO.h     **** __STATIC_INLINE void P14_3_set_mode(uint8_t mode){
1793:../GPIO.h     ****     PORT14->IOCR0 &= ~0xf8000000UL;
1794:../GPIO.h     ****     PORT14->IOCR0 |= mode << 24;
1795:../GPIO.h     **** }
1796:../GPIO.h     **** 
1797:../GPIO.h     **** __STATIC_INLINE void P14_3_enable_digital(void){
1798:../GPIO.h     ****     PORT14->PDISC &= ~0x00000008UL;
1799:../GPIO.h     **** }
1800:../GPIO.h     **** 
1801:../GPIO.h     **** __STATIC_INLINE void P14_3_disable_digital(void){
1802:../GPIO.h     ****     PORT14->PDISC |= 0x00000008UL;
1803:../GPIO.h     **** }
1804:../GPIO.h     **** 
1805:../GPIO.h     **** __STATIC_INLINE uint32_t P14_3_read(void){
1806:../GPIO.h     ****     return(PORT14->IN & 0x00000008UL);
1807:../GPIO.h     **** }
1808:../GPIO.h     **** 
1809:../GPIO.h     **** __STATIC_INLINE void P14_4_set_mode(uint8_t mode){
1810:../GPIO.h     ****     PORT14->IOCR4 &= ~0x000000f8UL;
1811:../GPIO.h     ****     PORT14->IOCR4 |= mode << 0;
1812:../GPIO.h     **** }
1813:../GPIO.h     **** 
1814:../GPIO.h     **** __STATIC_INLINE void P14_4_enable_digital(void){
1815:../GPIO.h     ****     PORT14->PDISC &= ~0x00000010UL;
1816:../GPIO.h     **** }
1817:../GPIO.h     **** 
1818:../GPIO.h     **** __STATIC_INLINE void P14_4_disable_digital(void){
1819:../GPIO.h     ****     PORT14->PDISC |= 0x00000010UL;
1820:../GPIO.h     **** }
1821:../GPIO.h     **** 
1822:../GPIO.h     **** __STATIC_INLINE uint32_t P14_4_read(void){
1823:../GPIO.h     ****     return(PORT14->IN & 0x00000010UL);
1824:../GPIO.h     **** }
1825:../GPIO.h     **** 
1826:../GPIO.h     **** __STATIC_INLINE void P14_5_set_mode(uint8_t mode){
1827:../GPIO.h     ****     PORT14->IOCR4 &= ~0x0000f800UL;
1828:../GPIO.h     ****     PORT14->IOCR4 |= mode << 8;
1829:../GPIO.h     **** }
1830:../GPIO.h     **** 
1831:../GPIO.h     **** __STATIC_INLINE void P14_5_enable_digital(void){
1832:../GPIO.h     ****     PORT14->PDISC &= ~0x00000020UL;
1833:../GPIO.h     **** }
1834:../GPIO.h     **** 
1835:../GPIO.h     **** __STATIC_INLINE void P14_5_disable_digital(void){
1836:../GPIO.h     ****     PORT14->PDISC |= 0x00000020UL;
1837:../GPIO.h     **** }
1838:../GPIO.h     **** 
1839:../GPIO.h     **** __STATIC_INLINE uint32_t P14_5_read(void){
1840:../GPIO.h     ****     return(PORT14->IN & 0x00000020UL);
1841:../GPIO.h     **** }
1842:../GPIO.h     **** 
1843:../GPIO.h     **** __STATIC_INLINE void P14_6_set_mode(uint8_t mode){
1844:../GPIO.h     ****     PORT14->IOCR4 &= ~0x00f80000UL;
1845:../GPIO.h     ****     PORT14->IOCR4 |= mode << 16;
1846:../GPIO.h     **** }
1847:../GPIO.h     **** 
1848:../GPIO.h     **** __STATIC_INLINE void P14_6_enable_digital(void){
1849:../GPIO.h     ****     PORT14->PDISC &= ~0x00000040UL;
1850:../GPIO.h     **** }
1851:../GPIO.h     **** 
1852:../GPIO.h     **** __STATIC_INLINE void P14_6_disable_digital(void){
1853:../GPIO.h     ****     PORT14->PDISC |= 0x00000040UL;
1854:../GPIO.h     **** }
1855:../GPIO.h     **** 
1856:../GPIO.h     **** __STATIC_INLINE uint32_t P14_6_read(void){
1857:../GPIO.h     ****     return(PORT14->IN & 0x00000040UL);
1858:../GPIO.h     **** }
1859:../GPIO.h     **** 
1860:../GPIO.h     **** __STATIC_INLINE void P14_7_set_mode(uint8_t mode){
1861:../GPIO.h     ****     PORT14->IOCR4 &= ~0xf8000000UL;
1862:../GPIO.h     ****     PORT14->IOCR4 |= mode << 24;
1863:../GPIO.h     **** }
1864:../GPIO.h     **** 
1865:../GPIO.h     **** __STATIC_INLINE void P14_7_enable_digital(void){
1866:../GPIO.h     ****     PORT14->PDISC &= ~0x00000080UL;
1867:../GPIO.h     **** }
1868:../GPIO.h     **** 
1869:../GPIO.h     **** __STATIC_INLINE void P14_7_disable_digital(void){
1870:../GPIO.h     ****     PORT14->PDISC |= 0x00000080UL;
1871:../GPIO.h     **** }
1872:../GPIO.h     **** 
1873:../GPIO.h     **** __STATIC_INLINE uint32_t P14_7_read(void){
1874:../GPIO.h     ****     return(PORT14->IN & 0x00000080UL);
1875:../GPIO.h     **** }
1876:../GPIO.h     **** 
1877:../GPIO.h     **** __STATIC_INLINE void P14_8_set_mode(uint8_t mode){
1878:../GPIO.h     ****     PORT14->IOCR8 &= ~0x000000f8UL;
1879:../GPIO.h     ****     PORT14->IOCR8 |= mode << 0;
1880:../GPIO.h     **** }
1881:../GPIO.h     **** 
1882:../GPIO.h     **** __STATIC_INLINE void P14_8_enable_digital(void){
1883:../GPIO.h     ****     PORT14->PDISC &= ~0x00000100UL;
1884:../GPIO.h     **** }
1885:../GPIO.h     **** 
1886:../GPIO.h     **** __STATIC_INLINE void P14_8_disable_digital(void){
1887:../GPIO.h     ****     PORT14->PDISC |= 0x00000100UL;
1888:../GPIO.h     **** }
1889:../GPIO.h     **** 
1890:../GPIO.h     **** __STATIC_INLINE uint32_t P14_8_read(void){
1891:../GPIO.h     ****     return(PORT14->IN & 0x00000100UL);
1892:../GPIO.h     **** }
1893:../GPIO.h     **** 
1894:../GPIO.h     **** __STATIC_INLINE void P14_9_set_mode(uint8_t mode){
1895:../GPIO.h     ****     PORT14->IOCR8 &= ~0x0000f800UL;
1896:../GPIO.h     ****     PORT14->IOCR8 |= mode << 8;
1897:../GPIO.h     **** }
1898:../GPIO.h     **** 
1899:../GPIO.h     **** __STATIC_INLINE void P14_9_enable_digital(void){
1900:../GPIO.h     ****     PORT14->PDISC &= ~0x00000200UL;
1901:../GPIO.h     **** }
1902:../GPIO.h     **** 
1903:../GPIO.h     **** __STATIC_INLINE void P14_9_disable_digital(void){
1904:../GPIO.h     ****     PORT14->PDISC |= 0x00000200UL;
1905:../GPIO.h     **** }
1906:../GPIO.h     **** 
1907:../GPIO.h     **** __STATIC_INLINE uint32_t P14_9_read(void){
1908:../GPIO.h     ****     return(PORT14->IN & 0x00000200UL);
1909:../GPIO.h     **** }
1910:../GPIO.h     **** 
1911:../GPIO.h     **** __STATIC_INLINE void P14_12_set_mode(uint8_t mode){
1912:../GPIO.h     ****     PORT14->IOCR12 &= ~0x000000f8UL;
1913:../GPIO.h     ****     PORT14->IOCR12 |= mode << 0;
1914:../GPIO.h     **** }
1915:../GPIO.h     **** 
1916:../GPIO.h     **** __STATIC_INLINE void P14_12_enable_digital(void){
1917:../GPIO.h     ****     PORT14->PDISC &= ~0x00001000UL;
1918:../GPIO.h     **** }
1919:../GPIO.h     **** 
1920:../GPIO.h     **** __STATIC_INLINE void P14_12_disable_digital(void){
1921:../GPIO.h     ****     PORT14->PDISC |= 0x00001000UL;
1922:../GPIO.h     **** }
1923:../GPIO.h     **** 
1924:../GPIO.h     **** __STATIC_INLINE uint32_t P14_12_read(void){
1925:../GPIO.h     ****     return(PORT14->IN & 0x00001000UL);
1926:../GPIO.h     **** }
1927:../GPIO.h     **** 
1928:../GPIO.h     **** __STATIC_INLINE void P14_13_set_mode(uint8_t mode){
1929:../GPIO.h     ****     PORT14->IOCR12 &= ~0x0000f800UL;
1930:../GPIO.h     ****     PORT14->IOCR12 |= mode << 8;
1931:../GPIO.h     **** }
1932:../GPIO.h     **** 
1933:../GPIO.h     **** __STATIC_INLINE void P14_13_enable_digital(void){
1934:../GPIO.h     ****     PORT14->PDISC &= ~0x00002000UL;
1935:../GPIO.h     **** }
1936:../GPIO.h     **** 
1937:../GPIO.h     **** __STATIC_INLINE void P14_13_disable_digital(void){
1938:../GPIO.h     ****     PORT14->PDISC |= 0x00002000UL;
1939:../GPIO.h     **** }
1940:../GPIO.h     **** 
1941:../GPIO.h     **** __STATIC_INLINE uint32_t P14_13_read(void){
1942:../GPIO.h     ****     return(PORT14->IN & 0x00002000UL);
1943:../GPIO.h     **** }
1944:../GPIO.h     **** 
1945:../GPIO.h     **** __STATIC_INLINE void P14_14_set_mode(uint8_t mode){
1946:../GPIO.h     ****     PORT14->IOCR12 &= ~0x00f80000UL;
1947:../GPIO.h     ****     PORT14->IOCR12 |= mode << 16;
1948:../GPIO.h     **** }
1949:../GPIO.h     **** 
1950:../GPIO.h     **** __STATIC_INLINE void P14_14_enable_digital(void){
1951:../GPIO.h     ****     PORT14->PDISC &= ~0x00004000UL;
1952:../GPIO.h     **** }
1953:../GPIO.h     **** 
1954:../GPIO.h     **** __STATIC_INLINE void P14_14_disable_digital(void){
1955:../GPIO.h     ****     PORT14->PDISC |= 0x00004000UL;
1956:../GPIO.h     **** }
1957:../GPIO.h     **** 
1958:../GPIO.h     **** __STATIC_INLINE uint32_t P14_14_read(void){
1959:../GPIO.h     ****     return(PORT14->IN & 0x00004000UL);
1960:../GPIO.h     **** }
1961:../GPIO.h     **** 
1962:../GPIO.h     **** __STATIC_INLINE void P14_15_set_mode(uint8_t mode){
 1141              	 .loc 2 1962 0
 1142              	 .cfi_startproc
 1143              	 
 1144              	 
 1145              	 
 1146 0000 80B4     	 push {r7}
 1147              	.LCFI111:
 1148              	 .cfi_def_cfa_offset 4
 1149              	 .cfi_offset 7,-4
 1150 0002 83B0     	 sub sp,sp,#12
 1151              	.LCFI112:
 1152              	 .cfi_def_cfa_offset 16
 1153 0004 00AF     	 add r7,sp,#0
 1154              	.LCFI113:
 1155              	 .cfi_def_cfa_register 7
 1156 0006 0346     	 mov r3,r0
 1157 0008 FB71     	 strb r3,[r7,#7]
1963:../GPIO.h     ****     PORT14->IOCR12 &= ~0xf8000000UL;
 1158              	 .loc 2 1963 0
 1159 000a 094A     	 ldr r2,.L69
 1160 000c 084B     	 ldr r3,.L69
 1161 000e DB69     	 ldr r3,[r3,#28]
 1162 0010 23F07843 	 bic r3,r3,#-134217728
 1163 0014 D361     	 str r3,[r2,#28]
1964:../GPIO.h     ****     PORT14->IOCR12 |= mode << 24;
 1164              	 .loc 2 1964 0
 1165 0016 0649     	 ldr r1,.L69
 1166 0018 054B     	 ldr r3,.L69
 1167 001a DB69     	 ldr r3,[r3,#28]
 1168 001c FA79     	 ldrb r2,[r7,#7]
 1169 001e 1206     	 lsls r2,r2,#24
 1170 0020 1343     	 orrs r3,r3,r2
 1171 0022 CB61     	 str r3,[r1,#28]
1965:../GPIO.h     **** }
 1172              	 .loc 2 1965 0
 1173 0024 0C37     	 adds r7,r7,#12
 1174              	.LCFI114:
 1175              	 .cfi_def_cfa_offset 4
 1176 0026 BD46     	 mov sp,r7
 1177              	.LCFI115:
 1178              	 .cfi_def_cfa_register 13
 1179              	 
 1180 0028 5DF8047B 	 ldr r7,[sp],#4
 1181              	.LCFI116:
 1182              	 .cfi_restore 7
 1183              	 .cfi_def_cfa_offset 0
 1184 002c 7047     	 bx lr
 1185              	.L70:
 1186 002e 00BF     	 .align 2
 1187              	.L69:
 1188 0030 008E0248 	 .word 1208126976
 1189              	 .cfi_endproc
 1190              	.LFE570:
 1192              	 .section .text.P14_15_enable_digital,"ax",%progbits
 1193              	 .align 2
 1194              	 .thumb
 1195              	 .thumb_func
 1197              	P14_15_enable_digital:
 1198              	.LFB571:
1966:../GPIO.h     **** 
1967:../GPIO.h     **** __STATIC_INLINE void P14_15_enable_digital(void){
 1199              	 .loc 2 1967 0
 1200              	 .cfi_startproc
 1201              	 
 1202              	 
 1203              	 
 1204 0000 80B4     	 push {r7}
 1205              	.LCFI117:
 1206              	 .cfi_def_cfa_offset 4
 1207              	 .cfi_offset 7,-4
 1208 0002 00AF     	 add r7,sp,#0
 1209              	.LCFI118:
 1210              	 .cfi_def_cfa_register 7
1968:../GPIO.h     ****     PORT14->PDISC &= ~0x00008000UL;
 1211              	 .loc 2 1968 0
 1212 0004 044A     	 ldr r2,.L72
 1213 0006 044B     	 ldr r3,.L72
 1214 0008 1B6E     	 ldr r3,[r3,#96]
 1215 000a 23F40043 	 bic r3,r3,#32768
 1216 000e 1366     	 str r3,[r2,#96]
1969:../GPIO.h     **** }
 1217              	 .loc 2 1969 0
 1218 0010 BD46     	 mov sp,r7
 1219              	.LCFI119:
 1220              	 .cfi_def_cfa_register 13
 1221              	 
 1222 0012 5DF8047B 	 ldr r7,[sp],#4
 1223              	.LCFI120:
 1224              	 .cfi_restore 7
 1225              	 .cfi_def_cfa_offset 0
 1226 0016 7047     	 bx lr
 1227              	.L73:
 1228              	 .align 2
 1229              	.L72:
 1230 0018 008E0248 	 .word 1208126976
 1231              	 .cfi_endproc
 1232              	.LFE571:
 1234              	 .section .text.P15_2_set_mode,"ax",%progbits
 1235              	 .align 2
 1236              	 .thumb
 1237              	 .thumb_func
 1239              	P15_2_set_mode:
 1240              	.LFB574:
1970:../GPIO.h     **** 
1971:../GPIO.h     **** __STATIC_INLINE void P14_15_disable_digital(void){
1972:../GPIO.h     ****     PORT14->PDISC |= 0x00008000UL;
1973:../GPIO.h     **** }
1974:../GPIO.h     **** 
1975:../GPIO.h     **** __STATIC_INLINE uint32_t P14_15_read(void){
1976:../GPIO.h     ****     return(PORT14->IN & 0x00008000UL);
1977:../GPIO.h     **** }
1978:../GPIO.h     **** 
1979:../GPIO.h     **** __STATIC_INLINE void P15_2_set_mode(uint8_t mode){
 1241              	 .loc 2 1979 0
 1242              	 .cfi_startproc
 1243              	 
 1244              	 
 1245              	 
 1246 0000 80B4     	 push {r7}
 1247              	.LCFI121:
 1248              	 .cfi_def_cfa_offset 4
 1249              	 .cfi_offset 7,-4
 1250 0002 83B0     	 sub sp,sp,#12
 1251              	.LCFI122:
 1252              	 .cfi_def_cfa_offset 16
 1253 0004 00AF     	 add r7,sp,#0
 1254              	.LCFI123:
 1255              	 .cfi_def_cfa_register 7
 1256 0006 0346     	 mov r3,r0
 1257 0008 FB71     	 strb r3,[r7,#7]
1980:../GPIO.h     ****     PORT15->IOCR0 &= ~0x00f80000UL;
 1258              	 .loc 2 1980 0
 1259 000a 094A     	 ldr r2,.L75
 1260 000c 084B     	 ldr r3,.L75
 1261 000e 1B69     	 ldr r3,[r3,#16]
 1262 0010 23F47803 	 bic r3,r3,#16252928
 1263 0014 1361     	 str r3,[r2,#16]
1981:../GPIO.h     ****     PORT15->IOCR0 |= mode << 16;
 1264              	 .loc 2 1981 0
 1265 0016 0649     	 ldr r1,.L75
 1266 0018 054B     	 ldr r3,.L75
 1267 001a 1B69     	 ldr r3,[r3,#16]
 1268 001c FA79     	 ldrb r2,[r7,#7]
 1269 001e 1204     	 lsls r2,r2,#16
 1270 0020 1343     	 orrs r3,r3,r2
 1271 0022 0B61     	 str r3,[r1,#16]
1982:../GPIO.h     **** }
 1272              	 .loc 2 1982 0
 1273 0024 0C37     	 adds r7,r7,#12
 1274              	.LCFI124:
 1275              	 .cfi_def_cfa_offset 4
 1276 0026 BD46     	 mov sp,r7
 1277              	.LCFI125:
 1278              	 .cfi_def_cfa_register 13
 1279              	 
 1280 0028 5DF8047B 	 ldr r7,[sp],#4
 1281              	.LCFI126:
 1282              	 .cfi_restore 7
 1283              	 .cfi_def_cfa_offset 0
 1284 002c 7047     	 bx lr
 1285              	.L76:
 1286 002e 00BF     	 .align 2
 1287              	.L75:
 1288 0030 008F0248 	 .word 1208127232
 1289              	 .cfi_endproc
 1290              	.LFE574:
 1292              	 .section .text.P15_2_enable_digital,"ax",%progbits
 1293              	 .align 2
 1294              	 .thumb
 1295              	 .thumb_func
 1297              	P15_2_enable_digital:
 1298              	.LFB575:
1983:../GPIO.h     **** 
1984:../GPIO.h     **** __STATIC_INLINE void P15_2_enable_digital(void){
 1299              	 .loc 2 1984 0
 1300              	 .cfi_startproc
 1301              	 
 1302              	 
 1303              	 
 1304 0000 80B4     	 push {r7}
 1305              	.LCFI127:
 1306              	 .cfi_def_cfa_offset 4
 1307              	 .cfi_offset 7,-4
 1308 0002 00AF     	 add r7,sp,#0
 1309              	.LCFI128:
 1310              	 .cfi_def_cfa_register 7
1985:../GPIO.h     ****     PORT15->PDISC &= ~0x00000004UL;
 1311              	 .loc 2 1985 0
 1312 0004 044A     	 ldr r2,.L78
 1313 0006 044B     	 ldr r3,.L78
 1314 0008 1B6E     	 ldr r3,[r3,#96]
 1315 000a 23F00403 	 bic r3,r3,#4
 1316 000e 1366     	 str r3,[r2,#96]
1986:../GPIO.h     **** }
 1317              	 .loc 2 1986 0
 1318 0010 BD46     	 mov sp,r7
 1319              	.LCFI129:
 1320              	 .cfi_def_cfa_register 13
 1321              	 
 1322 0012 5DF8047B 	 ldr r7,[sp],#4
 1323              	.LCFI130:
 1324              	 .cfi_restore 7
 1325              	 .cfi_def_cfa_offset 0
 1326 0016 7047     	 bx lr
 1327              	.L79:
 1328              	 .align 2
 1329              	.L78:
 1330 0018 008F0248 	 .word 1208127232
 1331              	 .cfi_endproc
 1332              	.LFE575:
 1334              	 .section .text.P15_2_read,"ax",%progbits
 1335              	 .align 2
 1336              	 .thumb
 1337              	 .thumb_func
 1339              	P15_2_read:
 1340              	.LFB577:
1987:../GPIO.h     **** 
1988:../GPIO.h     **** __STATIC_INLINE void P15_2_disable_digital(void){
1989:../GPIO.h     ****     PORT15->PDISC |= 0x00000004UL;
1990:../GPIO.h     **** }
1991:../GPIO.h     **** 
1992:../GPIO.h     **** __STATIC_INLINE uint32_t P15_2_read(void){
 1341              	 .loc 2 1992 0
 1342              	 .cfi_startproc
 1343              	 
 1344              	 
 1345              	 
 1346 0000 80B4     	 push {r7}
 1347              	.LCFI131:
 1348              	 .cfi_def_cfa_offset 4
 1349              	 .cfi_offset 7,-4
 1350 0002 00AF     	 add r7,sp,#0
 1351              	.LCFI132:
 1352              	 .cfi_def_cfa_register 7
1993:../GPIO.h     ****     return(PORT15->IN & 0x00000004UL);
 1353              	 .loc 2 1993 0
 1354 0004 044B     	 ldr r3,.L82
 1355 0006 5B6A     	 ldr r3,[r3,#36]
 1356 0008 03F00403 	 and r3,r3,#4
1994:../GPIO.h     **** }
 1357              	 .loc 2 1994 0
 1358 000c 1846     	 mov r0,r3
 1359 000e BD46     	 mov sp,r7
 1360              	.LCFI133:
 1361              	 .cfi_def_cfa_register 13
 1362              	 
 1363 0010 5DF8047B 	 ldr r7,[sp],#4
 1364              	.LCFI134:
 1365              	 .cfi_restore 7
 1366              	 .cfi_def_cfa_offset 0
 1367 0014 7047     	 bx lr
 1368              	.L83:
 1369 0016 00BF     	 .align 2
 1370              	.L82:
 1371 0018 008F0248 	 .word 1208127232
 1372              	 .cfi_endproc
 1373              	.LFE577:
 1375              	 .section .text.delay,"ax",%progbits
 1376              	 .align 2
 1377              	 .global delay
 1378              	 .thumb
 1379              	 .thumb_func
 1381              	delay:
 1382              	.LFB590:
 1383              	 .file 3 "../main.c"
   1:../main.c     **** /*
   2:../main.c     ****  * main.c
   3:../main.c     ****  *
   4:../main.c     ****  *  Created on: 2023 Apr 02 20:03:16
   5:../main.c     ****  *  Author: curti
   6:../main.c     ****  */
   7:../main.c     **** 
   8:../main.c     **** 
   9:../main.c     **** 
  10:../main.c     **** #include <XMC4500.h>
  11:../main.c     **** #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declaratio
  12:../main.c     **** #include "GPIO.h"
  13:../main.c     **** /**
  14:../main.c     **** 
  15:../main.c     ****  * @brief main() - Application entry point
  16:../main.c     ****  *
  17:../main.c     ****  * <b>Details of function</b><br>
  18:../main.c     ****  * This routine is the application entry point. It is invoked by the device startup code. It is res
  19:../main.c     ****  * invoking the APP initialization dispatcher routine - DAVE_Init() and hosting the place-holder fo
  20:../main.c     ****  * code.
  21:../main.c     ****  */
  22:../main.c     **** // board gets started with the use of GPIO.h
  23:../main.c     **** /*Mapping:
  24:../main.c     ****  8x pins of Keypad - MCU mapped
  25:../main.c     ****  R1 -> P1_1
  26:../main.c     ****  R2 -> P1_3
  27:../main.c     ****  R3 -> P1_5
  28:../main.c     ****  R4 -> P1_7
  29:../main.c     ****  C1 -> P1_8
  30:../main.c     ****  C2 -> P1_2
  31:../main.c     ****  C3 -> P1_4
  32:../main.c     ****  C4 -> P1_6
  33:../main.c     ****  ******************************************************************************
  34:../main.c     ****  */
  35:../main.c     **** #define state // to update within the systick timer
  36:../main.c     **** long int delay(long int n){
 1384              	 .loc 3 36 0
 1385              	 .cfi_startproc
 1386              	 
 1387              	 
 1388              	 
 1389 0000 80B4     	 push {r7}
 1390              	.LCFI135:
 1391              	 .cfi_def_cfa_offset 4
 1392              	 .cfi_offset 7,-4
 1393 0002 85B0     	 sub sp,sp,#20
 1394              	.LCFI136:
 1395              	 .cfi_def_cfa_offset 24
 1396 0004 00AF     	 add r7,sp,#0
 1397              	.LCFI137:
 1398              	 .cfi_def_cfa_register 7
 1399 0006 7860     	 str r0,[r7,#4]
  37:../main.c     **** 	int i,j;
  38:../main.c     **** 	for (i = 0; i < n; i++){
 1400              	 .loc 3 38 0
 1401 0008 0023     	 movs r3,#0
 1402 000a FB60     	 str r3,[r7,#12]
 1403 000c 0DE0     	 b .L85
 1404              	.L88:
  39:../main.c     **** 		for (j = 0; j<7500; j++){
 1405              	 .loc 3 39 0
 1406 000e 0023     	 movs r3,#0
 1407 0010 BB60     	 str r3,[r7,#8]
 1408 0012 02E0     	 b .L86
 1409              	.L87:
 1410              	 .loc 3 39 0 is_stmt 0 discriminator 3
 1411 0014 BB68     	 ldr r3,[r7,#8]
 1412 0016 0133     	 adds r3,r3,#1
 1413 0018 BB60     	 str r3,[r7,#8]
 1414              	.L86:
 1415              	 .loc 3 39 0 discriminator 1
 1416 001a BB68     	 ldr r3,[r7,#8]
 1417 001c 41F64B52 	 movw r2,#7499
 1418 0020 9342     	 cmp r3,r2
 1419 0022 F7DD     	 ble .L87
  38:../main.c     **** 		for (j = 0; j<7500; j++){
 1420              	 .loc 3 38 0 is_stmt 1 discriminator 2
 1421 0024 FB68     	 ldr r3,[r7,#12]
 1422 0026 0133     	 adds r3,r3,#1
 1423 0028 FB60     	 str r3,[r7,#12]
 1424              	.L85:
  38:../main.c     **** 		for (j = 0; j<7500; j++){
 1425              	 .loc 3 38 0 is_stmt 0 discriminator 1
 1426 002a FA68     	 ldr r2,[r7,#12]
 1427 002c 7B68     	 ldr r3,[r7,#4]
 1428 002e 9A42     	 cmp r2,r3
 1429 0030 EDDB     	 blt .L88
  40:../main.c     **** 
  41:../main.c     **** 		}
  42:../main.c     **** 	}
  43:../main.c     **** }
 1430              	 .loc 3 43 0 is_stmt 1
 1431 0032 1846     	 mov r0,r3
 1432 0034 1437     	 adds r7,r7,#20
 1433              	.LCFI138:
 1434              	 .cfi_def_cfa_offset 4
 1435 0036 BD46     	 mov sp,r7
 1436              	.LCFI139:
 1437              	 .cfi_def_cfa_register 13
 1438              	 
 1439 0038 5DF8047B 	 ldr r7,[sp],#4
 1440              	.LCFI140:
 1441              	 .cfi_restore 7
 1442              	 .cfi_def_cfa_offset 0
 1443 003c 7047     	 bx lr
 1444              	 .cfi_endproc
 1445              	.LFE590:
 1447              	 .global led2_state
 1448 003e 00BF     	 .section .data.led2_state,"aw",%progbits
 1451              	led2_state:
 1452 0000 01       	 .byte 1
 1453              	 .comm keyboard,20,4
 1454              	 .comm car,1,1
 1455              	 .comm keyCount,4,4
 1456              	 .section .text.main,"ax",%progbits
 1457              	 .align 2
 1458              	 .global main
 1459              	 .thumb
 1460              	 .thumb_func
 1462              	main:
 1463              	.LFB591:
  44:../main.c     **** 
  45:../main.c     **** typedef enum {
  46:../main.c     **** 	ON = 1,
  47:../main.c     **** 	OFF = 0
  48:../main.c     **** }state_t;
  49:../main.c     **** 
  50:../main.c     **** 
  51:../main.c     **** state_t led2_state = ON;
  52:../main.c     **** char keyboard[20], car;
  53:../main.c     **** int keyCount;
  54:../main.c     **** 
  55:../main.c     **** 
  56:../main.c     **** 
  57:../main.c     **** int main(void)
  58:../main.c     **** {
 1464              	 .loc 3 58 0
 1465              	 .cfi_startproc
 1466              	 
 1467              	 
 1468 0000 80B5     	 push {r7,lr}
 1469              	.LCFI141:
 1470              	 .cfi_def_cfa_offset 8
 1471              	 .cfi_offset 7,-8
 1472              	 .cfi_offset 14,-4
 1473 0002 82B0     	 sub sp,sp,#8
 1474              	.LCFI142:
 1475              	 .cfi_def_cfa_offset 16
 1476 0004 00AF     	 add r7,sp,#0
 1477              	.LCFI143:
 1478              	 .cfi_def_cfa_register 7
  59:../main.c     ****   DAVE_STATUS_t status;
  60:../main.c     **** 
  61:../main.c     ****   status = DAVE_Init();           /* Initialization of DAVE APPs  */
 1479              	 .loc 3 61 0
 1480 0006 FFF7FEFF 	 bl DAVE_Init
 1481 000a 0346     	 mov r3,r0
 1482 000c FB71     	 strb r3,[r7,#7]
  62:../main.c     **** 
  63:../main.c     ****   if (status != DAVE_STATUS_SUCCESS)
 1483              	 .loc 3 63 0
 1484 000e FB79     	 ldrb r3,[r7,#7]
 1485 0010 002B     	 cmp r3,#0
 1486 0012 00D0     	 beq .L90
 1487              	.L91:
  64:../main.c     ****   {
  65:../main.c     ****     /* Placeholder for error handler code. The while loop below can be replaced with an user error 
  66:../main.c     ****     XMC_DEBUG("DAVE APPs initialization failed\n");
  67:../main.c     **** 
  68:../main.c     ****     while(1U)
  69:../main.c     ****     {
  70:../main.c     **** 
  71:../main.c     ****     }
 1488              	 .loc 3 71 0 discriminator 1
 1489 0014 FEE7     	 b .L91
 1490              	.L90:
  72:../main.c     ****   }
  73:../main.c     **** 	/* Initialize LED2 */
  74:../main.c     **** 	P1_0_set_mode(OUTPUT_PP_GP);
 1491              	 .loc 3 74 0
 1492 0016 8020     	 movs r0,#128
 1493 0018 FFF7FEFF 	 bl P1_0_set_mode
  75:../main.c     **** 	P1_0_set_driver_strength(STRONG);
 1494              	 .loc 3 75 0
 1495 001c 0220     	 movs r0,#2
 1496 001e FFF7FEFF 	 bl P1_0_set_driver_strength
  76:../main.c     **** 
  77:../main.c     **** 	// create matrix for the membrane pad pins (1.0 -- 1.8)
  78:../main.c     **** 	P0_1_set_mode(INPUT_INV_PD);  //zero and even are the columns and set to HIGH or ON
 1497              	 .loc 3 78 0
 1498 0022 2820     	 movs r0,#40
 1499 0024 FFF7FEFF 	 bl P0_1_set_mode
  79:../main.c     **** 	P0_1_set_driver_strength(STRONG);
 1500              	 .loc 3 79 0
 1501 0028 0220     	 movs r0,#2
 1502 002a FFF7FEFF 	 bl P0_1_set_driver_strength
  80:../main.c     **** 	P15_2_set_mode(INPUT_INV_PD);
 1503              	 .loc 3 80 0
 1504 002e 2820     	 movs r0,#40
 1505 0030 FFF7FEFF 	 bl P15_2_set_mode
  81:../main.c     **** 	P15_2_enable_digital();
 1506              	 .loc 3 81 0
 1507 0034 FFF7FEFF 	 bl P15_2_enable_digital
  82:../main.c     **** 	P3_1_set_mode(INPUT_INV_PD);
 1508              	 .loc 3 82 0
 1509 0038 2820     	 movs r0,#40
 1510 003a FFF7FEFF 	 bl P3_1_set_mode
  83:../main.c     **** 	P3_1_set_driver_strength(STRONG);
 1511              	 .loc 3 83 0
 1512 003e 0220     	 movs r0,#2
 1513 0040 FFF7FEFF 	 bl P3_1_set_driver_strength
  84:../main.c     **** 	P3_2_set_mode(INPUT_INV_PD);
 1514              	 .loc 3 84 0
 1515 0044 2820     	 movs r0,#40
 1516 0046 FFF7FEFF 	 bl P3_2_set_mode
  85:../main.c     **** 	P3_2_set_driver_strength(STRONG);
 1517              	 .loc 3 85 0
 1518 004a 0220     	 movs r0,#2
 1519 004c FFF7FEFF 	 bl P3_2_set_driver_strength
  86:../main.c     **** 
  87:../main.c     **** 	P0_9_set_mode(INPUT_PU); // Odd pins are set the rows and are set to LOW or OFF
 1520              	 .loc 3 87 0
 1521 0050 1020     	 movs r0,#16
 1522 0052 FFF7FEFF 	 bl P0_9_set_mode
  88:../main.c     **** 	P0_9_set_driver_strength(STRONG);
 1523              	 .loc 3 88 0
 1524 0056 0220     	 movs r0,#2
 1525 0058 FFF7FEFF 	 bl P0_9_set_driver_strength
  89:../main.c     **** 	P14_15_set_mode(INPUT_PU);
 1526              	 .loc 3 89 0
 1527 005c 1020     	 movs r0,#16
 1528 005e FFF7FEFF 	 bl P14_15_set_mode
  90:../main.c     **** 	P14_15_enable_digital();
 1529              	 .loc 3 90 0
 1530 0062 FFF7FEFF 	 bl P14_15_enable_digital
  91:../main.c     **** 	P0_10_set_mode(INPUT_PU);
 1531              	 .loc 3 91 0
 1532 0066 1020     	 movs r0,#16
 1533 0068 FFF7FEFF 	 bl P0_10_set_mode
  92:../main.c     **** 	P0_10_set_driver_strength(STRONG);
 1534              	 .loc 3 92 0
 1535 006c 0220     	 movs r0,#2
 1536 006e FFF7FEFF 	 bl P0_10_set_driver_strength
  93:../main.c     **** 	P0_0_set_mode(INPUT_PU);
 1537              	 .loc 3 93 0
 1538 0072 1020     	 movs r0,#16
 1539 0074 FFF7FEFF 	 bl P0_0_set_mode
  94:../main.c     **** 	P0_0_set_driver_strength(STRONG);
 1540              	 .loc 3 94 0
 1541 0078 0220     	 movs r0,#2
 1542 007a FFF7FEFF 	 bl P0_0_set_driver_strength
  95:../main.c     **** 
  96:../main.c     **** 
  97:../main.c     **** 
  98:../main.c     **** 
  99:../main.c     ****   if(SysTick_Config(SystemCoreClock / 100UL) == 0){
 1543              	 .loc 3 99 0
 1544 007e 094B     	 ldr r3,.L95
 1545 0080 1B68     	 ldr r3,[r3]
 1546 0082 094A     	 ldr r2,.L95+4
 1547 0084 A2FB0323 	 umull r2,r3,r2,r3
 1548 0088 5B09     	 lsrs r3,r3,#5
 1549 008a 1846     	 mov r0,r3
 1550 008c FFF7FEFF 	 bl SysTick_Config
 1551 0090 0346     	 mov r3,r0
 1552 0092 002B     	 cmp r3,#0
 1553 0094 00D1     	 bne .L92
 1554              	.L93:
 100:../main.c     **** 
 101:../main.c     ****   		/* Loop forever useful for the state so the MCU can do other stuff*/
 102:../main.c     ****   		for(;;) {
 103:../main.c     **** 
 104:../main.c     ****   		}
 1555              	 .loc 3 104 0 discriminator 2
 1556 0096 FEE7     	 b .L93
 1557              	.L92:
 105:../main.c     ****   	}
 106:../main.c     ****   	else{
 107:../main.c     ****   		asm("BKPT 255");
 1558              	 .loc 3 107 0
 1559              	
 1560 0098 FFBE     	 BKPT 255
 1561              	
 1562              	 .thumb
 1563 009a 0023     	 movs r3,#0
 108:../main.c     ****   	}
 109:../main.c     **** 
 110:../main.c     **** }
 1564              	 .loc 3 110 0
 1565 009c 1846     	 mov r0,r3
 1566 009e 0837     	 adds r7,r7,#8
 1567              	.LCFI144:
 1568              	 .cfi_def_cfa_offset 8
 1569 00a0 BD46     	 mov sp,r7
 1570              	.LCFI145:
 1571              	 .cfi_def_cfa_register 13
 1572              	 
 1573 00a2 80BD     	 pop {r7,pc}
 1574              	.L96:
 1575              	 .align 2
 1576              	.L95:
 1577 00a4 00000000 	 .word SystemCoreClock
 1578 00a8 1F85EB51 	 .word 1374389535
 1579              	 .cfi_endproc
 1580              	.LFE591:
 1582              	 .section .rodata
 1583              	 .align 2
 1584              	.LC0:
 1585 0000 68656C6C 	 .ascii "hello world\000"
 1585      6F20776F 
 1585      726C6400 
 1586              	 .section .text.SysTick_Handler,"ax",%progbits
 1587              	 .align 2
 1588              	 .global SysTick_Handler
 1589              	 .thumb
 1590              	 .thumb_func
 1592              	SysTick_Handler:
 1593              	.LFB592:
 111:../main.c     **** 
 112:../main.c     **** void SysTick_Handler(void) {
 1594              	 .loc 3 112 0
 1595              	 .cfi_startproc
 1596              	 
 1597              	 
 1598 0000 80B5     	 push {r7,lr}
 1599              	.LCFI146:
 1600              	 .cfi_def_cfa_offset 8
 1601              	 .cfi_offset 7,-8
 1602              	 .cfi_offset 14,-4
 1603 0002 00AF     	 add r7,sp,#0
 1604              	.LCFI147:
 1605              	 .cfi_def_cfa_register 7
 113:../main.c     **** 	static uint32_t ticks = 0UL;
 114:../main.c     **** 	//Create variables for the ARRAY Button pad//
 115:../main.c     **** 
 116:../main.c     **** 	ticks++;
 1606              	 .loc 3 116 0
 1607 0004 1F4B     	 ldr r3,.L102
 1608 0006 1B68     	 ldr r3,[r3]
 1609 0008 0133     	 adds r3,r3,#1
 1610 000a 1E4A     	 ldr r2,.L102
 1611 000c 1360     	 str r3,[r2]
 117:../main.c     **** 	printf("hello world");
 1612              	 .loc 3 117 0
 1613 000e 1E48     	 ldr r0,.L102+4
 1614 0010 FFF7FEFF 	 bl printf
 118:../main.c     **** 	 //first read columns
 119:../main.c     **** 	if(P0_1_read() == 0UL ){
 1615              	 .loc 3 119 0
 1616 0014 FFF7FEFF 	 bl P0_1_read
 1617 0018 0346     	 mov r3,r0
 1618 001a 002B     	 cmp r3,#0
 1619 001c 08D1     	 bne .L98
 120:../main.c     **** 		P1_0_toggle();
 1620              	 .loc 3 120 0
 1621 001e FFF7FEFF 	 bl P1_0_toggle
 121:../main.c     **** 		delay(10000);
 1622              	 .loc 3 121 0
 1623 0022 42F21070 	 movw r0,#10000
 1624 0026 FFF7FEFF 	 bl delay
 122:../main.c     **** 		P1_0_toggle();
 1625              	 .loc 3 122 0
 1626 002a FFF7FEFF 	 bl P1_0_toggle
 1627 002e 28E0     	 b .L97
 1628              	.L98:
 123:../main.c     **** 
 124:../main.c     **** 	}
 125:../main.c     **** 	else if( P15_2_read() == 0UL ){
 1629              	 .loc 3 125 0
 1630 0030 FFF7FEFF 	 bl P15_2_read
 1631 0034 0346     	 mov r3,r0
 1632 0036 002B     	 cmp r3,#0
 1633 0038 08D1     	 bne .L100
 126:../main.c     **** 		P1_0_toggle();
 1634              	 .loc 3 126 0
 1635 003a FFF7FEFF 	 bl P1_0_toggle
 127:../main.c     **** 		delay(10000);
 1636              	 .loc 3 127 0
 1637 003e 42F21070 	 movw r0,#10000
 1638 0042 FFF7FEFF 	 bl delay
 128:../main.c     **** 		P1_0_toggle();
 1639              	 .loc 3 128 0
 1640 0046 FFF7FEFF 	 bl P1_0_toggle
 1641 004a 1AE0     	 b .L97
 1642              	.L100:
 129:../main.c     **** 
 130:../main.c     **** 	}
 131:../main.c     **** 	else if (P3_1_read() == 0UL ){
 1643              	 .loc 3 131 0
 1644 004c FFF7FEFF 	 bl P3_1_read
 1645 0050 0346     	 mov r3,r0
 1646 0052 002B     	 cmp r3,#0
 1647 0054 08D1     	 bne .L101
 132:../main.c     **** 		P1_0_toggle();
 1648              	 .loc 3 132 0
 1649 0056 FFF7FEFF 	 bl P1_0_toggle
 133:../main.c     **** 		delay(10000);
 1650              	 .loc 3 133 0
 1651 005a 42F21070 	 movw r0,#10000
 1652 005e FFF7FEFF 	 bl delay
 134:../main.c     **** 		P1_0_toggle();
 1653              	 .loc 3 134 0
 1654 0062 FFF7FEFF 	 bl P1_0_toggle
 1655 0066 0CE0     	 b .L97
 1656              	.L101:
 135:../main.c     **** 	}
 136:../main.c     **** 	else if (P3_2_read() == 0UL ){
 1657              	 .loc 3 136 0
 1658 0068 FFF7FEFF 	 bl P3_2_read
 1659 006c 0346     	 mov r3,r0
 1660 006e 002B     	 cmp r3,#0
 1661 0070 07D1     	 bne .L97
 137:../main.c     **** 		P1_0_toggle();
 1662              	 .loc 3 137 0
 1663 0072 FFF7FEFF 	 bl P1_0_toggle
 138:../main.c     **** 		delay(10000);
 1664              	 .loc 3 138 0
 1665 0076 42F21070 	 movw r0,#10000
 1666 007a FFF7FEFF 	 bl delay
 139:../main.c     **** 		P1_0_toggle();
 1667              	 .loc 3 139 0
 1668 007e FFF7FEFF 	 bl P1_0_toggle
 1669              	.L97:
 140:../main.c     **** 	}
 141:../main.c     **** //
 142:../main.c     **** 
 143:../main.c     **** 
 144:../main.c     **** }
 1670              	 .loc 3 144 0
 1671 0082 80BD     	 pop {r7,pc}
 1672              	.L103:
 1673              	 .align 2
 1674              	.L102:
 1675 0084 00000000 	 .word ticks.8208
 1676 0088 00000000 	 .word .LC0
 1677              	 .cfi_endproc
 1678              	.LFE592:
 1680              	 .section .bss.ticks.8208,"aw",%nobits
 1681              	 .align 2
 1684              	ticks.8208:
 1685 0000 00000000 	 .space 4
 1686              	 .text
 1687              	.Letext0:
 1688              	 .file 4 "C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 1689              	 .file 5 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1690              	 .file 6 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1691              	 .file 7 "C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Dave/Generated/DAVE.h"
 1692              	 .file 8 "C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Include/cmsis_gcc.h"
 1693              	 .file 9 "C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/Bonus/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h"
 1694              	 .file 10 "<built-in>"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
    {standard input}:20     .text.__NVIC_SetPriority:00000000 $t
    {standard input}:24     .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
    {standard input}:88     .text.__NVIC_SetPriority:0000004c $d
    {standard input}:94     .text.SysTick_Config:00000000 $t
    {standard input}:98     .text.SysTick_Config:00000000 SysTick_Config
    {standard input}:158    .text.SysTick_Config:00000040 $d
    {standard input}:163    .text.P0_0_set_mode:00000000 $t
    {standard input}:167    .text.P0_0_set_mode:00000000 P0_0_set_mode
    {standard input}:216    .text.P0_0_set_mode:0000002c $d
    {standard input}:221    .text.P0_0_set_driver_strength:00000000 $t
    {standard input}:225    .text.P0_0_set_driver_strength:00000000 P0_0_set_driver_strength
    {standard input}:273    .text.P0_0_set_driver_strength:0000002c $d
    {standard input}:278    .text.P0_1_set_mode:00000000 $t
    {standard input}:282    .text.P0_1_set_mode:00000000 P0_1_set_mode
    {standard input}:331    .text.P0_1_set_mode:00000030 $d
    {standard input}:336    .text.P0_1_set_driver_strength:00000000 $t
    {standard input}:340    .text.P0_1_set_driver_strength:00000000 P0_1_set_driver_strength
    {standard input}:389    .text.P0_1_set_driver_strength:00000030 $d
    {standard input}:394    .text.P0_1_read:00000000 $t
    {standard input}:398    .text.P0_1_read:00000000 P0_1_read
    {standard input}:430    .text.P0_1_read:00000018 $d
    {standard input}:435    .text.P0_9_set_mode:00000000 $t
    {standard input}:439    .text.P0_9_set_mode:00000000 P0_9_set_mode
    {standard input}:488    .text.P0_9_set_mode:00000030 $d
    {standard input}:493    .text.P0_9_set_driver_strength:00000000 $t
    {standard input}:497    .text.P0_9_set_driver_strength:00000000 P0_9_set_driver_strength
    {standard input}:546    .text.P0_9_set_driver_strength:00000030 $d
    {standard input}:551    .text.P0_10_set_mode:00000000 $t
    {standard input}:555    .text.P0_10_set_mode:00000000 P0_10_set_mode
    {standard input}:604    .text.P0_10_set_mode:00000030 $d
    {standard input}:609    .text.P0_10_set_driver_strength:00000000 $t
    {standard input}:613    .text.P0_10_set_driver_strength:00000000 P0_10_set_driver_strength
    {standard input}:662    .text.P0_10_set_driver_strength:00000030 $d
    {standard input}:667    .text.P1_0_set_mode:00000000 $t
    {standard input}:671    .text.P1_0_set_mode:00000000 P1_0_set_mode
    {standard input}:719    .text.P1_0_set_mode:0000002c $d
    {standard input}:724    .text.P1_0_set_driver_strength:00000000 $t
    {standard input}:728    .text.P1_0_set_driver_strength:00000000 P1_0_set_driver_strength
    {standard input}:776    .text.P1_0_set_driver_strength:0000002c $d
    {standard input}:781    .text.P1_0_toggle:00000000 $t
    {standard input}:785    .text.P1_0_toggle:00000000 P1_0_toggle
    {standard input}:816    .text.P1_0_toggle:00000014 $d
    {standard input}:821    .text.P3_1_set_mode:00000000 $t
    {standard input}:825    .text.P3_1_set_mode:00000000 P3_1_set_mode
    {standard input}:874    .text.P3_1_set_mode:00000030 $d
    {standard input}:879    .text.P3_1_set_driver_strength:00000000 $t
    {standard input}:883    .text.P3_1_set_driver_strength:00000000 P3_1_set_driver_strength
    {standard input}:932    .text.P3_1_set_driver_strength:00000030 $d
    {standard input}:937    .text.P3_1_read:00000000 $t
    {standard input}:941    .text.P3_1_read:00000000 P3_1_read
    {standard input}:973    .text.P3_1_read:00000018 $d
    {standard input}:978    .text.P3_2_set_mode:00000000 $t
    {standard input}:982    .text.P3_2_set_mode:00000000 P3_2_set_mode
    {standard input}:1031   .text.P3_2_set_mode:00000030 $d
    {standard input}:1036   .text.P3_2_set_driver_strength:00000000 $t
    {standard input}:1040   .text.P3_2_set_driver_strength:00000000 P3_2_set_driver_strength
    {standard input}:1089   .text.P3_2_set_driver_strength:00000030 $d
    {standard input}:1094   .text.P3_2_read:00000000 $t
    {standard input}:1098   .text.P3_2_read:00000000 P3_2_read
    {standard input}:1130   .text.P3_2_read:00000018 $d
    {standard input}:1135   .text.P14_15_set_mode:00000000 $t
    {standard input}:1139   .text.P14_15_set_mode:00000000 P14_15_set_mode
    {standard input}:1188   .text.P14_15_set_mode:00000030 $d
    {standard input}:1193   .text.P14_15_enable_digital:00000000 $t
    {standard input}:1197   .text.P14_15_enable_digital:00000000 P14_15_enable_digital
    {standard input}:1230   .text.P14_15_enable_digital:00000018 $d
    {standard input}:1235   .text.P15_2_set_mode:00000000 $t
    {standard input}:1239   .text.P15_2_set_mode:00000000 P15_2_set_mode
    {standard input}:1288   .text.P15_2_set_mode:00000030 $d
    {standard input}:1293   .text.P15_2_enable_digital:00000000 $t
    {standard input}:1297   .text.P15_2_enable_digital:00000000 P15_2_enable_digital
    {standard input}:1330   .text.P15_2_enable_digital:00000018 $d
    {standard input}:1335   .text.P15_2_read:00000000 $t
    {standard input}:1339   .text.P15_2_read:00000000 P15_2_read
    {standard input}:1371   .text.P15_2_read:00000018 $d
    {standard input}:1376   .text.delay:00000000 $t
    {standard input}:1381   .text.delay:00000000 delay
    {standard input}:1451   .data.led2_state:00000000 led2_state
                            *COM*:00000014 keyboard
                            *COM*:00000001 car
                            *COM*:00000004 keyCount
    {standard input}:1457   .text.main:00000000 $t
    {standard input}:1462   .text.main:00000000 main
    {standard input}:1577   .text.main:000000a4 $d
    {standard input}:1583   .rodata:00000000 $d
    {standard input}:1587   .text.SysTick_Handler:00000000 $t
    {standard input}:1592   .text.SysTick_Handler:00000000 SysTick_Handler
    {standard input}:1675   .text.SysTick_Handler:00000084 $d
    {standard input}:1684   .bss.ticks.8208:00000000 ticks.8208
    {standard input}:1681   .bss.ticks.8208:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
DAVE_Init
SystemCoreClock
printf
