#set_global_assignment -name VERILOG_FILE  [file join $::quartus(qip_path) defs.v]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) nepturri_top.sv]
#
#set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) pll.qip]
#
#set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) ../common/audio_i2s.vhd]
