<?xml version="1.0" encoding="UTF-8"?>
<module id="FPU" HW_revision="1.0">
    <register id="FPU_FPCCR" width="32" offset="0xE000EF34" description="Holds control data for the Floating-point extension">
        <bitfield id="ASPEN" description="When this bit is set to 1, execution of a floating-point instruction sets the CONTROL.FPCA bit to 1" begin="31" end="31" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="LSPEN" description="Enables lazy context save of floating-point state" begin="30" end="30" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="LSPENS" description="This bit controls whether the LSPEN bit is writeable from the Non-secure state" begin="29" end="29" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CLRONRET" description="Clear floating-point caller saved registers on exception return" begin="28" end="28" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CLRONRETS" description="This bit controls whether the CLRONRET bit is writeable from the Non-secure state" begin="27" end="27" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="TS" description="Treat floating-point registers as Secure enable" begin="26" end="26" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="25" end="11" width="15" rwaccess="R">
        </bitfield>
        <bitfield id="UFRDY" description="Indicates whether the software executing when the PE allocated the floating-point stack frame was able to set the UsageFault exception to pending" begin="10" end="10" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="SPLIMVIOL" description="This bit is banked between the Security states and indicates whether the floating-point context violates the stack pointer limit that was active when lazy state preservation was activated. SPLIMVIOL modifies the lazy floating-point state preservation behavior" begin="9" end="9" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="MONRDY" description="Indicates whether the software executing when the PE allocated the floating-point stack frame was able to set the DebugMonitor exception to pending" begin="8" end="8" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="SFRDY" description="Indicates whether the software executing when the PE allocated the floating-point stack frame was able to set the SecureFault exception to pending. This bit is only present in the Secure version of the register, and behaves as RAZ/WI when accessed from the Non-secure state" begin="7" end="7" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="BFRDY" description="Indicates whether the software executing when the PE allocated the floating-point stack frame was able to set the BusFault exception to pending" begin="6" end="6" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="MMRDY" description="Indicates whether the software executing when the PE allocated the floating-point stack frame was able to set the MemManage exception to pending" begin="5" end="5" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="HFRDY" description="Indicates whether the software executing when the PE allocated the floating-point stack frame was able to set the HardFault exception to pending" begin="4" end="4" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="THREAD" description="Indicates the PE mode when it allocated the floating-point stack frame" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="S" description="Security status of the floating-point context. This bit is only present in the Secure version of the register, and behaves as RAZ/WI when accessed from the Non-secure state. This bit is updated whenever lazy state preservation is activated, or when a floating-point instruction is executed" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="USER" description="Indicates the privilege level of the software executing when the PE allocated the floating-point stack frame" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="LSPACT" description="Indicates whether lazy preservation of the floating-point state is active" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FPU_FPCAR" width="32" offset="0xE000EF38" description="Holds the location of the unpopulated floating-point register space allocated on an exception stack frame">
        <bitfield id="ADDRESS" description="The location of the unpopulated floating-point register space allocated on an exception stack frame" begin="31" end="3" width="29" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="2" end="0" width="3" rwaccess="R">
        </bitfield>
    </register>
    <register id="FPU_FPDSCR" width="32" offset="0xE000EF3C" description="Holds the default values for the floating-point status control data that the PE assigns to the FPSCR when it creates a new floating-point context">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="27" width="5" rwaccess="R">
        </bitfield>
        <bitfield id="AHP" description="Default value for FPSCR.AHP" begin="26" end="26" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DN" description="Default value for FPSCR.DN" begin="25" end="25" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="FZ" description="Default value for FPSCR.FZ" begin="24" end="24" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RMode" description="Default value for FPSCR.RMode" begin="23" end="22" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="21" end="0" width="22" rwaccess="R">
        </bitfield>
    </register>
    <register id="FPU_MVFR0" width="32" offset="0xE000EF40" description="Describes the features provided by the Floating-point Extension">
        <bitfield id="FPRound" description="Indicates the rounding modes supported by the FP Extension" begin="31" end="28" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="27" end="24" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="FPSqrt" description="Indicates the support for FP square root operations" begin="23" end="20" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="FPDivide" description="Indicates the support for FP divide operations" begin="19" end="16" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="15" end="12" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="FPDP" description="Indicates support for FP double-precision operations" begin="11" end="8" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="FPSP" description="Indicates support for FP single-precision operations" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="SIMDReg" description="Indicates size of FP register file" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
    </register>
    <register id="FPU_MVFR1" width="32" offset="0xE000EF44" description="Describes the features provided by the Floating-point Extension">
        <bitfield id="FMAC" description="Indicates whether the FP Extension implements the fused multiply accumulate instructions" begin="31" end="28" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="FPHP" description="Indicates whether the FP Extension implements half-precision FP conversion instructions" begin="27" end="24" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="23" end="8" width="16" rwaccess="R">
        </bitfield>
        <bitfield id="FPDNaN" description="Indicates whether the FP hardware implementation supports NaN propagation" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="FPFtZ" description="Indicates whether subnormals are always flushed-to-zero" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
    </register>
    <register id="FPU_MVFR2" width="32" offset="0xE000EF48" description="Describes the features provided by the Floating-point Extension">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="FPMisc" description="Indicates support for miscellaneous FP features" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
    </register>
</module>
