Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May  7 21:26:47 2021
| Host         : DESKTOP-GN1E0PJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_200MHZ_wrapper_control_sets_placed.rpt
| Design       : design_200MHZ_wrapper
| Device       : xc7vx485t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   150 |
|    Minimum number of control sets                        |   150 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   465 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   150 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     2 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             760 |          219 |
| No           | No                    | Yes                    |             113 |           30 |
| No           | Yes                   | No                     |             358 |          127 |
| Yes          | No                    | No                     |             313 |           91 |
| Yes          | No                    | Yes                    |              75 |           23 |
| Yes          | Yes                   | No                     |            1764 |          588 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                          |                                                                                                 Enable Signal                                                                                                 |                                                                                        Set/Reset Signal                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                             |                1 |              1 |         1.00 |
|  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                             |                1 |              1 |         1.00 |
| ~design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                        | design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                         |                1 |              1 |         1.00 |
|  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                              |                1 |              1 |         1.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                 |                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                             |                1 |              1 |         1.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And7/carry_and_i1/MUXCY_I/ex_raw_valid_reg                                                                     |                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And5/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                  |                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                        | design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                          |                1 |              1 |         1.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And4/carry_and_i1/MUXCY_I/lopt_4                                                                               |                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And1/carry_and_i1/MUXCY_I/lopt_4                                                                               |                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                 | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M0_Exception_From_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/of_read_imm_reg_raw0                                           |                1 |              1 |         1.00 |
|  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                             |                1 |              1 |         1.00 |
| ~design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                               | design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                     |                1 |              1 |         1.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                               |                1 |              2 |         2.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                |                2 |              2 |         1.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                               |                1 |              2 |         2.00 |
|  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                     |                1 |              2 |         2.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And2/carry_and_i1/MUXCY_I/lopt_7                                                                               |                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]          |                1 |              3 |         3.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]         |                1 |              3 |         3.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]         |                1 |              3 |         3.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                               |                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_200MHZ_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                  | design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                        |                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                     | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                   | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                            |                1 |              4 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                     | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                           |                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_200MHZ_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                             | design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                         | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                 | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s51_out                                                       |                3 |              4 |         1.33 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                2 |              4 |         2.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                      |                2 |              4 |         2.00 |
| ~design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                               | design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                             |                1 |              4 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                           |                1 |              4 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                       |                1 |              4 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_halted                                                                                                                          | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                1 |              5 |         5.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And5/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                  | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s51_out                                                       |                2 |              5 |         2.50 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                         |                3 |              5 |         1.67 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And1/carry_and_i1/MUXCY_I/lopt_4                                                                               | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s51_out                                                       |                2 |              5 |         2.50 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And2/carry_and_i1/MUXCY_I/lopt_7                                                                               | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s51_out                                                       |                2 |              5 |         2.50 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                2 |              5 |         2.50 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And4/carry_and_i1/MUXCY_I/lopt_4                                                                               | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s51_out                                                       |                2 |              5 |         2.50 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And7/carry_and_i1/MUXCY_I/ex_raw_valid_reg                                                                     | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s51_out                                                       |                1 |              5 |         5.00 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                  |                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                               |                2 |              6 |         3.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                              |                2 |              6 |         3.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                          | design_200MHZ_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |         6.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                        |                3 |              6 |         2.00 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                              |                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                               |                2 |              6 |         3.00 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                   |                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                 |                3 |              7 |         2.33 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                    | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                          |                5 |              7 |         1.40 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                   | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                   |                2 |              8 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                         | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                3 |              8 |         2.67 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                1 |              8 |         8.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                1 |              8 |         8.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                3 |              8 |         2.67 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                       |                2 |              8 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                      |                2 |              8 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                             | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              8 |         2.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                      |                2 |              8 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                         | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                3 |              8 |         2.67 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                          | design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |                2 |              8 |         4.00 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                              |                                                                                                                                                                                               |                3 |              8 |         2.67 |
| ~design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                              |                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                                               |                7 |              8 |         1.14 |
|  design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                |                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                    |                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                1 |              8 |         8.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                  | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                   |                1 |              8 |         8.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                 |                2 |              9 |         4.50 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                  |                2 |              9 |         4.50 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                 |                2 |              9 |         4.50 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                 |                3 |             10 |         3.33 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                      |                2 |             10 |         5.00 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_200MHZ_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                        |                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                              | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                    |                2 |             10 |         5.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                      |                2 |             10 |         5.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                       |                2 |             10 |         5.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |                5 |             11 |         2.20 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                          |                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                |                3 |             12 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                 |                2 |             12 |         6.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                |                3 |             12 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                 | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                   |                2 |             12 |         6.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                4 |             13 |         3.25 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/b2s51_out                                                       |                6 |             13 |         2.17 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                    | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                8 |             14 |         1.75 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                              |                                                                                                                                                                                               |                3 |             15 |         5.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/E[0]                                           | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                4 |             16 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                   |                8 |             18 |         2.25 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                            | design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                               |                5 |             19 |         3.80 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                             | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                       |                7 |             20 |         2.86 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                              | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                        |                5 |             20 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                          |                5 |             22 |         4.40 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                               | design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                    |                3 |             23 |         7.67 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                       |                8 |             30 |         3.75 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                        |                7 |             30 |         4.29 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                       | design_200MHZ_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |               10 |             31 |         3.10 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               16 |             31 |         1.94 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And5/carry_and_i1/MUXCY_I/wb_exception_raw_kind_reg[28][0]                                                     | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                5 |             32 |         6.40 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                     |                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/WB_DAXI_Valid_Read_Data0                                                                                                   | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data[0]_i_1_n_0                                                                |                8 |             32 |         4.00 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Jump_Logic_I1/MUXCY_JUMP_CARRY9/wb_exception_raw_kind_reg[31][0]                                                                   | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               13 |             32 |         2.46 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And2/carry_and_i1/MUXCY_I/lopt_7                                                                               | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DLMB_Interface_I1/Use_DLMB.WB_DLMB_Valid_Read_Data[0]_i_1_n_0                                                                |                9 |             32 |         3.56 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                    | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               23 |             32 |         1.39 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                9 |             32 |         3.56 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                     | design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |               10 |             32 |         3.20 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                      |                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                      | design_200MHZ_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |               16 |             32 |         2.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF1_Insert_FPGA_No_MMU.PR_IF1_Ins_Or1/carry_or_i1/MUXCY_I/lopt_7                                                             | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                7 |             32 |         4.57 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                             |                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF3_FPGA.PR_IF3_And3/carry_and_i1/MUXCY_I/lopt_7                                                                             | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                9 |             33 |         3.67 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF3_FPGA.PR_IF3_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               11 |             34 |         3.09 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_200MHZ_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                        |                                                                                                                                                                                               |               14 |             45 |         3.21 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               | design_200MHZ_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |               16 |             48 |         3.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready                                                                                                                                      | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               18 |             64 |         3.56 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready                                                                                                                                      | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               20 |             64 |         3.20 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                          |                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_BP0_FPGA.PR_BP0_Or1/carry_or_i1/MUXCY_I/lopt_1                                                                               | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               15 |             65 |         4.33 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_IF4_Push_FPGA.Push_PipeRun/carry_and_i1/if4_push_instr_fetch                                                                 |                                                                                                                                                                                               |               10 |             75 |         7.50 |
|  design_200MHZ_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                               |                                                                                                                                                                                               |               27 |             80 |         2.96 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M3_FPGA.PR_M3_And2/carry_and_i1/MUXCY_I/lopt_7                                                                               | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               30 |             82 |         2.73 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M2_FPGA.PR_M2_And4/carry_and_i1/MUXCY_I/lopt_4                                                                               | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               29 |             83 |         2.86 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/wb_gpr_wr                                                                           |                                                                                                                                                                                               |               16 |            128 |         8.00 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And7/carry_and_i1/MUXCY_I/ex_raw_valid_reg                                                                     | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               43 |            144 |         3.35 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M0_FPGA.PR_M0_And5/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                  | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               45 |            146 |         3.24 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_M1_FPGA.PR_M1_And1/carry_and_i1/MUXCY_I/lopt_4                                                                               | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               43 |            150 |         3.49 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               52 |            165 |         3.17 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_0                                                                 | design_200MHZ_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |              104 |            218 |         2.10 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                               |                                                                                                                                                                                               |               71 |            255 |         3.59 |
|  design_200MHZ_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                               |                                                                                                                                                                                               |              123 |            440 |         3.58 |
+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


