# 
# Synthesis run script generated by Vivado
# 

set_param xicom.use_bs_reader 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a35tcpg236-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.cache/wt} [current_project]
set_property parent.project_path {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.xpr} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_vhdl -library xil_defaultlib {
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/Flip_Flop.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/cntr_10bit.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/mux_3x2.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/prog_rom.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/ALU.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/Control_Unit.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/Flags.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/Mux_2x1.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/Mux_4x1_8bit.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/PC.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/Reg_File.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/Sratch_Ram.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/mux_2x1_10bit.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/stack_pointer.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/Rat_MCU.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/clock_divider.vhd}
  {C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/sources_1/new/Rat_Wrapper.vhd}
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc {{C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/constrs_1/new/Constraints.xdc}}
set_property used_in_implementation false [get_files {{C:/Users/tefarris/Desktop/Experiment 8/Experiment 8.srcs/constrs_1/new/Constraints.xdc}}]


synth_design -top RAT_wrapper -part xc7a35tcpg236-1


write_checkpoint -force -noxdef RAT_wrapper.dcp

catch { report_utilization -file RAT_wrapper_utilization_synth.rpt -pb RAT_wrapper_utilization_synth.pb }
