#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 16:43:58 2020
# Process ID: 14264
# Current directory: C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13164 C:\Users\39389\Desktop\Vivado_Workspace\PLtoPS_demo_3.1\PLtoPS_demo_3.1.xpr
# Log file: C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/vivado.log
# Journal file: C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 953.812 ; gain = 258.145
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1248.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.492 . Memory (MB): peak = 1920.648 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 1920.648 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1920.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.508 ; gain = 871.906
close_design
open_bd_design {C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/PLtoPSInterrupt.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - LED_PORT
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:PLtoPSinterrupt:1.0 - PLtoPSinterrupt_0
Successfully read diagram <PLtoPSInterrupt> from BD file <C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/PLtoPSInterrupt.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3335.906 ; gain = 0.000
regenerate_bd_layout
set_property location {1 241 338} [get_bd_cells rst_ps7_0_50M]
ipx::edit_ip_in_project -upgrade true -name PLtoPSinterrupt_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.tmp/PLtoPSinterrupt_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/PLtoPSinterrupt_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/pltops_demo_3.1/pltops_demo_3.1.tmp/pltopsinterrupt_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3335.906 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3335.906 ; gain = 0.000
update_compile_order -fileset sources_1
current_project PLtoPS_demo_3.1
create_bd_design "design_1"
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\PLtoPS_demo_3.1\PLtoPS_demo_3.1.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3335.906 ; gain = 0.000
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
open_bd_design {C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/PLtoPSInterrupt.bd}
ipx::edit_ip_in_project -upgrade true -name PLtoPSinterrupt_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.tmp/PLtoPSinterrupt_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/PLtoPSinterrupt_1.0/component.xml
ERROR: [Ipptcl 7-561] A project named 'PLtoPSinterrupt_v1_0_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
current_project PLtoPSinterrupt_v1_0_project
close_project
regenerate_bd_layout
set_property location {1 221 357} [get_bd_cells rst_ps7_0_50M]
ipx::edit_ip_in_project -upgrade true -name PLtoPSinterrupt_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.tmp/PLtoPSinterrupt_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/PLtoPSinterrupt_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/pltops_demo_3.1/pltops_demo_3.1.tmp/pltopsinterrupt_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3335.906 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_bd_design {C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/PLtoPSInterrupt.bd}
ipx::edit_ip_in_project -upgrade true -name PLtoPSinterrupt_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.tmp/PLtoPSinterrupt_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/PLtoPSinterrupt_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/pltops_demo_3.1/pltops_demo_3.1.tmp/pltopsinterrupt_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3335.906 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
close_project
open_project C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/39389/Desktop/Vivado_Workspace/ip_repository/Axi4Full_custom_controller_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/Axi4Full_custom_controller_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_espulsore_0_1

open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3335.906 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:axi_espulsore:1.0 - axi_espulsore_0
Successfully read diagram <design_1> from BD file <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3335.906 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/Axi4Full_custom_controller_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3335.906 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 44 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0'. ''c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0' is not valid: Path is contained within another repository.'
0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_espulsore_0_1 (axi_espulsore_v1.0 1.0) from revision 41 to revision 43
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3335.906 ; gain = 0.000
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 113.661 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 24 10:55:41 2020] Launched design_1_axi_espulsore_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 10:55:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3335.906 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3335.906 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/Axi4Full_custom_controller_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3335.906 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 45 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0'. ''c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0' is not valid: Path is contained within another repository.'
0
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_axi_espulsore_0_1 from axi_espulsore_v1.0 1.0 to axi_espulsore_v1.0 1.0
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3335.906 ; gain = 0.000
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 116.497 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 24 11:21:38 2020] Launched design_1_axi_espulsore_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 11:21:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3335.906 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3335.906 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/Axi4Full_custom_controller_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3335.906 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 46 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0'. ''c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0' is not valid: Path is contained within another repository.'
0
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_axi_espulsore_0_1 from axi_espulsore_v1.0 1.0 to axi_espulsore_v1.0 1.0
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3335.906 ; gain = 0.000
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 119.333 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 24 11:30:13 2020] Launched design_1_axi_espulsore_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 11:30:13 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3335.906 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3335.906 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/Axi4Full_custom_controller_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3335.906 ; gain = 0.000
update_compile_order -fileset sources_1
current_project Minized_Espulsore_v_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/Axi4Full_custom_controller_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
report_ip_status -name ip_status
current_project axi_espulsore_v1_0_project
current_project Minized_Espulsore_v_1
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_axi_espulsore_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
current_project axi_espulsore_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 47 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0'. ''c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0' is not valid: Path is contained within another repository.'
0
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_espulsore_0_1 (axi_espulsore_v1.0 1.0) from revision 43 to revision 46
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3335.906 ; gain = 0.000
set_property  ip_repo_paths  c:/Users/39389/Desktop/Vivado_Workspace/ip_repository [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {15.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78.125} CONFIG.CLKOUT1_JITTER {290.478} CONFIG.CLKOUT1_PHASE_ERROR {133.882}] [get_bd_cells clk_wiz_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/processing_system7_0/FCLK_CLK1 (100 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz_0/reset. Users may need to specify the location constraint manually.
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
set_property name PMOD2_D1_N [get_bd_ports clk_out1_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3335.906 ; gain = 0.000
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 122.163 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 24 12:01:40 2020] Launched design_1_axi_espulsore_0_1_synth_1, design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 12:01:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3335.906 ; gain = 0.000
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
connect_bd_net [get_bd_pins clk_wiz_0/reset] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_0/reset(ACTIVE_HIGH) and /rst_ps7_0_100M/peripheral_aresetn(ACTIVE_LOW)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3532.645 ; gain = 14.250
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins clk_wiz_0/reset] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_espulsore_0/s00_axi_aresetn

validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3532.684 ; gain = 0.039
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz_0/reset. Users may need to specify the location constraint manually.
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_espulsore_0/s00_axi_aresetn

validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3532.684 ; gain = 0.000
connect_bd_net [get_bd_pins axi_espulsore_0/s00_axi_aresetn] [get_bd_pins axi_smc/aresetn]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins axi_espulsore_0/s00_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3532.684 ; gain = 0.000
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
connect_bd_net [get_bd_pins clk_wiz_0/reset] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3539.836 ; gain = 7.152
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 125.057 MB.
[Thu Sep 24 12:09:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 12:09:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3555.836 ; gain = 16.000
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3606.840 ; gain = 51.004
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_PHASE {1.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {90.000} CONFIG.MMCM_CLKOUT0_PHASE {1.000} CONFIG.CLKOUT1_JITTER {219.371} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3625.578 ; gain = 0.539
update_compile_order -fileset sources_1
set_property core_revision 48 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.USE_INCLK_STOPPED {false} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.USE_LOCKED {true} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {90} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
WARNING: [BD 41-1684] Pin /clk_wiz_0/reset is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_reset]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/resetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_axi_espulsore_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_axi_espulsore_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_axi_espulsore_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3625.578 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 49 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_espulsore_0_1 (axi_espulsore_v1.0 1.0) from revision 46 to revision 49
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3625.578 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/bd_afc3.bd
ERROR: [Common 17-52] User Interrupt
ERROR: [BD 41-1030] Generation failed for the IP Integrator block axi_smc 
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 122.226 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_processing_system7_0_0, cache-ID = 586aa35ef47c3a26; cache size = 122.226 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_100M_0, cache-ID = bc8c21f545b59778; cache size = 122.226 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 24 12:26:01 2020] Launched design_1_clk_wiz_0_0_synth_1, design_1_axi_espulsore_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 12:26:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3625.578 ; gain = 0.000
regenerate_bd_layout
validate_bd_design -force
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3625.578 ; gain = 0.000
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 125.118 MB.
[Thu Sep 24 12:30:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 12:30:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3625.578 ; gain = 0.000
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins axi_espulsore_0/s00_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
startgroup
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.RESET_TYPE {ACTIVE_HIGH} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {9.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {90.000} CONFIG.RESET_PORT {reset}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/reset] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3625.578 ; gain = 0.000
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 125.118 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 24 12:33:33 2020] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 12:33:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3625.578 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3625.578 ; gain = 0.000
set_property name ARDUINO_A0 [get_bd_ports PMOD2_D1_N]
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3625.578 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 125.181 MB.
[Thu Sep 24 12:39:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 12:39:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3625.578 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3625.578 ; gain = 0.000
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_PHASE {10.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {99.000} CONFIG.MMCM_CLKOUT0_PHASE {10.000} CONFIG.CLKOUT1_JITTER {359.525} CONFIG.CLKOUT1_PHASE_ERROR {296.868}] [get_bd_cells clk_wiz_0]
endgroup
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3625.578 ; gain = 0.000
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 125.181 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 24 12:50:31 2020] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 12:50:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3625.578 ; gain = 0.000
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3625.578 ; gain = 0.000
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_PHASE {-5.000} CONFIG.MMCM_CLKOUT0_PHASE {-128.182}] [get_bd_cells clk_wiz_0]
endgroup
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3625.578 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/bd_afc3.bd
ERROR: [Common 17-52] User Interrupt
ERROR: [BD 41-1030] Generation failed for the IP Integrator block axi_smc 
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_espulsore_0_1, cache-ID = f91ec01bbc5e213c; cache size = 125.245 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 125.245 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_processing_system7_0_0, cache-ID = 586aa35ef47c3a26; cache size = 125.245 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_100M_0, cache-ID = bc8c21f545b59778; cache size = 125.245 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 24 12:56:54 2020] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 12:56:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3625.578 ; gain = 0.000
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3625.578 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3625.578 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 50 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_espulsore_0_1 (axi_espulsore_v1.0 1.0) from revision 49 to revision 50
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_PHASE {175.000} CONFIG.MMCM_CLKOUT0_PHASE {175.000}] [get_bd_cells clk_wiz_0]
endgroup
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3625.578 ; gain = 0.000
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 125.308 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 24 13:07:54 2020] Launched design_1_clk_wiz_0_0_synth_1, design_1_axi_espulsore_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 13:07:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3625.578 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3625.578 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 3625.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.665 . Memory (MB): peak = 3625.578 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.666 . Memory (MB): peak = 3625.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3625.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3625.578 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3652.812 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 51 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_espulsore_0_1 (axi_espulsore_v1.0 1.0) from revision 50 to revision 51
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3652.812 ; gain = 0.000
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 128.185 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Sep 24 17:05:18 2020] Launched design_1_axi_espulsore_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Thu Sep 24 17:05:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3652.812 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3652.812 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 52 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_espulsore_0_1 (axi_espulsore_v1.0 1.0) from revision 51 to revision 52
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3652.812 ; gain = 0.000
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 131.012 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Sep 25 10:23:40 2020] Launched design_1_axi_espulsore_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Fri Sep 25 10:23:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3652.812 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3652.812 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3652.812 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 53 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the block design 'design_1.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_axi_espulsore_0_1

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_axi_espulsore_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3652.812 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 54 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_espulsore_0_1 (axi_espulsore_v1.0 1.0) from revision 52 to revision 54
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3763.609 ; gain = 0.000
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 791c34f79ef3bd9c; cache size = 133.839 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Sep 25 10:33:17 2020] Launched design_1_axi_espulsore_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Fri Sep 25 10:33:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3763.750 ; gain = 0.141
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3763.750 ; gain = 0.000
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3764.973 ; gain = 1.223
update_compile_order -fileset sources_1
current_project Minized_Espulsore_v_1
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets rst_ps7_0_100M_peripheral_reset] [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {3 893 213} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_led_g ( pl_led_g ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE pl_led_g [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_led_g
INFO: [board_rule 100-100] connect_bd_intf_net /pl_led_g /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK1 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4120_0000 [ 64K ]>
endgroup
delete_bd_objs [get_bd_ports ARDUINO_A0]
set_property name ARDUINO_A0 [get_bd_intf_ports pl_led_g]
regenerate_bd_layout
startgroup
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3766.805 ; gain = 1.012
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
ERROR: [Ipptcl 7-561] A project named 'axi_espulsore_v1_0_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
current_project axi_espulsore_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 55 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_espulsore_0_1 (axi_espulsore_v1.0 1.0) from revision 54 to revision 55
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3784.215 ; gain = 0.199
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M01_AXI'. A default connection has been created.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(145) to net 'S_SC_AR_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(145) to net 'S_SC_AW_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(141) to net 'm00_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(141) to net 'm00_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(141) to net 'm01_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(141) to net 'm01_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(145) to net 'S_SC_AR_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(145) to net 'S_SC_AW_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(141) to net 'm00_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(141) to net 'm00_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(141) to net 'm01_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(141) to net 'm01_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Sep 25 10:59:53 2020] Launched design_1_axi_smc_0_synth_1, design_1_axi_espulsore_0_1_synth_1, design_1_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_smc_0_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Fri Sep 25 10:59:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3784.242 ; gain = 0.027
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3784.242 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3784.242 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3785.250 ; gain = 1.008
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 56 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_espulsore_0_1 (axi_espulsore_v1.0 1.0) from revision 55 to revision 56
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3785.770 ; gain = 0.000
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
reset_run design_1_axi_smc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(145) to net 'S_SC_AR_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(145) to net 'S_SC_AW_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(141) to net 'm00_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(141) to net 'm00_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(141) to net 'm01_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(141) to net 'm01_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(145) to net 'S_SC_AR_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(145) to net 'S_SC_AW_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(141) to net 'm00_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(141) to net 'm00_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(141) to net 'm01_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(141) to net 'm01_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 6c979c70877fe876; cache size = 143.645 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Sep 25 11:16:51 2020] Launched design_1_axi_espulsore_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Fri Sep 25 11:16:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3785.785 ; gain = 0.016
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3785.785 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3785.926 ; gain = 0.141
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 57 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_espulsore_0_1 (axi_espulsore_v1.0 1.0) from revision 56 to revision 57
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3906.176 ; gain = 0.176
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(145) to net 'S_SC_AR_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(145) to net 'S_SC_AW_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(141) to net 'm00_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(141) to net 'm00_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(141) to net 'm01_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(141) to net 'm01_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(145) to net 'S_SC_AR_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(145) to net 'S_SC_AW_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(141) to net 'm00_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(141) to net 'm00_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(141) to net 'm01_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(141) to net 'm01_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 6c979c70877fe876; cache size = 146.479 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Sep 25 12:28:55 2020] Launched design_1_axi_espulsore_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Fri Sep 25 12:28:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 3906.266 ; gain = 0.090
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3906.266 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3917.984 ; gain = 11.719
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml' ignored by IP packager.
set_property core_revision 58 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\39389\Desktop\Vivado_Workspace\ip_repository\axi_espulsore_1.0\xilinx.com_user_axi_espulsore_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/39389/Desktop/Vivado_Workspace/ip_repository
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'
upgrade_ip -vlnv xilinx.com:user:axi_espulsore:1.0 [get_ips  design_1_axi_espulsore_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_espulsore_0_1 (axi_espulsore_v1.0 1.0) from revision 57 to revision 58
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_espulsore_0_1] -no_script -sync -force -quiet
validate_bd_design
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3921.602 ; gain = 2.453
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /ARDUINO_A0, whose name 'ARDUINO_A0' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /ARDUINO_A0 manually.
Wrote  : <C:\Users\39389\Desktop\Vivado_Workspace\Minized_Espulsore_v_1\Minized_Espulsore_v_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(145) to net 'S_SC_AR_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(145) to net 'S_SC_AW_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(141) to net 'm00_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(141) to net 'm00_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(141) to net 'm01_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(141) to net 'm01_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(145) to net 'S_SC_AR_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(145) to net 'S_SC_AW_1_PAYLD'(141) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(141) to net 'm00_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(141) to net 'm00_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(141) to net 'm01_nodes_M_SC_AR_PAYLD'(145) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(141) to net 'm01_nodes_M_SC_AW_PAYLD'(145) - Only lower order bits will be connected.
Exporting to file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_espulsore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 6c979c70877fe876; cache size = 149.327 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Sep 25 12:38:14 2020] Launched design_1_axi_espulsore_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_espulsore_0_1_synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/design_1_axi_espulsore_0_1_synth_1/runme.log
synth_1: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/synth_1/runme.log
[Fri Sep 25 12:38:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3921.852 ; gain = 0.250
write_hw_platform -fixed -force  -include_bit -file C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3935.094 ; gain = 13.242
ipx::edit_ip_in_project -upgrade true -name axi_espulsore_v1_0_project -directory C:/Users/39389/Desktop/Vivado_Workspace/Minized_Espulsore_v_1/Minized_Espulsore_v_1.tmp/axi_espulsore_v1_0_project c:/Users/39389/Desktop/Vivado_Workspace/ip_repository/axi_espulsore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/39389/desktop/vivado_workspace/minized_espulsore_v_1/minized_espulsore_v_1.tmp/axi_espulsore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 3957.207 ; gain = 10.145
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3957.449 ; gain = 10.387
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 27 16:54:41 2020...
