// Seed: 2201117635
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
  assign id_7 = id_11;
endmodule
module module_1 #(
    parameter id_14 = 32'd0
) (
    output wor id_0,
    input supply1 id_1,
    output tri id_2,
    output supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    output tri id_6,
    output uwire id_7,
    input tri0 id_8,
    output tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    output tri id_12,
    output tri id_13,
    input tri1 _id_14,
    input uwire id_15,
    output tri id_16,
    output uwire id_17,
    input supply1 id_18,
    output tri0 id_19,
    input wand id_20,
    input uwire id_21
);
  logic id_23 = -1;
  wire [(  1  ) : id_14] id_24;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_24,
      id_23,
      id_23,
      id_24,
      id_23,
      id_24,
      id_24,
      id_24,
      id_23,
      id_23,
      id_23
  );
endmodule
