<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_LITE_FIFO_READ</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>FIFO_READ</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="fifo_read" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="fifo_read_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RD_DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_din</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RD_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_rd_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EMPTY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_empty</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_LITE_FIFO_READ_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4e04babc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_LITE_FIFO_READ_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4e04babc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>899fa357</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>49aab4a0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>fifo_din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.FIFO_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_empty</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_rd_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FIFO_WIDTH</spirit:name>
        <spirit:displayName>Fifo Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FIFO_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_LITE_FIFO_READ_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_LITE_FIFO_READ_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2c31b76b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_LITE_FIFO_READ_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_LITE_FIFO_READ_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/AXI_LITE_FIFO_READ_v1_0/data/AXI_LITE_FIFO_READ.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_LITE_FIFO_READ_v1_0/data/AXI_LITE_FIFO_READ.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_LITE_FIFO_READ_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_LITE_FIFO_READ_v1_0/src/AXI_LITE_FIFO_READ.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_LITE_FIFO_READ_v1_0/src/AXI_LITE_FIFO_READ.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_LITE_FIFO_READ_v1_0/src/AXI_LITE_FIFO_READ_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_LITE_FIFO_READ_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_49aab4a0</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_LITE_FIFO_READ_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_WIDTH</spirit:name>
      <spirit:displayName>Fifo Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_WIDTH" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Beta">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_LITE_FIFO_READ_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-06-19T09:33:48Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3575d551_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6729e218_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef042b3_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72735c53_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80fd4cd_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c97012_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f21e9f4_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c50995c_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a118cc_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3649192f_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@994fe17_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777160b5_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b06f714_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aecac45_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c061439_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f20efd8_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afc2914_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463a5dae_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7964399c_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cacd5b1_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc5ac3e_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38817749_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e59bb5c_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76174953_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b14ede_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75690686_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f66322d_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3156f7c3_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b56819_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30124375_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e86aa1_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2891f4_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f6a91a_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47594fd6_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66035a90_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586d841c_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28338f65_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6049f42c_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1dea37_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ecc550_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b14a6d7_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc3df58_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac532b7_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a97b20a_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b36afe_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8b4f79_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590fa783_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de79e62_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef9d747_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416ce8af_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a1e266_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3acffa5c_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6724a0ba_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cd3cf2_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429d2ca2_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12399037_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648fb795_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5200310b_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2463794d_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4803089c_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7a643f_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de154f6_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d09eaf_ARCHIVE_LOCATION">f:/FPGA_Projects/ZYNQ/IP_Manage/ip_repo/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0d5271_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba5182f_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40726884_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbe4cb_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b4283d_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6566e0_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d980205_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d5aa5e_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1aac9a_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb253af_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c94d952_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3139ce96_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cacdd7_ARCHIVE_LOCATION">d:/FPGA_Prj_D/ADS7883/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5eaa67_ARCHIVE_LOCATION">f:/VivadoProj/USR_IP/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7833e7c3_ARCHIVE_LOCATION">f:/VivadoProj/USR_IP/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d06db7c_ARCHIVE_LOCATION">f:/VivadoProj/USR_IP/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc3d47d_ARCHIVE_LOCATION">f:/VivadoProj/USR_IP/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a920e8d_ARCHIVE_LOCATION">f:/VivadoProj/USR_IP/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441702f8_ARCHIVE_LOCATION">f:/VivadoProj/USR_IP/AXI_LITE_FIFO_READ_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="da661a97"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e8ef8569"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="568744bc"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f97c67c0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="41e8ec55"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
