 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : scramble_top
Version: O-2018.06-SP1
Date   : Wed Jun 11 20:37:44 2025
****************************************

Operating Conditions: tt1v25c   Library: tcbn28hpcplusbwp40p140hvttt1v25c_ccs
Wire Load Model Mode: segmented

  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U137/ZN (NR2D3BWP40P140HVT)                             0.04       1.45 r
  U175/ZN (INR2D0BWP40P140HVT)                            0.01       1.46 f
  U173/ZN (CKND0BWP40P140HVT)                             0.01       1.48 r
  U174/ZN (INVD1BWP40P140HVT)                             0.30       1.78 f
  ics_data[9] (out)                                       0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U137/ZN (NR2D3BWP40P140HVT)                             0.04       1.45 r
  U172/ZN (INR2D0BWP40P140HVT)                            0.01       1.46 f
  U170/ZN (CKND0BWP40P140HVT)                             0.01       1.48 r
  U171/ZN (INVD1BWP40P140HVT)                             0.30       1.78 f
  ics_data[8] (out)                                       0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U137/ZN (NR2D3BWP40P140HVT)                             0.04       1.45 r
  U166/ZN (INR2D0BWP40P140HVT)                            0.01       1.46 f
  U164/ZN (CKND0BWP40P140HVT)                             0.01       1.48 r
  U165/ZN (INVD1BWP40P140HVT)                             0.30       1.78 f
  ics_data[7] (out)                                       0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U137/ZN (NR2D3BWP40P140HVT)                             0.04       1.45 r
  U36/ZN (INR2D0BWP40P140HVT)                             0.01       1.46 f
  U341/ZN (CKND0BWP40P140HVT)                             0.01       1.48 r
  U342/ZN (INVD1BWP40P140HVT)                             0.30       1.78 f
  ics_data[6] (out)                                       0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U137/ZN (NR2D3BWP40P140HVT)                             0.04       1.45 r
  U163/ZN (INR2D0BWP40P140HVT)                            0.01       1.46 f
  U161/ZN (CKND0BWP40P140HVT)                             0.01       1.48 r
  U162/ZN (INVD1BWP40P140HVT)                             0.30       1.78 f
  ics_data[5] (out)                                       0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U137/ZN (NR2D3BWP40P140HVT)                             0.04       1.45 r
  U58/ZN (INR2D0BWP40P140HVT)                             0.01       1.46 f
  U338/ZN (CKND0BWP40P140HVT)                             0.01       1.48 r
  U339/ZN (INVD1BWP40P140HVT)                             0.30       1.78 f
  ics_data[4] (out)                                       0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U137/ZN (NR2D3BWP40P140HVT)                             0.04       1.45 r
  U69/ZN (INR2D0BWP40P140HVT)                             0.01       1.46 f
  U336/ZN (CKND0BWP40P140HVT)                             0.01       1.48 r
  U337/ZN (INVD1BWP40P140HVT)                             0.30       1.78 f
  ics_data[3] (out)                                       0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U137/ZN (NR2D3BWP40P140HVT)                             0.04       1.45 r
  U81/ZN (INR2D0BWP40P140HVT)                             0.01       1.46 f
  U334/ZN (CKND0BWP40P140HVT)                             0.01       1.48 r
  U335/ZN (INVD1BWP40P140HVT)                             0.30       1.78 f
  ics_data[2] (out)                                       0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U137/ZN (NR2D3BWP40P140HVT)                             0.04       1.45 r
  U160/ZN (INR2D0BWP40P140HVT)                            0.01       1.46 f
  U158/ZN (CKND0BWP40P140HVT)                             0.01       1.48 r
  U159/ZN (INVD1BWP40P140HVT)                             0.30       1.78 f
  ics_data[1] (out)                                       0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U339/ZN (NR2D0BWP40P140HVT)                  0.07       2.57 r
  u_scramble/U338/ZN (AOI22D0BWP40P140HVT)                0.03       2.60 f
  u_scramble/U337/ZN (OAI21D0BWP40P140HVT)                0.02       2.63 r
  u_scramble/U336/ZN (NR4D0BWP40P140HVT)                  0.04       2.66 f
  u_scramble/U335/ZN (OAI21D0BWP40P140HVT)                0.02       2.68 r
  u_scramble/x1_reg_45_/D (DFCNQD1BWP40P140HVT)           0.00       2.68 r
  data arrival time                                                  2.68

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_45_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U348/ZN (NR2D0BWP40P140HVT)                  0.07       2.57 r
  u_scramble/U144/ZN (AOI22D0BWP40P140HVT)                0.04       2.61 f
  u_scramble/U142/ZN (OAI211D0BWP40P140HVT)               0.02       2.63 r
  u_scramble/U141/ZN (AOI221D0BWP40P140HVT)               0.02       2.65 f
  u_scramble/U140/ZN (OAI211D0BWP40P140HVT)               0.03       2.68 r
  u_scramble/x1_reg_12_/D (DFCNQD1BWP40P140HVT)           0.00       2.68 r
  data arrival time                                                  2.68

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_12_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U196/Z (AN2D1BWP40P140HVT)                              0.34       1.75 f
  ics_data[19] (out)                                      0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U195/Z (AN2D1BWP40P140HVT)                              0.34       1.75 f
  ics_data[18] (out)                                      0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U194/Z (AN2D1BWP40P140HVT)                              0.34       1.75 f
  ics_data[17] (out)                                      0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U193/Z (AN2D1BWP40P140HVT)                              0.34       1.75 f
  ics_data[16] (out)                                      0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U192/Z (AN2D1BWP40P140HVT)                              0.34       1.75 f
  ics_data[15] (out)                                      0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U191/Z (AN2D1BWP40P140HVT)                              0.34       1.75 f
  ics_data[14] (out)                                      0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U190/Z (AN2D1BWP40P140HVT)                              0.34       1.75 f
  ics_data[13] (out)                                      0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U189/Z (AN2D1BWP40P140HVT)                              0.34       1.75 f
  ics_data[12] (out)                                      0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U188/Z (AN2D1BWP40P140HVT)                              0.34       1.75 f
  ics_data[11] (out)                                      0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U176/Z (AN2D1BWP40P140HVT)                              0.34       1.75 f
  ics_data[10] (out)                                      0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U282/ZN (NR2D0BWP40P140HVT)                  0.07       2.56 r
  u_scramble/U281/ZN (AOI22D0BWP40P140HVT)                0.04       2.60 f
  u_scramble/U278/ZN (OAI211D0BWP40P140HVT)               0.02       2.62 r
  u_scramble/U277/ZN (AOI211D0BWP40P140HVT)               0.03       2.65 f
  u_scramble/U276/ZN (OAI21D0BWP40P140HVT)                0.02       2.67 r
  u_scramble/x1_reg_37_/D (DFCNQD1BWP40P140HVT)           0.00       2.67 r
  data arrival time                                                  2.67

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_37_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U193/ZN (NR2D0BWP40P140HVT)                  0.06       2.56 r
  u_scramble/U191/ZN (AOI22D0BWP40P140HVT)                0.02       2.58 f
  u_scramble/U188/ZN (OAI211D0BWP40P140HVT)               0.02       2.60 r
  u_scramble/U187/ZN (AOI211D0BWP40P140HVT)               0.03       2.63 f
  u_scramble/U186/ZN (OAI31D0BWP40P140HVT)                0.02       2.65 r
  u_scramble/x1_reg_22_/D (DFCNQD1BWP40P140HVT)           0.00       2.65 r
  data arrival time                                                  2.65

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_22_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U348/ZN (NR2D0BWP40P140HVT)                  0.07       2.57 r
  u_scramble/U149/ZN (AOI221D0BWP40P140HVT)               0.05       2.61 f
  u_scramble/U148/ZN (OAI211D0BWP40P140HVT)               0.03       2.64 r
  u_scramble/x1_reg_15_/D (DFCNQD1BWP40P140HVT)           0.00       2.64 r
  data arrival time                                                  2.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_15_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U282/ZN (NR2D0BWP40P140HVT)                  0.07       2.56 r
  u_scramble/U127/ZN (AOI221D0BWP40P140HVT)               0.04       2.61 f
  u_scramble/U126/ZN (OAI211D0BWP40P140HVT)               0.03       2.63 r
  u_scramble/x1_reg_6_/D (DFCNQD1BWP40P140HVT)            0.00       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_6_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U280/ZN (NR2D0BWP40P140HVT)                  0.07       2.56 r
  u_scramble/U244/ZN (AOI221D0BWP40P140HVT)               0.04       2.61 f
  u_scramble/U243/ZN (OAI211D0BWP40P140HVT)               0.03       2.63 r
  u_scramble/x1_reg_31_/D (DFCSNQD1BWP40P140HVT)          0.00       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_31_/CP (DFCSNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U339/ZN (NR2D0BWP40P140HVT)                  0.07       2.57 r
  u_scramble/U139/ZN (AOI22D0BWP40P140HVT)                0.04       2.61 f
  u_scramble/U135/ZN (OAI211D0BWP40P140HVT)               0.02       2.63 r
  u_scramble/x1_reg_11_/D (DFCNQD1BWP40P140HVT)           0.00       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_11_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U348/ZN (NR2D0BWP40P140HVT)                  0.07       2.57 r
  u_scramble/U346/ZN (AOI221D0BWP40P140HVT)               0.05       2.61 f
  u_scramble/U345/ZN (IND4D0BWP40P140HVT)                 0.02       2.64 r
  u_scramble/x1_reg_46_/D (DFCNQD1BWP40P140HVT)           0.00       2.64 r
  data arrival time                                                  2.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_46_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U339/ZN (NR2D0BWP40P140HVT)                  0.07       2.57 r
  u_scramble/U146/ZN (AOI21D0BWP40P140HVT)                0.03       2.60 f
  u_scramble/U145/ZN (OAI211D0BWP40P140HVT)               0.02       2.62 r
  u_scramble/x1_reg_14_/D (DFCNQD1BWP40P140HVT)           0.00       2.62 r
  data arrival time                                                  2.62

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_14_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U349/ZN (NR2D0BWP40P140HVT)                  0.08       2.57 r
  u_scramble/U303/ZN (AOI22D0BWP40P140HVT)                0.03       2.61 f
  u_scramble/U297/ZN (ND4D0BWP40P140HVT)                  0.02       2.63 r
  u_scramble/x1_reg_40_/D (DFCNQD1BWP40P140HVT)           0.00       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_40_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U193/ZN (NR2D0BWP40P140HVT)                  0.06       2.56 r
  u_scramble/U170/ZN (AOI22D0BWP40P140HVT)                0.03       2.59 f
  u_scramble/U169/ZN (OAI211D0BWP40P140HVT)               0.03       2.62 r
  u_scramble/x1_reg_19_/D (DFCNQD1BWP40P140HVT)           0.00       2.62 r
  data arrival time                                                  2.62

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_19_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U339/ZN (NR2D0BWP40P140HVT)                  0.07       2.57 r
  u_scramble/U291/ZN (AOI211D0BWP40P140HVT)               0.03       2.60 f
  u_scramble/U290/ZN (OAI211D0BWP40P140HVT)               0.02       2.62 r
  u_scramble/x1_reg_39_/D (DFCNQD1BWP40P140HVT)           0.00       2.62 r
  data arrival time                                                  2.62

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_39_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U14/ZN (NR2D0BWP40P140HVT)                   0.03       2.48 f
  u_scramble/U1168/ZN (AOI221D0BWP40P140HVT)              0.04       2.51 r
  u_scramble/U1167/ZN (OAI211D0BWP40P140HVT)              0.04       2.56 f
  u_scramble/U1166/ZN (AOI221D0BWP40P140HVT)              0.04       2.60 r
  u_scramble/U1162/ZN (OAI211D0BWP40P140HVT)              0.04       2.64 f
  u_scramble/x2_reg_42_/D (DFCNQD1BWP40P140HVT)           0.00       2.64 f
  data arrival time                                                  2.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_42_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U178/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U176/ZN (AOI211D0BWP40P140HVT)               0.02       2.58 f
  u_scramble/U175/ZN (OAI211D0BWP40P140HVT)               0.02       2.61 r
  u_scramble/x1_reg_20_/D (DFCNQD1BWP40P140HVT)           0.00       2.61 r
  data arrival time                                                  2.61

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_20_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U155/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U153/ZN (AOI211D0BWP40P140HVT)               0.02       2.58 f
  u_scramble/U152/ZN (OAI211D0BWP40P140HVT)               0.02       2.61 r
  u_scramble/x1_reg_16_/D (DFCNQD1BWP40P140HVT)           0.00       2.61 r
  data arrival time                                                  2.61

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_16_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U308/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U306/ZN (NR3D0BWP40P140HVT)                  0.02       2.58 f
  u_scramble/U305/ZN (OAI211D0BWP40P140HVT)               0.02       2.60 r
  u_scramble/x1_reg_41_/D (DFCNQD1BWP40P140HVT)           0.00       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_41_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U133/ZN (AOI221D0BWP40P140HVT)               0.07       2.56 r
  u_scramble/U130/ZN (NR3D0BWP40P140HVT)                  0.02       2.58 f
  u_scramble/U129/ZN (OAI211D0BWP40P140HVT)               0.02       2.60 r
  u_scramble/x1_reg_10_/D (DFCNQD1BWP40P140HVT)           0.00       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_10_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/U357/ZN (CKND2D0BWP40P140HVT)                0.17       2.41 r
  u_scramble/U5/ZN (INVD1BWP40P140HVT)                    0.07       2.48 f
  u_scramble/U221/ZN (AOI31D0BWP40P140HVT)                0.03       2.51 r
  u_scramble/U219/ZN (OAI211D0BWP40P140HVT)               0.04       2.55 f
  u_scramble/U218/ZN (AOI211D0BWP40P140HVT)               0.04       2.59 r
  u_scramble/U216/ZN (OAI211D0BWP40P140HVT)               0.04       2.63 f
  u_scramble/x1_reg_28_/D (DFCNQD1BWP40P140HVT)           0.00       2.63 f
  data arrival time                                                  2.63

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_28_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.01       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/U357/ZN (CKND2D0BWP40P140HVT)                0.17       2.41 r
  u_scramble/U5/ZN (INVD1BWP40P140HVT)                    0.07       2.48 f
  u_scramble/U232/ZN (AOI31D0BWP40P140HVT)                0.03       2.51 r
  u_scramble/U231/Z (OA211D0BWP40P140HVT)                 0.05       2.56 r
  u_scramble/U230/ZN (OAI31D0BWP40P140HVT)                0.03       2.58 f
  u_scramble/U227/Z (AO211D0BWP40P140HVT)                 0.05       2.64 f
  u_scramble/x1_reg_29_/D (DFCNQD1BWP40P140HVT)           0.00       2.64 f
  data arrival time                                                  2.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_29_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U161/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U159/ZN (AOI211D0BWP40P140HVT)               0.02       2.58 f
  u_scramble/U158/ZN (OAI211D0BWP40P140HVT)               0.02       2.61 r
  u_scramble/x1_reg_17_/D (DFCNQD1BWP40P140HVT)           0.00       2.61 r
  data arrival time                                                  2.61

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_17_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U273/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U271/ZN (AOI211D0BWP40P140HVT)               0.02       2.58 f
  u_scramble/U270/ZN (OAI211D0BWP40P140HVT)               0.02       2.61 r
  u_scramble/x1_reg_36_/D (DFCNQD1BWP40P140HVT)           0.00       2.61 r
  data arrival time                                                  2.61

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_36_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U358/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U355/ZN (NR3D0BWP40P140HVT)                  0.02       2.58 f
  u_scramble/U354/ZN (OAI211D0BWP40P140HVT)               0.02       2.60 r
  u_scramble/x1_reg_47_/D (DFCNQD1BWP40P140HVT)           0.00       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_47_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U331/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U329/ZN (NR3D0BWP40P140HVT)                  0.02       2.58 f
  u_scramble/U328/ZN (OAI211D0BWP40P140HVT)               0.02       2.60 r
  u_scramble/x1_reg_44_/D (DFCNQD1BWP40P140HVT)           0.00       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_44_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U314/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U313/ZN (AOI211D0BWP40P140HVT)               0.02       2.58 f
  u_scramble/U312/ZN (OAI211D0BWP40P140HVT)               0.02       2.61 r
  u_scramble/x1_reg_42_/D (DFCNQD1BWP40P140HVT)           0.00       2.61 r
  data arrival time                                                  2.61

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_42_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U288/ZN (AOI221D0BWP40P140HVT)               0.07       2.56 r
  u_scramble/U285/ZN (NR3D0BWP40P140HVT)                  0.02       2.58 f
  u_scramble/U284/ZN (OAI211D0BWP40P140HVT)               0.02       2.60 r
  u_scramble/x1_reg_38_/D (DFCNQD1BWP40P140HVT)           0.00       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_38_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U322/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U321/ZN (AOI211D0BWP40P140HVT)               0.02       2.58 f
  u_scramble/U320/ZN (OAI211D0BWP40P140HVT)               0.02       2.60 r
  u_scramble/x1_reg_43_/D (DFCNQD1BWP40P140HVT)           0.00       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_43_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U856/ZN (AOI21D0BWP40P140HVT)                0.04       2.48 f
  u_scramble/U855/ZN (OAI21D0BWP40P140HVT)                0.02       2.50 r
  u_scramble/U854/ZN (OAI211D0BWP40P140HVT)               0.04       2.54 f
  u_scramble/U853/ZN (AOI221D0BWP40P140HVT)               0.04       2.58 r
  u_scramble/U849/ZN (OAI211D0BWP40P140HVT)               0.04       2.62 f
  u_scramble/x2_reg_6_/D (DFCNQD1BWP40P140HVT)            0.00       2.62 f
  data arrival time                                                  2.62

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_6_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U123/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U122/ZN (AOI211D0BWP40P140HVT)               0.03       2.58 f
  u_scramble/U121/ZN (CKND2D0BWP40P140HVT)                0.02       2.60 r
  u_scramble/x1_reg_5_/D (DFCNQD1BWP40P140HVT)            0.00       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_5_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U118/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U117/ZN (AOI211D0BWP40P140HVT)               0.02       2.58 f
  u_scramble/U63/ZN (ND2D0BWP40P140HVT)                   0.02       2.60 r
  u_scramble/x1_reg_4_/D (DFCNQD1BWP40P140HVT)            0.00       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_4_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U1017/ZN (AOI21D0BWP40P140HVT)               0.04       2.48 f
  u_scramble/U1016/ZN (OAI21D0BWP40P140HVT)               0.02       2.50 r
  u_scramble/U1014/ZN (OAI211D0BWP40P140HVT)              0.04       2.54 f
  u_scramble/U1013/ZN (AOI211D0BWP40P140HVT)              0.05       2.59 r
  u_scramble/U1012/ZN (OAI21D0BWP40P140HVT)               0.03       2.62 f
  u_scramble/x2_reg_28_/D (DFCNQD1BWP40P140HVT)           0.00       2.62 f
  data arrival time                                                  2.62

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_28_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U225/ZN (NR2D0BWP40P140HVT)                  0.05       2.55 r
  u_scramble/U108/ZN (AOI211D0BWP40P140HVT)               0.03       2.58 f
  u_scramble/U107/ZN (ND3D0BWP40P140HVT)                  0.02       2.60 r
  u_scramble/x1_reg_0_/D (DFCSNQD1BWP40P140HVT)           0.00       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_0_/CP (DFCSNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U199/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U195/Z (OR4D0BWP40P140HVT)                   0.03       2.59 r
  u_scramble/x1_reg_23_/D (DFCNQD1BWP40P140HVT)           0.00       2.59 r
  data arrival time                                                  2.59

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_23_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U185/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U181/Z (OR4D0BWP40P140HVT)                   0.03       2.59 r
  u_scramble/x1_reg_21_/D (DFCNQD1BWP40P140HVT)           0.00       2.59 r
  data arrival time                                                  2.59

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_21_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U168/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U164/Z (OR4D0BWP40P140HVT)                   0.03       2.59 r
  u_scramble/x1_reg_18_/D (DFCNQD1BWP40P140HVT)           0.00       2.59 r
  data arrival time                                                  2.59

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_18_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U14/ZN (NR2D0BWP40P140HVT)                   0.03       2.48 f
  u_scramble/U1141/ZN (AOI21D0BWP40P140HVT)               0.03       2.50 r
  u_scramble/U1137/ZN (OAI211D0BWP40P140HVT)              0.04       2.54 f
  u_scramble/U1136/ZN (AOI31D0BWP40P140HVT)               0.03       2.57 r
  u_scramble/U1132/ZN (OAI211D0BWP40P140HVT)              0.04       2.61 f
  u_scramble/x2_reg_40_/D (DFCNQD1BWP40P140HVT)           0.00       2.61 f
  data arrival time                                                  2.61

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_40_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U249/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U248/Z (OR4D0BWP40P140HVT)                   0.03       2.59 r
  u_scramble/x1_reg_32_/D (DFCNQD1BWP40P140HVT)           0.00       2.59 r
  data arrival time                                                  2.59

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_32_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U254/ZN (AOI221D0BWP40P140HVT)               0.06       2.56 r
  u_scramble/U253/Z (OR4D0BWP40P140HVT)                   0.03       2.59 r
  u_scramble/x1_reg_33_/D (DFCNQD1BWP40P140HVT)           0.00       2.59 r
  data arrival time                                                  2.59

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_33_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U988/ZN (AOI221D0BWP40P140HVT)               0.04       2.49 f
  u_scramble/U986/Z (AO211D0BWP40P140HVT)                 0.05       2.54 f
  u_scramble/U985/ZN (AOI221D0BWP40P140HVT)               0.03       2.57 r
  u_scramble/U982/ZN (OAI211D0BWP40P140HVT)               0.04       2.61 f
  u_scramble/x2_reg_21_/D (DFCNQD1BWP40P140HVT)           0.00       2.61 f
  data arrival time                                                  2.61

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_21_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U235/ZN (OAI32D0BWP40P140HVT)                0.06       2.55 r
  u_scramble/U234/Z (OR4D0BWP40P140HVT)                   0.03       2.59 r
  u_scramble/x1_reg_30_/D (DFCNQD1BWP40P140HVT)           0.00       2.59 r
  data arrival time                                                  2.59

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_30_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[39]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U153/ZN (NR2D0BWP40P140HVT)                             0.08       1.31 r
  U169/ZN (INR2D0BWP40P140HVT)                            0.02       1.33 f
  U167/ZN (CKND0BWP40P140HVT)                             0.02       1.35 r
  U168/ZN (INVD1BWP40P140HVT)                             0.31       1.65 f
  ics_data[39] (out)                                      0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[37]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U153/ZN (NR2D0BWP40P140HVT)                             0.08       1.31 r
  U72/ZN (INR2D0BWP40P140HVT)                             0.02       1.33 f
  U290/ZN (CKND0BWP40P140HVT)                             0.02       1.35 r
  U291/ZN (INVD1BWP40P140HVT)                             0.31       1.65 f
  ics_data[37] (out)                                      0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[36]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U153/ZN (NR2D0BWP40P140HVT)                             0.08       1.31 r
  U73/ZN (INR2D0BWP40P140HVT)                             0.02       1.33 f
  U288/ZN (CKND0BWP40P140HVT)                             0.02       1.35 r
  U289/ZN (INVD1BWP40P140HVT)                             0.31       1.65 f
  ics_data[36] (out)                                      0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[35]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U153/ZN (NR2D0BWP40P140HVT)                             0.08       1.31 r
  U74/ZN (INR2D0BWP40P140HVT)                             0.02       1.33 f
  U286/ZN (CKND0BWP40P140HVT)                             0.02       1.35 r
  U287/ZN (INVD1BWP40P140HVT)                             0.31       1.65 f
  ics_data[35] (out)                                      0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[34]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U153/ZN (NR2D0BWP40P140HVT)                             0.08       1.31 r
  U75/ZN (INR2D0BWP40P140HVT)                             0.02       1.33 f
  U284/ZN (CKND0BWP40P140HVT)                             0.02       1.35 r
  U285/ZN (INVD1BWP40P140HVT)                             0.31       1.65 f
  ics_data[34] (out)                                      0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[33]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U153/ZN (NR2D0BWP40P140HVT)                             0.08       1.31 r
  U76/ZN (INR2D0BWP40P140HVT)                             0.02       1.33 f
  U282/ZN (CKND0BWP40P140HVT)                             0.02       1.35 r
  U283/ZN (INVD1BWP40P140HVT)                             0.31       1.65 f
  ics_data[33] (out)                                      0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[32]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U153/ZN (NR2D0BWP40P140HVT)                             0.08       1.31 r
  U77/ZN (INR2D0BWP40P140HVT)                             0.02       1.33 f
  U280/ZN (CKND0BWP40P140HVT)                             0.02       1.35 r
  U281/ZN (INVD1BWP40P140HVT)                             0.31       1.65 f
  ics_data[32] (out)                                      0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U153/ZN (NR2D0BWP40P140HVT)                             0.08       1.31 r
  U78/ZN (INR2D0BWP40P140HVT)                             0.02       1.33 f
  U278/ZN (CKND0BWP40P140HVT)                             0.02       1.35 r
  U279/ZN (INVD1BWP40P140HVT)                             0.31       1.65 f
  ics_data[31] (out)                                      0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U153/ZN (NR2D0BWP40P140HVT)                             0.08       1.31 r
  U79/ZN (INR2D0BWP40P140HVT)                             0.02       1.33 f
  U276/ZN (CKND0BWP40P140HVT)                             0.02       1.35 r
  U277/ZN (INVD1BWP40P140HVT)                             0.31       1.65 f
  ics_data[30] (out)                                      0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U83/ZN (INR2D0BWP40P140HVT)                             0.02       1.32 f
  U273/ZN (CKND0BWP40P140HVT)                             0.01       1.33 r
  U274/ZN (INVD1BWP40P140HVT)                             0.31       1.64 f
  ics_data[28] (out)                                      0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U84/ZN (INR2D0BWP40P140HVT)                             0.02       1.32 f
  U271/ZN (CKND0BWP40P140HVT)                             0.01       1.33 r
  U272/ZN (INVD1BWP40P140HVT)                             0.31       1.64 f
  ics_data[27] (out)                                      0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U85/ZN (INR2D0BWP40P140HVT)                             0.02       1.32 f
  U269/ZN (CKND0BWP40P140HVT)                             0.01       1.33 r
  U270/ZN (INVD1BWP40P140HVT)                             0.31       1.64 f
  ics_data[26] (out)                                      0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U86/ZN (INR2D0BWP40P140HVT)                             0.02       1.32 f
  U267/ZN (CKND0BWP40P140HVT)                             0.01       1.33 r
  U268/ZN (INVD1BWP40P140HVT)                             0.31       1.64 f
  ics_data[25] (out)                                      0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U87/ZN (INR2D0BWP40P140HVT)                             0.02       1.32 f
  U265/ZN (CKND0BWP40P140HVT)                             0.01       1.33 r
  U266/ZN (INVD1BWP40P140HVT)                             0.31       1.64 f
  ics_data[24] (out)                                      0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U88/ZN (INR2D0BWP40P140HVT)                             0.02       1.32 f
  U263/ZN (CKND0BWP40P140HVT)                             0.01       1.33 r
  U264/ZN (INVD1BWP40P140HVT)                             0.31       1.64 f
  ics_data[23] (out)                                      0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U89/ZN (INR2D0BWP40P140HVT)                             0.02       1.32 f
  U261/ZN (CKND0BWP40P140HVT)                             0.01       1.33 r
  U262/ZN (INVD1BWP40P140HVT)                             0.31       1.64 f
  ics_data[22] (out)                                      0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U90/ZN (INR2D0BWP40P140HVT)                             0.02       1.32 f
  U259/ZN (CKND0BWP40P140HVT)                             0.01       1.33 r
  U260/ZN (INVD1BWP40P140HVT)                             0.31       1.64 f
  ics_data[21] (out)                                      0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U91/ZN (INR2D0BWP40P140HVT)                             0.02       1.32 f
  U257/ZN (CKND0BWP40P140HVT)                             0.01       1.33 r
  U258/ZN (INVD1BWP40P140HVT)                             0.31       1.64 f
  ics_data[20] (out)                                      0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U1080/ZN (OAI211D0BWP40P140HVT)              0.05       2.50 f
  u_scramble/U1079/ZN (AOI221D0BWP40P140HVT)              0.04       2.54 r
  u_scramble/U1075/ZN (OAI211D0BWP40P140HVT)              0.04       2.58 f
  u_scramble/x2_reg_36_/D (DFCNQD1BWP40P140HVT)           0.00       2.58 f
  data arrival time                                                  2.58

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_36_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U264/ZN (OAI211D0BWP40P140HVT)               0.06       2.55 r
  u_scramble/x1_reg_35_/D (DFCNQD1BWP40P140HVT)           0.00       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_35_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U25/ZN (NR2D0BWP40P140HVT)                   0.07       2.36 r
  u_scramble/U35/ZN (CKND0BWP40P140HVT)                   0.14       2.50 f
  u_scramble/U258/ZN (OAI211D0BWP40P140HVT)               0.06       2.55 r
  u_scramble/x1_reg_34_/D (DFCNQD1BWP40P140HVT)           0.00       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_34_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U817/ZN (OAI221D0BWP40P140HVT)               0.06       2.50 f
  u_scramble/U816/ZN (AOI21D0BWP40P140HVT)                0.04       2.54 r
  u_scramble/U814/ZN (AOI32D0BWP40P140HVT)                0.03       2.57 f
  u_scramble/x2_reg_1_/D (DFCNQD1BWP40P140HVT)            0.00       2.57 f
  data arrival time                                                  2.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_1_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U952/ZN (AOI221D0BWP40P140HVT)               0.04       2.49 f
  u_scramble/U950/ZN (AOI211D0BWP40P140HVT)               0.04       2.53 r
  u_scramble/U949/ZN (OAI211D0BWP40P140HVT)               0.04       2.57 f
  u_scramble/x2_reg_17_/D (DFCNQD1BWP40P140HVT)           0.00       2.57 f
  data arrival time                                                  2.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_17_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.01       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U1119/ZN (AOI221D0BWP40P140HVT)              0.04       2.49 f
  u_scramble/U1117/ZN (AOI211D0BWP40P140HVT)              0.04       2.53 r
  u_scramble/U1116/ZN (OAI211D0BWP40P140HVT)              0.04       2.57 f
  u_scramble/x2_reg_39_/D (DFCNQD1BWP40P140HVT)           0.00       2.57 f
  data arrival time                                                  2.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_39_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U847/ZN (AOI221D0BWP40P140HVT)               0.04       2.49 f
  u_scramble/U845/ZN (AOI211D0BWP40P140HVT)               0.04       2.53 r
  u_scramble/U841/ZN (ND4D0BWP40P140HVT)                  0.04       2.57 f
  u_scramble/x2_reg_5_/D (DFCNQD1BWP40P140HVT)            0.00       2.57 f
  data arrival time                                                  2.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_5_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U1182/ZN (AOI221D0BWP40P140HVT)              0.04       2.49 f
  u_scramble/U1180/ZN (AOI211D0BWP40P140HVT)              0.04       2.53 r
  u_scramble/U1179/ZN (ND4D0BWP40P140HVT)                 0.04       2.57 f
  u_scramble/x2_reg_43_/D (DFCNQD1BWP40P140HVT)           0.00       2.57 f
  data arrival time                                                  2.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_43_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U1068/ZN (AOI221D0BWP40P140HVT)              0.04       2.49 f
  u_scramble/U1061/ZN (AOI211D0BWP40P140HVT)              0.04       2.53 r
  u_scramble/U1060/ZN (OAI211D0BWP40P140HVT)              0.04       2.57 f
  u_scramble/x2_reg_35_/D (DFCNQD1BWP40P140HVT)           0.00       2.57 f
  data arrival time                                                  2.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_35_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U1107/ZN (AOI221D0BWP40P140HVT)              0.04       2.49 f
  u_scramble/U1102/ZN (AOI211D0BWP40P140HVT)              0.04       2.53 r
  u_scramble/U1101/ZN (OAI211D0BWP40P140HVT)              0.04       2.57 f
  u_scramble/x2_reg_38_/D (DFCNQD1BWP40P140HVT)           0.00       2.57 f
  data arrival time                                                  2.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_38_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U917/ZN (AOI221D0BWP40P140HVT)               0.04       2.49 f
  u_scramble/U916/ZN (AOI221D0BWP40P140HVT)               0.04       2.52 r
  u_scramble/U915/ZN (ND4D0BWP40P140HVT)                  0.04       2.56 f
  u_scramble/x2_reg_13_/D (DFCNQD1BWP40P140HVT)           0.00       2.56 f
  data arrival time                                                  2.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_13_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U892/ZN (OAI221D0BWP40P140HVT)               0.07       2.51 f
  u_scramble/U891/ZN (AOI221D0BWP40P140HVT)               0.04       2.55 r
  u_scramble/U888/ZN (CKND2D0BWP40P140HVT)                0.02       2.57 f
  u_scramble/x2_reg_10_/D (DFCNQD1BWP40P140HVT)           0.00       2.57 f
  data arrival time                                                  2.57

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_10_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U151/ZN (IND2D0BWP40P140HVT)                            0.10       1.40 f
  U137/ZN (NR2D3BWP40P140HVT)                             0.04       1.45 r
  U237/ZN (INR2D2BWP40P140HVT)                            0.16       1.61 f
  ics_data[0] (out)                                       0.00       1.61 f
  data arrival time                                                  1.61

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/U362/ZN (CKND2D0BWP40P140HVT)                0.15       2.38 r
  u_scramble/U296/ZN (CKND0BWP40P140HVT)                  0.10       2.48 f
  u_scramble/U201/ZN (AOI22D0BWP40P140HVT)                0.05       2.53 r
  u_scramble/U200/ZN (ND3D0BWP40P140HVT)                  0.03       2.56 f
  u_scramble/x1_reg_24_/D (DFCNQD1BWP40P140HVT)           0.00       2.56 f
  data arrival time                                                  2.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_24_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U839/ZN (AOI221D0BWP40P140HVT)               0.04       2.48 f
  u_scramble/U838/ZN (AOI21D0BWP40P140HVT)                0.03       2.52 r
  u_scramble/U832/ZN (OAI211D0BWP40P140HVT)               0.04       2.56 f
  u_scramble/x2_reg_4_/D (DFCNQD1BWP40P140HVT)            0.00       2.56 f
  data arrival time                                                  2.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_4_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/U362/ZN (CKND2D0BWP40P140HVT)                0.15       2.38 r
  u_scramble/U296/ZN (CKND0BWP40P140HVT)                  0.10       2.48 f
  u_scramble/U209/ZN (AOI22D0BWP40P140HVT)                0.05       2.53 r
  u_scramble/U208/ZN (ND3D0BWP40P140HVT)                  0.03       2.56 f
  u_scramble/x1_reg_26_/D (DFCNQD1BWP40P140HVT)           0.00       2.56 f
  data arrival time                                                  2.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_26_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U881/ZN (NR2D0BWP40P140HVT)                  0.03       2.48 f
  u_scramble/U879/ZN (AOI221D0BWP40P140HVT)               0.04       2.52 r
  u_scramble/U878/ZN (ND4D0BWP40P140HVT)                  0.04       2.56 f
  u_scramble/x2_reg_9_/D (DFCNQD1BWP40P140HVT)            0.00       2.56 f
  data arrival time                                                  2.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_9_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U1056/ZN (AOI221D0BWP40P140HVT)              0.04       2.49 f
  u_scramble/U1053/ZN (NR4D0BWP40P140HVT)                 0.03       2.52 r
  u_scramble/U1050/ZN (OAI211D0BWP40P140HVT)              0.04       2.55 f
  u_scramble/x2_reg_34_/D (DFCNQD1BWP40P140HVT)           0.00       2.55 f
  data arrival time                                                  2.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_34_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U932/ZN (NR3D0BWP40P140HVT)                  0.03       2.48 f
  u_scramble/U931/ZN (AOI221D0BWP40P140HVT)               0.03       2.51 r
  u_scramble/U930/ZN (ND4D0BWP40P140HVT)                  0.04       2.55 f
  u_scramble/x2_reg_15_/D (DFCNQD1BWP40P140HVT)           0.00       2.55 f
  data arrival time                                                  2.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_15_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U828/ZN (OAI22D0BWP40P140HVT)                0.04       2.49 f
  u_scramble/U827/ZN (AOI221D0BWP40P140HVT)               0.04       2.52 r
  u_scramble/U826/ZN (ND3D0BWP40P140HVT)                  0.03       2.55 f
  u_scramble/x2_reg_3_/D (DFCNQD1BWP40P140HVT)            0.00       2.55 f
  data arrival time                                                  2.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_3_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.14       2.03 r
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.13       2.16 f
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.10       2.26 r
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.14       2.41 f
  u_scramble/U882/ZN (NR2D0BWP40P140HVT)                  0.06       2.47 r
  u_scramble/U864/ZN (AOI221D0BWP40P140HVT)               0.04       2.51 f
  u_scramble/U861/ZN (ND3D0BWP40P140HVT)                  0.02       2.53 r
  u_scramble/x2_reg_7_/D (DFCNQD1BWP40P140HVT)            0.00       2.53 r
  data arrival time                                                  2.53

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_7_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U1246/ZN (NR2D0BWP40P140HVT)                 0.03       2.48 f
  u_scramble/U1197/ZN (AOI211D0BWP40P140HVT)              0.03       2.51 r
  u_scramble/U1196/ZN (OAI211D0BWP40P140HVT)              0.04       2.55 f
  u_scramble/x2_reg_44_/D (DFCNQD1BWP40P140HVT)           0.00       2.55 f
  data arrival time                                                  2.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_44_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.31 r
  u_scramble/U76/ZN (NR2OPTIBD1BWP40P140HVT)              0.05       2.36 f
  u_scramble/U6/ZN (INVD1BWP40P140HVT)                    0.08       2.44 r
  u_scramble/U214/ZN (OAI22D0BWP40P140HVT)                0.03       2.47 f
  u_scramble/U213/ZN (AOI211D0BWP40P140HVT)               0.04       2.51 r
  u_scramble/U212/ZN (OAI21D0BWP40P140HVT)                0.03       2.54 f
  u_scramble/x1_reg_27_/D (DFCNQD1BWP40P140HVT)           0.00       2.54 f
  data arrival time                                                  2.54

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_27_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.31 r
  u_scramble/U76/ZN (NR2OPTIBD1BWP40P140HVT)              0.05       2.36 f
  u_scramble/U6/ZN (INVD1BWP40P140HVT)                    0.08       2.44 r
  u_scramble/U206/ZN (OAI22D0BWP40P140HVT)                0.03       2.47 f
  u_scramble/U205/ZN (AOI211D0BWP40P140HVT)               0.04       2.51 r
  u_scramble/U204/ZN (OAI21D0BWP40P140HVT)                0.03       2.54 f
  u_scramble/x1_reg_25_/D (DFCNQD1BWP40P140HVT)           0.00       2.54 f
  data arrival time                                                  2.54

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_25_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U903/ZN (AOI221D0BWP40P140HVT)               0.04       2.49 f
  u_scramble/U901/ZN (AOI211D0BWP40P140HVT)               0.04       2.53 r
  u_scramble/U65/ZN (ND2D0BWP40P140HVT)                   0.02       2.55 f
  u_scramble/x2_reg_11_/D (DFCNQD1BWP40P140HVT)           0.00       2.55 f
  data arrival time                                                  2.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_11_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/U357/ZN (CKND2D0BWP40P140HVT)                0.17       2.41 r
  u_scramble/U5/ZN (INVD1BWP40P140HVT)                    0.07       2.48 f
  u_scramble/U240/ZN (CKND2D0BWP40P140HVT)                0.03       2.50 r
  u_scramble/U114/ZN (OAI211D0BWP40P140HVT)               0.04       2.54 f
  u_scramble/x1_reg_2_/D (DFCNQD1BWP40P140HVT)            0.00       2.54 f
  data arrival time                                                  2.54

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_2_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U972/ZN (AOI221D0BWP40P140HVT)               0.04       2.49 f
  u_scramble/U968/ZN (AOI211D0BWP40P140HVT)               0.04       2.53 r
  u_scramble/U67/ZN (ND2D0BWP40P140HVT)                   0.02       2.55 f
  u_scramble/x2_reg_19_/D (DFCNQD1BWP40P140HVT)           0.00       2.55 f
  data arrival time                                                  2.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_19_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U947/ZN (AOI21D0BWP40P140HVT)                0.04       2.48 f
  u_scramble/U946/ZN (OAI21D0BWP40P140HVT)                0.02       2.50 r
  u_scramble/U938/ZN (OAI211D0BWP40P140HVT)               0.04       2.54 f
  u_scramble/x2_reg_16_/D (DFCNQD1BWP40P140HVT)           0.00       2.54 f
  data arrival time                                                  2.54

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_16_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U1000/ZN (AOI221D0BWP40P140HVT)              0.04       2.49 f
  u_scramble/U998/ZN (AOI211D0BWP40P140HVT)               0.04       2.53 r
  u_scramble/U66/ZN (ND2D0BWP40P140HVT)                   0.02       2.55 f
  u_scramble/x2_reg_22_/D (DFCNQD1BWP40P140HVT)           0.00       2.55 f
  data arrival time                                                  2.55

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_22_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U1088/ZN (AOI21D0BWP40P140HVT)               0.04       2.48 f
  u_scramble/U1087/ZN (OAI21D0BWP40P140HVT)               0.02       2.50 r
  u_scramble/U1086/ZN (OAI211D0BWP40P140HVT)              0.04       2.54 f
  u_scramble/x2_reg_37_/D (DFCNQD1BWP40P140HVT)           0.00       2.54 f
  data arrival time                                                  2.54

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_37_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.14       2.03 r
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.13       2.16 f
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.10       2.26 r
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.14       2.41 f
  u_scramble/U976/ZN (AOI21D0BWP40P140HVT)                0.06       2.47 r
  u_scramble/U975/ZN (OAI21D0BWP40P140HVT)                0.03       2.49 f
  u_scramble/U974/ZN (OAI211D0BWP40P140HVT)               0.02       2.52 r
  u_scramble/x2_reg_20_/D (DFCNQD1BWP40P140HVT)           0.00       2.52 r
  data arrival time                                                  2.52

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_20_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.14       2.03 r
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.13       2.16 f
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.10       2.26 r
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.14       2.41 f
  u_scramble/U1246/ZN (NR2D0BWP40P140HVT)                 0.06       2.46 r
  u_scramble/U1245/ZN (CKND0BWP40P140HVT)                 0.02       2.48 f
  u_scramble/U1227/ZN (OAI211D0BWP40P140HVT)              0.02       2.51 r
  u_scramble/x2_reg_46_/D (DFCNQD1BWP40P140HVT)           0.00       2.51 r
  data arrival time                                                  2.51

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_46_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.08       2.21 r
  u_scramble/U10/ZN (INVD2BWP40P140HVT)                   0.07       2.28 f
  u_scramble/U76/ZN (NR2OPTIBD1BWP40P140HVT)              0.06       2.34 r
  u_scramble/U6/ZN (INVD1BWP40P140HVT)                    0.08       2.42 f
  u_scramble/U39/ZN (NR2D0BWP40P140HVT)                   0.05       2.47 r
  u_scramble/U111/Z (AO211D0BWP40P140HVT)                 0.04       2.51 r
  u_scramble/x1_reg_1_/D (DFCNQD1BWP40P140HVT)            0.00       2.51 r
  data arrival time                                                  2.51

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_1_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2984/ZN (NR2D0BWP40P140HVT)                 0.08       2.35 r
  u_scramble/U2983/ZN (CKND0BWP40P140HVT)                 0.05       2.41 f
  u_scramble/U2449/ZN (CKND2D0BWP40P140HVT)               0.02       2.43 r
  u_scramble/U2448/ZN (AOI22D0BWP40P140HVT)               0.03       2.46 f
  u_scramble/U2441/ZN (OAI211D0BWP40P140HVT)              0.04       2.49 r
  u_scramble/scramble_data_reg_6__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.49 r
  data arrival time                                                  2.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_6__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2995/ZN (NR2D0BWP40P140HVT)                 0.06       2.33 r
  u_scramble/U2994/ZN (CKND0BWP40P140HVT)                 0.06       2.39 f
  u_scramble/U2164/ZN (OAI22D0BWP40P140HVT)               0.04       2.43 r
  u_scramble/U2163/ZN (AOI221D0BWP40P140HVT)              0.02       2.45 f
  u_scramble/U2161/ZN (OAI211D0BWP40P140HVT)              0.04       2.49 r
  u_scramble/scramble_data_reg_0__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.49 r
  data arrival time                                                  2.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_0__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[49]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U206/Z (AN2D1BWP40P140HVT)                              0.33       1.56 f
  ics_data[49] (out)                                      0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[48]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U205/Z (AN2D1BWP40P140HVT)                              0.33       1.56 f
  ics_data[48] (out)                                      0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[47]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U204/Z (AN2D1BWP40P140HVT)                              0.33       1.56 f
  ics_data[47] (out)                                      0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[46]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U203/Z (AN2D1BWP40P140HVT)                              0.33       1.56 f
  ics_data[46] (out)                                      0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[45]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U202/Z (AN2D1BWP40P140HVT)                              0.33       1.56 f
  ics_data[45] (out)                                      0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[44]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U201/Z (AN2D1BWP40P140HVT)                              0.33       1.56 f
  ics_data[44] (out)                                      0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[43]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U200/Z (AN2D1BWP40P140HVT)                              0.33       1.56 f
  ics_data[43] (out)                                      0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[42]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U199/Z (AN2D1BWP40P140HVT)                              0.33       1.56 f
  ics_data[42] (out)                                      0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[41]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U198/Z (AN2D1BWP40P140HVT)                              0.33       1.56 f
  ics_data[41] (out)                                      0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[40]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U197/Z (AN2D1BWP40P140HVT)                              0.33       1.56 f
  ics_data[40] (out)                                      0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2995/ZN (NR2D0BWP40P140HVT)                 0.06       2.33 r
  u_scramble/U2994/ZN (CKND0BWP40P140HVT)                 0.06       2.39 f
  u_scramble/U2203/ZN (OAI22D0BWP40P140HVT)               0.04       2.43 r
  u_scramble/U2200/ZN (AOI211D0BWP40P140HVT)              0.02       2.45 f
  u_scramble/U2199/ZN (ND3D0BWP40P140HVT)                 0.03       2.48 r
  u_scramble/scramble_data_reg_1__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_1__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U1023/ZN (OAI211D0BWP40P140HVT)              0.06       2.50 f
  u_scramble/x2_reg_29_/D (DFCNQD1BWP40P140HVT)           0.00       2.50 f
  data arrival time                                                  2.50

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_29_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.01       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U55/ZN (CKND0BWP40P140HVT)                   0.12       2.44 r
  u_scramble/U867/ZN (OAI211D0BWP40P140HVT)               0.06       2.50 f
  u_scramble/x2_reg_8_/D (DFCNQD1BWP40P140HVT)            0.00       2.50 f
  data arrival time                                                  2.50

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_8_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                     -0.01       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2984/ZN (NR2D0BWP40P140HVT)                 0.08       2.35 r
  u_scramble/U2983/ZN (CKND0BWP40P140HVT)                 0.05       2.41 f
  u_scramble/U2252/ZN (OAI22D0BWP40P140HVT)               0.03       2.43 r
  u_scramble/U2251/ZN (NR4D0BWP40P140HVT)                 0.03       2.46 f
  u_scramble/U2250/ZN (ND3D0BWP40P140HVT)                 0.02       2.48 r
  u_scramble/scramble_data_reg_2__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_2__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2995/ZN (NR2D0BWP40P140HVT)                 0.06       2.33 r
  u_scramble/U2994/ZN (CKND0BWP40P140HVT)                 0.06       2.39 f
  u_scramble/U2501/ZN (OAI22D0BWP40P140HVT)               0.03       2.42 r
  u_scramble/U2500/ZN (AOI21D0BWP40P140HVT)               0.02       2.45 f
  u_scramble/U2492/ZN (OAI211D0BWP40P140HVT)              0.03       2.48 r
  u_scramble/scramble_data_reg_7__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_7__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2984/ZN (NR2D0BWP40P140HVT)                 0.08       2.35 r
  u_scramble/U2983/ZN (CKND0BWP40P140HVT)                 0.05       2.41 f
  u_scramble/U2976/ZN (OAI22D0BWP40P140HVT)               0.03       2.43 r
  u_scramble/U2901/ZN (AOI211D0BWP40P140HVT)              0.02       2.46 f
  u_scramble/U2900/ZN (OAI21D0BWP40P140HVT)               0.02       2.48 r
  u_scramble/scramble_data_reg_11__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_11__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2995/ZN (NR2D0BWP40P140HVT)                 0.06       2.33 r
  u_scramble/U2994/ZN (CKND0BWP40P140HVT)                 0.06       2.39 f
  u_scramble/U2558/ZN (OAI21D0BWP40P140HVT)               0.03       2.42 r
  u_scramble/U2557/ZN (AOI211D0BWP40P140HVT)              0.02       2.44 f
  u_scramble/U2556/ZN (OAI211D0BWP40P140HVT)              0.04       2.48 r
  u_scramble/scramble_data_reg_8__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_8__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2984/ZN (NR2D0BWP40P140HVT)                 0.08       2.35 r
  u_scramble/U2983/ZN (CKND0BWP40P140HVT)                 0.05       2.41 f
  u_scramble/U2764/ZN (OAI22D0BWP40P140HVT)               0.03       2.44 r
  u_scramble/U2758/ZN (NR2D0BWP40P140HVT)                 0.02       2.46 f
  u_scramble/U2757/ZN (ND4D0BWP40P140HVT)                 0.02       2.47 r
  u_scramble/scramble_data_reg_10__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.47 r
  data arrival time                                                  2.47

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_10__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2995/ZN (NR2D0BWP40P140HVT)                 0.06       2.33 r
  u_scramble/U2994/ZN (CKND0BWP40P140HVT)                 0.06       2.39 f
  u_scramble/U2879/ZN (OAI22D0BWP40P140HVT)               0.04       2.43 r
  u_scramble/U2878/ZN (NR3D0BWP40P140HVT)                 0.02       2.45 f
  u_scramble/U2877/ZN (OAI211D0BWP40P140HVT)              0.02       2.47 r
  u_scramble/scramble_data_reg_11__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.47 r
  data arrival time                                                  2.47

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_11__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2894/ZN (OAI21D0BWP40P140HVT)               0.08       2.35 r
  u_scramble/U2893/ZN (CKND0BWP40P140HVT)                 0.05       2.40 f
  u_scramble/U2246/ZN (OAI22D0BWP40P140HVT)               0.03       2.43 r
  u_scramble/U2244/ZN (NR3D0BWP40P140HVT)                 0.02       2.45 f
  u_scramble/U2243/ZN (OAI211D0BWP40P140HVT)              0.02       2.47 r
  u_scramble/scramble_data_reg_2__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.47 r
  data arrival time                                                  2.47

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_2__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2995/ZN (NR2D0BWP40P140HVT)                 0.06       2.33 r
  u_scramble/U2994/ZN (CKND0BWP40P140HVT)                 0.06       2.39 f
  u_scramble/U2453/ZN (OAI22D0BWP40P140HVT)               0.03       2.42 r
  u_scramble/U2452/ZN (AOI211D0BWP40P140HVT)              0.02       2.45 f
  u_scramble/U2450/ZN (ND4D0BWP40P140HVT)                 0.02       2.47 r
  u_scramble/scramble_data_reg_6__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.47 r
  data arrival time                                                  2.47

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_6__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2887/ZN (OAI21D0BWP40P140HVT)               0.07       2.34 r
  u_scramble/U2886/ZN (CKND0BWP40P140HVT)                 0.04       2.38 f
  u_scramble/U2393/ZN (OAI22D0BWP40P140HVT)               0.03       2.41 r
  u_scramble/U2390/ZN (AOI211D0BWP40P140HVT)              0.02       2.43 f
  u_scramble/U2389/ZN (ND3D0BWP40P140HVT)                 0.03       2.46 r
  u_scramble/scramble_data_reg_5__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_5__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2894/ZN (OAI21D0BWP40P140HVT)               0.08       2.35 r
  u_scramble/U2893/ZN (CKND0BWP40P140HVT)                 0.05       2.40 f
  u_scramble/U2663/ZN (OAI22D0BWP40P140HVT)               0.03       2.43 r
  u_scramble/U2662/ZN (NR2D0BWP40P140HVT)                 0.02       2.44 f
  u_scramble/U2661/ZN (ND4D0BWP40P140HVT)                 0.02       2.46 r
  u_scramble/scramble_data_reg_9__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_9__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2887/ZN (OAI21D0BWP40P140HVT)               0.07       2.34 r
  u_scramble/U2886/ZN (CKND0BWP40P140HVT)                 0.04       2.38 f
  u_scramble/U2581/ZN (OAI22D0BWP40P140HVT)               0.03       2.41 r
  u_scramble/U2569/ZN (AOI211D0BWP40P140HVT)              0.02       2.43 f
  u_scramble/U2568/ZN (OAI211D0BWP40P140HVT)              0.03       2.46 r
  u_scramble/scramble_data_reg_8__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_8__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U47/ZN (ND2D0BWP40P140HVT)                   0.17       2.24 f
  u_scramble/U519/ZN (CKND0BWP40P140HVT)                  0.07       2.30 r
  u_scramble/U46/ZN (ND2D0BWP40P140HVT)                   0.03       2.33 f
  u_scramble/U416/ZN (AOI22D0BWP40P140HVT)                0.03       2.36 r
  u_scramble/U415/ZN (AOI21D0BWP40P140HVT)                0.02       2.38 f
  u_scramble/U414/ZN (OAI221D0BWP40P140HVT)               0.02       2.40 r
  u_scramble/U413/Z (AO211D0BWP40P140HVT)                 0.05       2.45 r
  u_scramble/x1_reg_58_/D (DFCNQD1BWP40P140HVT)           0.00       2.45 r
  data arrival time                                                  2.45

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_58_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2984/ZN (NR2D0BWP40P140HVT)                 0.08       2.35 r
  u_scramble/U2167/ZN (AOI22D0BWP40P140HVT)               0.04       2.39 f
  u_scramble/U2166/ZN (OAI211D0BWP40P140HVT)              0.04       2.43 r
  u_scramble/scramble_data_reg_0__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_0__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U1251/ZN (OAI21D0BWP40P140HVT)               0.03       2.36 r
  u_scramble/U1250/ZN (AOI21D0BWP40P140HVT)               0.02       2.37 f
  u_scramble/U1249/ZN (AOI211D0BWP40P140HVT)              0.04       2.41 r
  u_scramble/U1248/ZN (ND4D0BWP40P140HVT)                 0.04       2.45 f
  u_scramble/x2_reg_47_/D (DFCNQD1BWP40P140HVT)           0.00       2.45 f
  data arrival time                                                  2.45

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_47_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U1213/ZN (OAI21D0BWP40P140HVT)               0.03       2.36 r
  u_scramble/U1212/ZN (AOI21D0BWP40P140HVT)               0.02       2.37 f
  u_scramble/U1211/ZN (AOI211D0BWP40P140HVT)              0.04       2.41 r
  u_scramble/U1210/ZN (ND4D0BWP40P140HVT)                 0.04       2.45 f
  u_scramble/x2_reg_45_/D (DFCNQD1BWP40P140HVT)           0.00       2.45 f
  data arrival time                                                  2.45

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_45_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[38]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U153/ZN (NR2D0BWP40P140HVT)                             0.08       1.31 r
  U292/ZN (INR2D2BWP40P140HVT)                            0.19       1.50 f
  ics_data[38] (out)                                      0.00       1.50 f
  data arrival time                                                  1.50

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U7/ZN (ND2D1BWP40P140HVT)                    0.15       2.25 r
  u_scramble/U1242/ZN (CKND0BWP40P140HVT)                 0.07       2.32 f
  u_scramble/U17/ZN (ND2D0BWP40P140HVT)                   0.03       2.35 r
  u_scramble/U960/ZN (NR2D0BWP40P140HVT)                  0.02       2.37 f
  u_scramble/U959/ZN (AOI221D0BWP40P140HVT)               0.03       2.40 r
  u_scramble/U958/ZN (ND4D0BWP40P140HVT)                  0.04       2.44 f
  u_scramble/x2_reg_18_/D (DFCNQD1BWP40P140HVT)           0.00       2.44 f
  data arrival time                                                  2.44

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_18_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U7/ZN (ND2D1BWP40P140HVT)                    0.15       2.25 r
  u_scramble/U1225/ZN (NR2D0BWP40P140HVT)                 0.04       2.30 f
  u_scramble/U1154/ZN (MUX2ND0BWP40P140HVT)               0.03       2.33 r
  u_scramble/U1146/ZN (ND4D0BWP40P140HVT)                 0.03       2.36 f
  u_scramble/U1145/ZN (AOI221D0BWP40P140HVT)              0.04       2.40 r
  u_scramble/U1143/ZN (AOI32D0BWP40P140HVT)               0.03       2.44 f
  u_scramble/x2_reg_41_/D (DFCNQD1BWP40P140HVT)           0.00       2.44 f
  data arrival time                                                  2.44

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_41_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[59]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U216/Z (AN2D1BWP40P140HVT)                              0.34       1.49 f
  ics_data[59] (out)                                      0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[58]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U215/Z (AN2D1BWP40P140HVT)                              0.34       1.49 f
  ics_data[58] (out)                                      0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[57]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U214/Z (AN2D1BWP40P140HVT)                              0.34       1.49 f
  ics_data[57] (out)                                      0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[56]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U213/Z (AN2D1BWP40P140HVT)                              0.34       1.49 f
  ics_data[56] (out)                                      0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[55]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U212/Z (AN2D1BWP40P140HVT)                              0.34       1.49 f
  ics_data[55] (out)                                      0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[54]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U211/Z (AN2D1BWP40P140HVT)                              0.34       1.49 f
  ics_data[54] (out)                                      0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[53]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U210/Z (AN2D1BWP40P140HVT)                              0.34       1.49 f
  ics_data[53] (out)                                      0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[52]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U209/Z (AN2D1BWP40P140HVT)                              0.34       1.49 f
  ics_data[52] (out)                                      0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[51]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U208/Z (AN2D1BWP40P140HVT)                              0.34       1.49 f
  ics_data[51] (out)                                      0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[50]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U207/Z (AN2D1BWP40P140HVT)                              0.34       1.49 f
  ics_data[50] (out)                                      0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2894/ZN (OAI21D0BWP40P140HVT)               0.08       2.35 r
  u_scramble/U2506/ZN (AOI22D0BWP40P140HVT)               0.04       2.39 f
  u_scramble/U2502/ZN (OAI211D0BWP40P140HVT)              0.03       2.41 r
  u_scramble/scramble_data_reg_7__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_7__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U7/ZN (ND2D1BWP40P140HVT)                    0.15       2.25 r
  u_scramble/U1242/ZN (CKND0BWP40P140HVT)                 0.07       2.32 f
  u_scramble/U1038/ZN (OAI21D0BWP40P140HVT)               0.03       2.35 r
  u_scramble/U1037/ZN (AOI21D0BWP40P140HVT)               0.02       2.37 f
  u_scramble/U1036/ZN (AOI21D0BWP40P140HVT)               0.03       2.39 r
  u_scramble/U1032/ZN (OAI211D0BWP40P140HVT)              0.04       2.43 f
  u_scramble/x2_reg_31_/D (DFCNQD1BWP40P140HVT)           0.00       2.43 f
  data arrival time                                                  2.43

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_31_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U154/ZN (IND2D0BWP40P140HVT)                            0.07       1.15 f
  U127/Z (OR2D0BWP40P140HVT)                              0.08       1.23 f
  U152/ZN (NR3D0BWP40P140HVT)                             0.07       1.30 r
  U275/ZN (INR2D2BWP40P140HVT)                            0.18       1.48 f
  ics_data[29] (out)                                      0.00       1.48 f
  data arrival time                                                  1.48

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2984/ZN (NR2D0BWP40P140HVT)                 0.08       2.35 r
  u_scramble/U2653/ZN (AOI22D0BWP40P140HVT)               0.03       2.38 f
  u_scramble/U2643/ZN (ND4D0BWP40P140HVT)                 0.02       2.40 r
  u_scramble/scramble_data_reg_9__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_9__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U47/ZN (ND2D0BWP40P140HVT)                   0.17       2.24 f
  u_scramble/U519/ZN (CKND0BWP40P140HVT)                  0.07       2.30 r
  u_scramble/U507/ZN (OAI21D0BWP40P140HVT)                0.03       2.33 f
  u_scramble/U506/ZN (AOI21D0BWP40P140HVT)                0.03       2.36 r
  u_scramble/U505/ZN (AOI211D0BWP40P140HVT)               0.02       2.38 f
  u_scramble/U504/ZN (OAI211D0BWP40P140HVT)               0.02       2.40 r
  u_scramble/x1_reg_70_/D (DFCNQD1BWP40P140HVT)           0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_70_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U47/ZN (ND2D0BWP40P140HVT)                   0.17       2.24 f
  u_scramble/U519/ZN (CKND0BWP40P140HVT)                  0.07       2.30 r
  u_scramble/U16/ZN (ND2D0BWP40P140HVT)                   0.03       2.33 f
  u_scramble/U462/ZN (OAI22D0BWP40P140HVT)                0.03       2.36 r
  u_scramble/U460/ZN (AOI211D0BWP40P140HVT)               0.02       2.38 f
  u_scramble/U459/ZN (OAI211D0BWP40P140HVT)               0.02       2.40 r
  u_scramble/x1_reg_64_/D (DFCNQD1BWP40P140HVT)           0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_64_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U8/ZN (ND2D1BWP40P140HVT)                    0.11       2.21 r
  u_scramble/U1125/ZN (CKND0BWP40P140HVT)                 0.11       2.32 f
  u_scramble/U1005/ZN (AOI22D0BWP40P140HVT)               0.05       2.37 r
  u_scramble/U1001/ZN (ND4D0BWP40P140HVT)                 0.04       2.41 f
  u_scramble/x2_reg_23_/D (DFCNQD1BWP40P140HVT)           0.00       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_23_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2995/ZN (NR2D0BWP40P140HVT)                 0.06       2.33 r
  u_scramble/U2207/ZN (AOI211D0BWP40P140HVT)              0.03       2.36 f
  u_scramble/U2206/ZN (OAI21D0BWP40P140HVT)               0.02       2.39 r
  u_scramble/scramble_data_reg_1__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_1__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U8/ZN (ND2D1BWP40P140HVT)                    0.11       2.21 r
  u_scramble/U1125/ZN (CKND0BWP40P140HVT)                 0.11       2.32 f
  u_scramble/U1048/ZN (AOI22D0BWP40P140HVT)               0.05       2.37 r
  u_scramble/U1041/ZN (ND4D0BWP40P140HVT)                 0.04       2.41 f
  u_scramble/x2_reg_33_/D (DFCNQD1BWP40P140HVT)           0.00       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_33_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U8/ZN (ND2D1BWP40P140HVT)                    0.11       2.21 r
  u_scramble/U1125/ZN (CKND0BWP40P140HVT)                 0.11       2.32 f
  u_scramble/U927/ZN (AOI22D0BWP40P140HVT)                0.05       2.37 r
  u_scramble/U922/ZN (ND4D0BWP40P140HVT)                  0.04       2.41 f
  u_scramble/x2_reg_14_/D (DFCNQD1BWP40P140HVT)           0.00       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_14_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U47/ZN (ND2D0BWP40P140HVT)                   0.17       2.24 f
  u_scramble/U519/ZN (CKND0BWP40P140HVT)                  0.07       2.30 r
  u_scramble/U518/ZN (OAI21D0BWP40P140HVT)                0.03       2.33 f
  u_scramble/U517/ZN (AOI21D0BWP40P140HVT)                0.03       2.36 r
  u_scramble/U515/Z (OR4D0BWP40P140HVT)                   0.03       2.39 r
  u_scramble/x1_reg_71_/D (DFCNQD1BWP40P140HVT)           0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_71_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U11/ZN (INVD1BWP40P140HVT)                   0.14       2.24 r
  u_scramble/U1252/ZN (NR2D0BWP40P140HVT)                 0.08       2.32 f
  u_scramble/U825/ZN (AOI22D0BWP40P140HVT)                0.04       2.36 r
  u_scramble/U819/ZN (OAI211D0BWP40P140HVT)               0.04       2.40 f
  u_scramble/x2_reg_2_/D (DFCNQD1BWP40P140HVT)            0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_2_/CP (DFCNQD1BWP40P140HVT)           0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U367/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U363/Z (OR4D0BWP40P140HVT)                   0.03       2.39 r
  u_scramble/x1_reg_48_/D (DFCNQD1BWP40P140HVT)           0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_48_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U387/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U383/Z (OR4D0BWP40P140HVT)                   0.03       2.39 r
  u_scramble/x1_reg_52_/D (DFCNQD1BWP40P140HVT)           0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_52_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U382/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U378/Z (OR4D0BWP40P140HVT)                   0.03       2.39 r
  u_scramble/x1_reg_51_/D (DFCNQD1BWP40P140HVT)           0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_51_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U397/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U393/Z (OR4D0BWP40P140HVT)                   0.03       2.39 r
  u_scramble/x1_reg_54_/D (DFCNQD1BWP40P140HVT)           0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_54_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U503/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U499/Z (OR4D0BWP40P140HVT)                   0.03       2.39 r
  u_scramble/x1_reg_69_/D (DFCNQD1BWP40P140HVT)           0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_69_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U372/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U368/Z (OR4D0BWP40P140HVT)                   0.03       2.39 r
  u_scramble/x1_reg_49_/D (DFCNQD1BWP40P140HVT)           0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_49_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U377/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U373/Z (OR4D0BWP40P140HVT)                   0.03       2.39 r
  u_scramble/x1_reg_50_/D (DFCNQD1BWP40P140HVT)           0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_50_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U392/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U388/Z (OR4D0BWP40P140HVT)                   0.03       2.39 r
  u_scramble/x1_reg_53_/D (DFCNQD1BWP40P140HVT)           0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_53_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U407/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U402/Z (OR4D0BWP40P140HVT)                   0.03       2.39 r
  u_scramble/x1_reg_56_/D (DFCNQD1BWP40P140HVT)           0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_56_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U449/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U442/Z (OR4D0BWP40P140HVT)                   0.03       2.38 r
  u_scramble/x1_reg_62_/D (DFSNQD1BWP40P140HVT)           0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_62_/CP (DFSNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U436/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U433/Z (OR4D0BWP40P140HVT)                   0.03       2.38 r
  u_scramble/x1_reg_61_/D (DFCNQD1BWP40P140HVT)           0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_61_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U427/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U424/Z (OR4D0BWP40P140HVT)                   0.03       2.38 r
  u_scramble/x1_reg_60_/D (DFCNQD1BWP40P140HVT)           0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_60_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U411/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U408/Z (OR4D0BWP40P140HVT)                   0.03       2.38 r
  u_scramble/x1_reg_57_/D (DFCNQD1BWP40P140HVT)           0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_57_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U455/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U452/Z (OR4D0BWP40P140HVT)                   0.03       2.38 r
  u_scramble/x1_reg_63_/D (DFCNQD1BWP40P140HVT)           0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_63_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.07       2.14 f
  u_scramble/U528/ZN (NR2D0BWP40P140HVT)                  0.06       2.20 r
  u_scramble/U527/ZN (CKND0BWP40P140HVT)                  0.10       2.30 f
  u_scramble/U422/ZN (AOI221D0BWP40P140HVT)               0.05       2.35 r
  u_scramble/U419/Z (OR4D0BWP40P140HVT)                   0.03       2.38 r
  u_scramble/x1_reg_59_/D (DFSNQD1BWP40P140HVT)           0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_59_/CP (DFSNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2399/ZN (AOI31D0BWP40P140HVT)               0.05       2.32 r
  u_scramble/U2397/ZN (AOI211D0BWP40P140HVT)              0.02       2.34 f
  u_scramble/U2396/ZN (OAI211D0BWP40P140HVT)              0.04       2.38 r
  u_scramble/scramble_data_reg_5__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_5__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/U8/ZN (ND2D1BWP40P140HVT)                    0.11       2.21 r
  u_scramble/U1125/ZN (CKND0BWP40P140HVT)                 0.11       2.32 f
  u_scramble/U912/ZN (AOI22D0BWP40P140HVT)                0.05       2.37 r
  u_scramble/U904/ZN (ND3D0BWP40P140HVT)                  0.03       2.40 f
  u_scramble/x2_reg_12_/D (DFCNQD1BWP40P140HVT)           0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_12_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U47/ZN (ND2D0BWP40P140HVT)                   0.17       2.24 f
  u_scramble/U486/ZN (AOI221D0BWP40P140HVT)               0.07       2.31 r
  u_scramble/U484/ZN (AOI211D0BWP40P140HVT)               0.02       2.33 f
  u_scramble/U483/ZN (OAI21D0BWP40P140HVT)                0.02       2.35 r
  u_scramble/x1_reg_67_/D (DFCNQD1BWP40P140HVT)           0.00       2.35 r
  data arrival time                                                  2.35

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_67_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U47/ZN (ND2D0BWP40P140HVT)                   0.17       2.24 f
  u_scramble/U494/ZN (AOI221D0BWP40P140HVT)               0.07       2.31 r
  u_scramble/U492/ZN (AOI211D0BWP40P140HVT)               0.02       2.33 f
  u_scramble/U491/ZN (OAI21D0BWP40P140HVT)                0.02       2.35 r
  u_scramble/x1_reg_68_/D (DFCNQD1BWP40P140HVT)           0.00       2.35 r
  data arrival time                                                  2.35

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_68_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U47/ZN (ND2D0BWP40P140HVT)                   0.17       2.24 f
  u_scramble/U401/ZN (AOI221D0BWP40P140HVT)               0.07       2.31 r
  u_scramble/U399/ZN (AOI211D0BWP40P140HVT)               0.02       2.33 f
  u_scramble/U398/ZN (OAI21D0BWP40P140HVT)                0.02       2.35 r
  u_scramble/x1_reg_55_/D (DFCNQD1BWP40P140HVT)           0.00       2.35 r
  data arrival time                                                  2.35

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_55_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U47/ZN (ND2D0BWP40P140HVT)                   0.17       2.24 f
  u_scramble/U470/ZN (AOI21D0BWP40P140HVT)                0.07       2.30 r
  u_scramble/U469/ZN (OAI21D0BWP40P140HVT)                0.03       2.33 f
  u_scramble/U466/ZN (ND3D0BWP40P140HVT)                  0.02       2.35 r
  u_scramble/x1_reg_65_/D (DFCNQD1BWP40P140HVT)           0.00       2.35 r
  data arrival time                                                  2.35

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_65_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[69]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U37/ZN (INR2D0BWP40P140HVT)                             0.01       1.09 f
  U311/ZN (CKND0BWP40P140HVT)                             0.01       1.10 r
  U312/ZN (INVD1BWP40P140HVT)                             0.30       1.41 f
  ics_data[69] (out)                                      0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[68]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U38/ZN (INR2D0BWP40P140HVT)                             0.01       1.09 f
  U309/ZN (CKND0BWP40P140HVT)                             0.01       1.10 r
  U310/ZN (INVD1BWP40P140HVT)                             0.30       1.41 f
  ics_data[68] (out)                                      0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[67]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U39/ZN (INR2D0BWP40P140HVT)                             0.01       1.09 f
  U307/ZN (CKND0BWP40P140HVT)                             0.01       1.10 r
  U308/ZN (INVD1BWP40P140HVT)                             0.30       1.41 f
  ics_data[67] (out)                                      0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[66]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U40/ZN (INR2D0BWP40P140HVT)                             0.01       1.09 f
  U305/ZN (CKND0BWP40P140HVT)                             0.01       1.10 r
  U306/ZN (INVD1BWP40P140HVT)                             0.30       1.41 f
  ics_data[66] (out)                                      0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[65]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U41/ZN (INR2D0BWP40P140HVT)                             0.01       1.09 f
  U303/ZN (CKND0BWP40P140HVT)                             0.01       1.10 r
  U304/ZN (INVD1BWP40P140HVT)                             0.30       1.41 f
  ics_data[65] (out)                                      0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[64]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U42/ZN (INR2D0BWP40P140HVT)                             0.01       1.09 f
  U301/ZN (CKND0BWP40P140HVT)                             0.01       1.10 r
  U302/ZN (INVD1BWP40P140HVT)                             0.30       1.41 f
  ics_data[64] (out)                                      0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[63]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U43/ZN (INR2D0BWP40P140HVT)                             0.01       1.09 f
  U299/ZN (CKND0BWP40P140HVT)                             0.01       1.10 r
  U300/ZN (INVD1BWP40P140HVT)                             0.30       1.41 f
  ics_data[63] (out)                                      0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[62]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U44/ZN (INR2D0BWP40P140HVT)                             0.01       1.09 f
  U297/ZN (CKND0BWP40P140HVT)                             0.01       1.10 r
  U298/ZN (INVD1BWP40P140HVT)                             0.30       1.41 f
  ics_data[62] (out)                                      0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[61]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U45/ZN (INR2D0BWP40P140HVT)                             0.01       1.09 f
  U295/ZN (CKND0BWP40P140HVT)                             0.01       1.10 r
  U296/ZN (INVD1BWP40P140HVT)                             0.30       1.41 f
  ics_data[61] (out)                                      0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[60]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U343/ZN (NR2D3BWP40P140HVT)                             0.04       1.08 r
  U46/ZN (INR2D0BWP40P140HVT)                             0.01       1.09 f
  U293/ZN (CKND0BWP40P140HVT)                             0.01       1.10 r
  U294/ZN (INVD1BWP40P140HVT)                             0.30       1.41 f
  ics_data[60] (out)                                      0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2295/ZN (OAI211D0BWP40P140HVT)              0.04       2.31 r
  u_scramble/scramble_data_reg_3__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_3__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2999/ZN (CKND0BWP40P140HVT)                 0.09       2.27 f
  u_scramble/U2348/ZN (OAI211D0BWP40P140HVT)              0.04       2.31 r
  u_scramble/scramble_data_reg_4__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_4__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.97 f
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.09       2.06 r
  u_scramble/U47/ZN (ND2D0BWP40P140HVT)                   0.17       2.24 f
  u_scramble/U474/ZN (OAI211D0BWP40P140HVT)               0.06       2.30 r
  u_scramble/x1_reg_66_/D (DFCNQD1BWP40P140HVT)           0.00       2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_66_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[79]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U226/Z (AN2D1BWP40P140HVT)                              0.34       1.37 f
  ics_data[79] (out)                                      0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[78]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U225/Z (AN2D1BWP40P140HVT)                              0.34       1.37 f
  ics_data[78] (out)                                      0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[77]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U224/Z (AN2D1BWP40P140HVT)                              0.34       1.37 f
  ics_data[77] (out)                                      0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[76]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U223/Z (AN2D1BWP40P140HVT)                              0.34       1.37 f
  ics_data[76] (out)                                      0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[75]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U222/Z (AN2D1BWP40P140HVT)                              0.34       1.37 f
  ics_data[75] (out)                                      0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[74]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U221/Z (AN2D1BWP40P140HVT)                              0.34       1.37 f
  ics_data[74] (out)                                      0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[73]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U220/Z (AN2D1BWP40P140HVT)                              0.34       1.37 f
  ics_data[73] (out)                                      0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[72]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U219/Z (AN2D1BWP40P140HVT)                              0.34       1.37 f
  ics_data[72] (out)                                      0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[71]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U218/Z (AN2D1BWP40P140HVT)                              0.34       1.37 f
  ics_data[71] (out)                                      0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[70]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U155/ZN (IND2D0BWP40P140HVT)                            0.09       1.03 f
  U217/Z (AN2D1BWP40P140HVT)                              0.34       1.37 f
  ics_data[70] (out)                                      0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/x1_reg_13_/E (EDFCNQD1BWP40P140HVT)          0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_13_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.08       2.65
  data required time                                                 2.65
  --------------------------------------------------------------------------
  data required time                                                 2.65
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/x1_reg_9_/E (EDFCNQD1BWP40P140HVT)           0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_9_/CP (EDFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.08       2.65
  data required time                                                 2.65
  --------------------------------------------------------------------------
  data required time                                                 2.65
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/x1_reg_8_/E (EDFCNQD1BWP40P140HVT)           0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_8_/CP (EDFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.08       2.65
  data required time                                                 2.65
  --------------------------------------------------------------------------
  data required time                                                 2.65
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/x1_reg_7_/E (EDFCNQD1BWP40P140HVT)           0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_7_/CP (EDFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.08       2.65
  data required time                                                 2.65
  --------------------------------------------------------------------------
  data required time                                                 2.65
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[1] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 f
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.02       1.44 f
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.03       1.47 r
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.51 f
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.04       1.55 r
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.04       1.59 f
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.11       1.70 r
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.82 f
  u_scramble/U27/ZN (CKND0BWP40P140HVT)                   0.09       1.92 r
  u_scramble/U3010/ZN (OAI21D0BWP40P140HVT)               0.12       2.04 f
  u_scramble/U48/ZN (CKND0BWP40P140HVT)                   0.08       2.12 r
  u_scramble/U4/ZN (OAI21D1BWP40P140HVT)                  0.11       2.24 f
  u_scramble/x1_reg_3_/E (EDFCNQD1BWP40P140HVT)           0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_3_/CP (EDFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.08       2.65
  data required time                                                 2.65
  --------------------------------------------------------------------------
  data required time                                                 2.65
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U58/ZN (ND2D0BWP40P140HVT)                   0.11       2.09 f
  u_scramble/U1543/ZN (CKND0BWP40P140HVT)                 0.08       2.17 r
  u_scramble/U1419/ZN (OAI21D0BWP40P140HVT)               0.03       2.20 f
  u_scramble/U1418/ZN (AOI21D0BWP40P140HVT)               0.03       2.23 r
  u_scramble/U1414/ZN (NR4D0BWP40P140HVT)                 0.02       2.25 f
  u_scramble/U1412/ZN (AOI32D0BWP40P140HVT)               0.04       2.28 r
  u_scramble/x2_reg_60_/D (DFCNQD1BWP40P140HVT)           0.00       2.28 r
  data arrival time                                                  2.28

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_60_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U58/ZN (ND2D0BWP40P140HVT)                   0.11       2.09 f
  u_scramble/U1543/ZN (CKND0BWP40P140HVT)                 0.08       2.17 r
  u_scramble/U1519/ZN (OAI21D0BWP40P140HVT)               0.03       2.20 f
  u_scramble/U1518/ZN (AOI21D0BWP40P140HVT)               0.03       2.23 r
  u_scramble/U1512/ZN (NR4D0BWP40P140HVT)                 0.02       2.25 f
  u_scramble/U1509/ZN (AOI32D0BWP40P140HVT)               0.04       2.28 r
  u_scramble/x2_reg_68_/D (DFCNQD1BWP40P140HVT)           0.00       2.28 r
  data arrival time                                                  2.28

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_68_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U58/ZN (ND2D0BWP40P140HVT)                   0.11       2.09 f
  u_scramble/U1543/ZN (CKND0BWP40P140HVT)                 0.08       2.17 r
  u_scramble/U1274/ZN (OAI21D0BWP40P140HVT)               0.03       2.20 f
  u_scramble/U1273/ZN (AOI21D0BWP40P140HVT)               0.03       2.23 r
  u_scramble/U1272/ZN (AOI221D0BWP40P140HVT)              0.02       2.25 f
  u_scramble/U1271/ZN (OAI211D0BWP40P140HVT)              0.03       2.27 r
  u_scramble/x2_reg_48_/D (DFCNQD1BWP40P140HVT)           0.00       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_48_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U58/ZN (ND2D0BWP40P140HVT)                   0.11       2.09 f
  u_scramble/U1543/ZN (CKND0BWP40P140HVT)                 0.08       2.17 r
  u_scramble/U1405/ZN (OAI21D0BWP40P140HVT)               0.03       2.20 f
  u_scramble/U1404/ZN (AOI21D0BWP40P140HVT)               0.03       2.22 r
  u_scramble/U1403/ZN (AOI211D0BWP40P140HVT)              0.02       2.24 f
  u_scramble/U1398/ZN (OAI211D0BWP40P140HVT)              0.02       2.27 r
  u_scramble/x2_reg_59_/D (DFCNQD1BWP40P140HVT)           0.00       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_59_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2286/ZN (AOI22D0BWP40P140HVT)               0.05       2.23 f
  u_scramble/U2285/ZN (CKND2D0BWP40P140HVT)               0.03       2.27 r
  u_scramble/scramble_data_reg_3__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_3__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U58/ZN (ND2D0BWP40P140HVT)                   0.11       2.09 f
  u_scramble/U1543/ZN (CKND0BWP40P140HVT)                 0.08       2.17 r
  u_scramble/U1542/ZN (OAI21D0BWP40P140HVT)               0.03       2.20 f
  u_scramble/U1541/ZN (AOI21D0BWP40P140HVT)               0.03       2.23 r
  u_scramble/U1539/ZN (AOI211D0BWP40P140HVT)              0.02       2.24 f
  u_scramble/U1538/ZN (ND3D0BWP40P140HVT)                 0.02       2.27 r
  u_scramble/x2_reg_70_/D (DFCNQD1BWP40P140HVT)           0.00       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_70_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2338/ZN (AOI22D0BWP40P140HVT)               0.05       2.23 f
  u_scramble/U64/ZN (ND2D0BWP40P140HVT)                   0.03       2.26 r
  u_scramble/scramble_data_reg_4__1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_4__1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U3000/ZN (NR2D0BWP40P140HVT)                 0.20       2.18 r
  u_scramble/U2778/ZN (OAI31D0BWP40P140HVT)               0.05       2.23 f
  u_scramble/U2777/ZN (ND4D0BWP40P140HVT)                 0.03       2.26 r
  u_scramble/scramble_data_reg_10__0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_10__0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.99 f
  u_scramble/U1563/ZN (CKND2D0BWP40P140HVT)               0.11       2.10 r
  u_scramble/U1504/ZN (CKND0BWP40P140HVT)                 0.05       2.15 f
  u_scramble/U1377/ZN (OAI21D0BWP40P140HVT)               0.03       2.17 r
  u_scramble/U1376/ZN (AOI21D0BWP40P140HVT)               0.02       2.19 f
  u_scramble/U1375/ZN (AOI211D0BWP40P140HVT)              0.04       2.23 r
  u_scramble/U1374/ZN (OAI211D0BWP40P140HVT)              0.04       2.27 f
  u_scramble/x2_reg_57_/D (DFCNQD1BWP40P140HVT)           0.00       2.27 f
  data arrival time                                                  2.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_57_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U1563/ZN (CKND2D0BWP40P140HVT)               0.10       2.08 f
  u_scramble/U1504/ZN (CKND0BWP40P140HVT)                 0.05       2.13 r
  u_scramble/U1436/ZN (OAI21D0BWP40P140HVT)               0.03       2.16 f
  u_scramble/U1435/ZN (AOI21D0BWP40P140HVT)               0.03       2.19 r
  u_scramble/U1426/ZN (NR4D0BWP40P140HVT)                 0.02       2.21 f
  u_scramble/U1425/ZN (OAI21D0BWP40P140HVT)               0.02       2.23 r
  u_scramble/x2_reg_61_/D (DFCNQD1BWP40P140HVT)           0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_61_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U1563/ZN (CKND2D0BWP40P140HVT)               0.10       2.08 f
  u_scramble/U1504/ZN (CKND0BWP40P140HVT)                 0.05       2.13 r
  u_scramble/U52/ZN (ND2D0BWP40P140HVT)                   0.03       2.16 f
  u_scramble/U1295/ZN (NR2D0BWP40P140HVT)                 0.02       2.18 r
  u_scramble/U1294/ZN (AOI221D0BWP40P140HVT)              0.02       2.20 f
  u_scramble/U1293/ZN (ND3D0BWP40P140HVT)                 0.02       2.23 r
  u_scramble/x2_reg_50_/D (DFCNQD1BWP40P140HVT)           0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_50_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U59/ZN (ND2D0BWP40P140HVT)                   0.12       2.10 f
  u_scramble/U1323/ZN (AOI211D0BWP40P140HVT)              0.07       2.17 r
  u_scramble/U1322/ZN (AOI221D0BWP40P140HVT)              0.03       2.20 f
  u_scramble/U1321/ZN (OAI211D0BWP40P140HVT)              0.03       2.22 r
  u_scramble/x2_reg_52_/D (DFCNQD1BWP40P140HVT)           0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_52_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U58/ZN (ND2D0BWP40P140HVT)                   0.11       2.09 f
  u_scramble/U1543/ZN (CKND0BWP40P140HVT)                 0.08       2.17 r
  u_scramble/U1474/ZN (AOI211D0BWP40P140HVT)              0.03       2.19 f
  u_scramble/U1473/ZN (OAI211D0BWP40P140HVT)              0.02       2.22 r
  u_scramble/x2_reg_65_/D (DFCNQD1BWP40P140HVT)           0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_65_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U58/ZN (ND2D0BWP40P140HVT)                   0.11       2.09 f
  u_scramble/U1318/ZN (INR2D0BWP40P140HVT)                0.05       2.14 r
  u_scramble/U1314/ZN (AOI221D0BWP40P140HVT)              0.04       2.18 f
  u_scramble/U1305/ZN (OAI211D0BWP40P140HVT)              0.04       2.22 r
  u_scramble/x2_reg_51_/D (DFCNQD1BWP40P140HVT)           0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_51_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U58/ZN (ND2D0BWP40P140HVT)                   0.11       2.09 f
  u_scramble/U1543/ZN (CKND0BWP40P140HVT)                 0.08       2.17 r
  u_scramble/U1362/ZN (AOI22D0BWP40P140HVT)               0.03       2.20 f
  u_scramble/U1355/ZN (ND4D0BWP40P140HVT)                 0.02       2.22 r
  u_scramble/x2_reg_55_/D (DFCNQD1BWP40P140HVT)           0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_55_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U59/ZN (ND2D0BWP40P140HVT)                   0.12       2.10 f
  u_scramble/U1566/ZN (CKND0BWP40P140HVT)                 0.07       2.17 r
  u_scramble/U1453/ZN (AOI211D0BWP40P140HVT)              0.03       2.20 f
  u_scramble/U1452/ZN (ND3D0BWP40P140HVT)                 0.02       2.22 r
  u_scramble/x2_reg_63_/D (DFCNQD1BWP40P140HVT)           0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_63_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U59/ZN (ND2D0BWP40P140HVT)                   0.12       2.10 f
  u_scramble/U1442/ZN (AOI221D0BWP40P140HVT)              0.06       2.16 r
  u_scramble/U1441/ZN (NR3D0BWP40P140HVT)                 0.02       2.19 f
  u_scramble/U1440/ZN (OAI211D0BWP40P140HVT)              0.02       2.21 r
  u_scramble/x2_reg_62_/D (DFCNQD1BWP40P140HVT)           0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_62_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U59/ZN (ND2D0BWP40P140HVT)                   0.12       2.10 f
  u_scramble/U1566/ZN (CKND0BWP40P140HVT)                 0.07       2.17 r
  u_scramble/U1558/ZN (AOI211D0BWP40P140HVT)              0.03       2.20 f
  u_scramble/U1554/ZN (ND3D0BWP40P140HVT)                 0.02       2.22 r
  u_scramble/x2_reg_71_/D (DFCNQD1BWP40P140HVT)           0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_71_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U59/ZN (ND2D0BWP40P140HVT)                   0.12       2.10 f
  u_scramble/U1394/ZN (AOI21D0BWP40P140HVT)               0.06       2.16 r
  u_scramble/U1393/ZN (OAI21D0BWP40P140HVT)               0.03       2.19 f
  u_scramble/U1387/ZN (OAI211D0BWP40P140HVT)              0.02       2.21 r
  u_scramble/x2_reg_58_/D (DFCNQD1BWP40P140HVT)           0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_58_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U59/ZN (ND2D0BWP40P140HVT)                   0.12       2.10 f
  u_scramble/U1338/ZN (AOI21D0BWP40P140HVT)               0.06       2.16 r
  u_scramble/U1337/ZN (OAI21D0BWP40P140HVT)               0.03       2.19 f
  u_scramble/U1336/ZN (OAI211D0BWP40P140HVT)              0.02       2.21 r
  u_scramble/x2_reg_53_/D (DFCNQD1BWP40P140HVT)           0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_53_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U59/ZN (ND2D0BWP40P140HVT)                   0.12       2.10 f
  u_scramble/U1354/ZN (AOI221D0BWP40P140HVT)              0.06       2.16 r
  u_scramble/U1352/ZN (AOI211D0BWP40P140HVT)              0.02       2.19 f
  u_scramble/U1347/ZN (OAI211D0BWP40P140HVT)              0.02       2.21 r
  u_scramble/x2_reg_54_/D (DFCNQD1BWP40P140HVT)           0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_54_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U59/ZN (ND2D0BWP40P140HVT)                   0.12       2.10 f
  u_scramble/U1373/ZN (AOI221D0BWP40P140HVT)              0.06       2.16 r
  u_scramble/U1371/ZN (AOI211D0BWP40P140HVT)              0.02       2.19 f
  u_scramble/U1364/ZN (OAI211D0BWP40P140HVT)              0.02       2.21 r
  u_scramble/x2_reg_56_/D (DFCNQD1BWP40P140HVT)           0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_56_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U50/ZN (ND2D0BWP40P140HVT)                   0.14       2.02 f
  u_scramble/U683/ZN (CKND0BWP40P140HVT)                  0.07       2.09 r
  u_scramble/U599/ZN (ND2D0BWP40P140HVT)                  0.03       2.12 f
  u_scramble/U551/ZN (OAI22D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/U549/ZN (AOI211D0BWP40P140HVT)               0.02       2.17 f
  u_scramble/U548/ZN (OAI31D0BWP40P140HVT)                0.03       2.20 r
  u_scramble/x1_reg_75_/D (DFCNQD1BWP40P140HVT)           0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_75_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U59/ZN (ND2D0BWP40P140HVT)                   0.12       2.10 f
  u_scramble/U1464/ZN (AOI21D0BWP40P140HVT)               0.06       2.16 r
  u_scramble/U1463/ZN (OAI21D0BWP40P140HVT)               0.03       2.19 f
  u_scramble/U1462/ZN (OAI211D0BWP40P140HVT)              0.02       2.21 r
  u_scramble/x2_reg_64_/D (DFCNQD1BWP40P140HVT)           0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_64_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U59/ZN (ND2D0BWP40P140HVT)                   0.12       2.10 f
  u_scramble/U1497/ZN (AOI221D0BWP40P140HVT)              0.06       2.16 r
  u_scramble/U1496/ZN (AOI211D0BWP40P140HVT)              0.02       2.19 f
  u_scramble/U1495/ZN (OAI211D0BWP40P140HVT)              0.02       2.21 r
  u_scramble/x2_reg_67_/D (DFCNQD1BWP40P140HVT)           0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_67_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U50/ZN (ND2D0BWP40P140HVT)                   0.14       2.02 f
  u_scramble/U683/ZN (CKND0BWP40P140HVT)                  0.07       2.09 r
  u_scramble/U599/ZN (ND2D0BWP40P140HVT)                  0.03       2.12 f
  u_scramble/U598/ZN (AOI21D0BWP40P140HVT)                0.02       2.15 r
  u_scramble/U595/ZN (AOI211D0BWP40P140HVT)               0.03       2.18 f
  u_scramble/U594/ZN (OAI31D0BWP40P140HVT)                0.02       2.20 r
  u_scramble/x1_reg_81_/D (DFCNQD1BWP40P140HVT)           0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_81_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U59/ZN (ND2D0BWP40P140HVT)                   0.12       2.10 f
  u_scramble/U1284/ZN (AOI221D0BWP40P140HVT)              0.06       2.16 r
  u_scramble/U1282/ZN (AOI211D0BWP40P140HVT)              0.02       2.19 f
  u_scramble/U1281/ZN (ND3D0BWP40P140HVT)                 0.02       2.21 r
  u_scramble/x2_reg_49_/D (DFCNQD1BWP40P140HVT)           0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_49_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U58/ZN (ND2D0BWP40P140HVT)                   0.11       2.09 f
  u_scramble/U1489/ZN (AOI211D0BWP40P140HVT)              0.07       2.16 r
  u_scramble/U1485/ZN (NR4D0BWP40P140HVT)                 0.02       2.18 f
  u_scramble/U1484/ZN (OAI21D0BWP40P140HVT)               0.02       2.20 r
  u_scramble/x2_reg_66_/D (DFCNQD1BWP40P140HVT)           0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_66_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[89]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U15/ZN (INR2D0BWP40P140HVT)                             0.02       0.96 f
  U331/ZN (CKND0BWP40P140HVT)                             0.01       0.97 r
  U332/ZN (INVD1BWP40P140HVT)                             0.30       1.27 f
  ics_data[89] (out)                                      0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[88]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U16/ZN (INR2D0BWP40P140HVT)                             0.02       0.96 f
  U329/ZN (CKND0BWP40P140HVT)                             0.01       0.97 r
  U330/ZN (INVD1BWP40P140HVT)                             0.30       1.27 f
  ics_data[88] (out)                                      0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[87]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U17/ZN (INR2D0BWP40P140HVT)                             0.02       0.96 f
  U327/ZN (CKND0BWP40P140HVT)                             0.01       0.97 r
  U328/ZN (INVD1BWP40P140HVT)                             0.30       1.27 f
  ics_data[87] (out)                                      0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[86]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U18/ZN (INR2D0BWP40P140HVT)                             0.02       0.96 f
  U325/ZN (CKND0BWP40P140HVT)                             0.01       0.97 r
  U326/ZN (INVD1BWP40P140HVT)                             0.30       1.27 f
  ics_data[86] (out)                                      0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[85]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U19/ZN (INR2D0BWP40P140HVT)                             0.02       0.96 f
  U323/ZN (CKND0BWP40P140HVT)                             0.01       0.97 r
  U324/ZN (INVD1BWP40P140HVT)                             0.30       1.27 f
  ics_data[85] (out)                                      0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[84]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U20/ZN (INR2D0BWP40P140HVT)                             0.02       0.96 f
  U321/ZN (CKND0BWP40P140HVT)                             0.01       0.97 r
  U322/ZN (INVD1BWP40P140HVT)                             0.30       1.27 f
  ics_data[84] (out)                                      0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[83]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U21/ZN (INR2D0BWP40P140HVT)                             0.02       0.96 f
  U319/ZN (CKND0BWP40P140HVT)                             0.01       0.97 r
  U320/ZN (INVD1BWP40P140HVT)                             0.30       1.27 f
  ics_data[83] (out)                                      0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[82]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U22/ZN (INR2D0BWP40P140HVT)                             0.02       0.96 f
  U317/ZN (CKND0BWP40P140HVT)                             0.01       0.97 r
  U318/ZN (INVD1BWP40P140HVT)                             0.30       1.27 f
  ics_data[82] (out)                                      0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[81]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U23/ZN (INR2D0BWP40P140HVT)                             0.02       0.96 f
  U315/ZN (CKND0BWP40P140HVT)                             0.01       0.97 r
  U316/ZN (INVD1BWP40P140HVT)                             0.30       1.27 f
  ics_data[81] (out)                                      0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[80]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U139/ZN (NR2OPTPAD1BWP40P140HVT)                        0.05       0.94 r
  U24/ZN (INR2D0BWP40P140HVT)                             0.02       0.96 f
  U313/ZN (CKND0BWP40P140HVT)                             0.01       0.97 r
  U314/ZN (INVD1BWP40P140HVT)                             0.30       1.27 f
  ics_data[80] (out)                                      0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.07       1.89 f
  u_scramble/U1567/ZN (CKND0BWP40P140HVT)                 0.09       1.98 r
  u_scramble/U58/ZN (ND2D0BWP40P140HVT)                   0.11       2.09 f
  u_scramble/U1529/ZN (AOI221D0BWP40P140HVT)              0.06       2.15 r
  u_scramble/U1527/ZN (AOI211D0BWP40P140HVT)              0.02       2.17 f
  u_scramble/U1523/ZN (OAI211D0BWP40P140HVT)              0.02       2.20 r
  u_scramble/x2_reg_69_/D (DFCNQD1BWP40P140HVT)           0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_69_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1749/ZN (AOI21D0BWP40P140HVT)               0.06       2.13 r
  u_scramble/U1742/ZN (AOI221D0BWP40P140HVT)              0.04       2.17 f
  u_scramble/U1741/ZN (OAI21D0BWP40P140HVT)               0.02       2.19 r
  u_scramble/x2_reg_88_/D (DFCNQD1BWP40P140HVT)           0.00       2.19 r
  data arrival time                                                  2.19

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_88_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U3057/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U3056/ZN (AOI211D0BWP40P140HVT)              0.03       2.15 f
  u_scramble/U3050/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_32_/D (EDFCNQD1BWP40P140HVT)          0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_32_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U3039/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U3038/ZN (AOI211D0BWP40P140HVT)              0.03       2.15 f
  u_scramble/U3034/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_30_/D (EDFCNQD1BWP40P140HVT)          0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_30_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U659/ZN (AOI211D0BWP40P140HVT)               0.08       2.13 r
  u_scramble/U655/ZN (AOI211D0BWP40P140HVT)               0.03       2.16 f
  u_scramble/U654/ZN (OAI21D0BWP40P140HVT)                0.02       2.18 r
  u_scramble/x1_reg_89_/D (DFCNQD1BWP40P140HVT)           0.00       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_89_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U3089/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U3083/ZN (AOI211D0BWP40P140HVT)              0.03       2.15 f
  u_scramble/U3082/ZN (OAI21D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x2_reg_24_/D (EDFCNQD1BWP40P140HVT)          0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_24_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U3117/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U3116/ZN (AOI21D0BWP40P140HVT)               0.03       2.15 f
  u_scramble/U3104/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_25_/D (EDFCNQD1BWP40P140HVT)          0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_25_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U3143/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U3142/ZN (AOI21D0BWP40P140HVT)               0.03       2.15 f
  u_scramble/U3123/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_27_/D (EDFCNQD1BWP40P140HVT)          0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_27_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U609/ZN (AOI211D0BWP40P140HVT)               0.08       2.13 r
  u_scramble/U607/ZN (AOI211D0BWP40P140HVT)               0.03       2.16 f
  u_scramble/U606/ZN (OAI21D0BWP40P140HVT)                0.03       2.18 r
  u_scramble/x1_reg_83_/D (DFCNQD1BWP40P140HVT)           0.00       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_83_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U561/ZN (AOI211D0BWP40P140HVT)               0.08       2.13 r
  u_scramble/U560/ZN (AOI211D0BWP40P140HVT)               0.03       2.16 f
  u_scramble/U559/ZN (OAI21D0BWP40P140HVT)                0.03       2.18 r
  u_scramble/x1_reg_77_/D (DFCNQD1BWP40P140HVT)           0.00       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_77_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1579/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1577/ZN (AOI211D0BWP40P140HVT)              0.02       2.15 f
  u_scramble/U1573/ZN (OAI211D0BWP40P140HVT)              0.03       2.18 r
  u_scramble/x2_reg_72_/D (DFCNQD1BWP40P140HVT)           0.00       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_72_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/x2_reg_26_/E (EDFCNQD1BWP40P140HVT)          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_26_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.10       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/x2_reg_0_/E (EDFCNQD1BWP40P140HVT)           0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_0_/CP (EDFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.10       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/x2_reg_27_/E (EDFCNQD1BWP40P140HVT)          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_27_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.10       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/x2_reg_25_/E (EDFCNQD1BWP40P140HVT)          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_25_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.10       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/x2_reg_24_/E (EDFCNQD1BWP40P140HVT)          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_24_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.10       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/x2_reg_30_/E (EDFCNQD1BWP40P140HVT)          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_30_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.10       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3181/ZN (CKND2D0BWP40P140HVT)               0.10       1.70 r
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.09       1.79 f
  u_scramble/U3020/ZN (AOI21D0BWP40P140HVT)               0.11       1.90 r
  u_scramble/U61/ZN (OAI21D0BWP40P140HVT)                 0.20       2.10 f
  u_scramble/x2_reg_32_/E (EDFCNQD1BWP40P140HVT)          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_32_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.10       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U623/ZN (AOI21D0BWP40P140HVT)                0.07       2.12 r
  u_scramble/U622/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 f
  u_scramble/U621/ZN (OAI211D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x1_reg_85_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_85_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U680/ZN (AOI21D0BWP40P140HVT)                0.07       2.12 r
  u_scramble/U679/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 f
  u_scramble/U678/ZN (OAI211D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x1_reg_92_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_92_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U1657/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U1656/ZN (AOI221D0BWP40P140HVT)              0.03       2.15 f
  u_scramble/U1652/ZN (OAI211D0BWP40P140HVT)              0.03       2.18 r
  u_scramble/x2_reg_80_/D (DFCNQD1BWP40P140HVT)           0.00       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_80_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U1640/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U1639/ZN (AOI221D0BWP40P140HVT)              0.03       2.15 f
  u_scramble/U1634/ZN (OAI211D0BWP40P140HVT)              0.03       2.18 r
  u_scramble/x2_reg_78_/D (DFCNQD1BWP40P140HVT)           0.00       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_78_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U554/ZN (AOI21D0BWP40P140HVT)                0.07       2.12 r
  u_scramble/U553/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 f
  u_scramble/U552/ZN (OAI211D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x1_reg_76_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_76_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U614/ZN (AOI21D0BWP40P140HVT)                0.07       2.12 r
  u_scramble/U613/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 f
  u_scramble/U612/ZN (OAI211D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x1_reg_84_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_84_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U694/ZN (AOI221D0BWP40P140HVT)               0.07       2.12 r
  u_scramble/U692/ZN (AOI211D0BWP40P140HVT)               0.02       2.15 f
  u_scramble/U691/ZN (OAI21D0BWP40P140HVT)                0.02       2.17 r
  u_scramble/x1_reg_94_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_94_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U699/ZN (AOI221D0BWP40P140HVT)               0.07       2.12 r
  u_scramble/U697/ZN (AOI211D0BWP40P140HVT)               0.02       2.15 f
  u_scramble/U696/ZN (OAI21D0BWP40P140HVT)                0.02       2.17 r
  u_scramble/x1_reg_95_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_95_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U605/ZN (AOI221D0BWP40P140HVT)               0.07       2.12 r
  u_scramble/U602/ZN (AOI211D0BWP40P140HVT)               0.02       2.15 f
  u_scramble/U601/ZN (OAI21D0BWP40P140HVT)                0.02       2.17 r
  u_scramble/x1_reg_82_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_82_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U637/ZN (AOI221D0BWP40P140HVT)               0.07       2.12 r
  u_scramble/U631/ZN (AOI211D0BWP40P140HVT)               0.02       2.15 f
  u_scramble/U630/ZN (OAI21D0BWP40P140HVT)                0.02       2.17 r
  u_scramble/x1_reg_86_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_86_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1621/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1620/ZN (AOI211D0BWP40P140HVT)              0.02       2.15 f
  u_scramble/U1616/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_76_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_76_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1597/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1594/ZN (AOI211D0BWP40P140HVT)              0.02       2.15 f
  u_scramble/U1593/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_74_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_74_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1693/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1691/ZN (AOI211D0BWP40P140HVT)              0.02       2.15 f
  u_scramble/U1690/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_84_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_84_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1629/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1626/ZN (AOI211D0BWP40P140HVT)              0.02       2.15 f
  u_scramble/U1625/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_77_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_77_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1646/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1644/ZN (AOI211D0BWP40P140HVT)              0.02       2.15 f
  u_scramble/U1643/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_79_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_79_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1668/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1666/ZN (AOI211D0BWP40P140HVT)              0.02       2.15 f
  u_scramble/U1664/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_81_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_81_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1606/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1605/ZN (AOI211D0BWP40P140HVT)              0.02       2.15 f
  u_scramble/U1604/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_75_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_75_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1585/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1584/ZN (AOI211D0BWP40P140HVT)              0.02       2.15 f
  u_scramble/U1583/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_73_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_73_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U649/ZN (AOI221D0BWP40P140HVT)               0.07       2.12 r
  u_scramble/U648/ZN (AOI211D0BWP40P140HVT)               0.03       2.15 f
  u_scramble/U647/ZN (OAI21D0BWP40P140HVT)                0.03       2.17 r
  u_scramble/x1_reg_88_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_88_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U671/ZN (AOI21D0BWP40P140HVT)                0.07       2.12 r
  u_scramble/U670/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 f
  u_scramble/U669/ZN (OAI211D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x1_reg_91_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_91_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U663/ZN (AOI21D0BWP40P140HVT)                0.07       2.12 r
  u_scramble/U662/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 f
  u_scramble/U661/ZN (OAI211D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x1_reg_90_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_90_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U531/ZN (AOI21D0BWP40P140HVT)                0.07       2.12 r
  u_scramble/U530/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 f
  u_scramble/U529/ZN (OAI211D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x1_reg_72_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_72_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U689/ZN (AOI221D0BWP40P140HVT)               0.07       2.12 r
  u_scramble/U688/ZN (AOI211D0BWP40P140HVT)               0.03       2.15 f
  u_scramble/U687/ZN (OAI21D0BWP40P140HVT)                0.02       2.17 r
  u_scramble/x1_reg_93_/D (DFSNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_93_/CP (DFSNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U641/ZN (AOI221D0BWP40P140HVT)               0.07       2.12 r
  u_scramble/U640/ZN (AOI211D0BWP40P140HVT)               0.03       2.15 f
  u_scramble/U639/ZN (OAI21D0BWP40P140HVT)                0.02       2.17 r
  u_scramble/x1_reg_87_/D (DFSNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_87_/CP (DFSNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U1988/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U1987/ZN (AOI211D0BWP40P140HVT)              0.03       2.15 f
  u_scramble/U1986/ZN (OAI21D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x2_reg_110_/D (DFCNQD1BWP40P140HVT)          0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_110_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U584/ZN (NR2D0BWP40P140HVT)                  0.06       2.11 r
  u_scramble/U577/ZN (AOI211D0BWP40P140HVT)               0.03       2.14 f
  u_scramble/U576/ZN (OAI31D0BWP40P140HVT)                0.02       2.16 r
  u_scramble/x1_reg_79_/D (DFCNQD1BWP40P140HVT)           0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_79_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U584/ZN (NR2D0BWP40P140HVT)                  0.06       2.11 r
  u_scramble/U537/ZN (AOI211D0BWP40P140HVT)               0.03       2.14 f
  u_scramble/U536/ZN (OAI31D0BWP40P140HVT)                0.02       2.16 r
  u_scramble/x1_reg_73_/D (DFCNQD1BWP40P140HVT)           0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_73_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U1929/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U1926/ZN (AOI211D0BWP40P140HVT)              0.03       2.15 f
  u_scramble/U1925/ZN (OAI21D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x2_reg_104_/D (DFCNQD1BWP40P140HVT)          0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_104_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U2007/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U2006/ZN (AOI211D0BWP40P140HVT)              0.03       2.15 f
  u_scramble/U2005/ZN (OAI21D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x2_reg_112_/D (DFCNQD1BWP40P140HVT)          0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_112_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1792/ZN (AOI21D0BWP40P140HVT)               0.05       2.12 r
  u_scramble/U1791/ZN (OAI21D0BWP40P140HVT)               0.03       2.15 f
  u_scramble/U1790/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_92_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_92_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U1943/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U1942/ZN (AOI211D0BWP40P140HVT)              0.03       2.15 f
  u_scramble/U1941/ZN (OAI21D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x2_reg_106_/D (DFCNQD1BWP40P140HVT)          0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_106_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U2036/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U2035/ZN (AOI211D0BWP40P140HVT)              0.03       2.15 f
  u_scramble/U2034/ZN (OAI21D0BWP40P140HVT)               0.02       2.17 r
  u_scramble/x2_reg_114_/D (DFCNQD1BWP40P140HVT)          0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_114_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1707/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1706/ZN (AOI211D0BWP40P140HVT)              0.02       2.15 f
  u_scramble/U1701/ZN (OAI211D0BWP40P140HVT)              0.02       2.17 r
  u_scramble/x2_reg_85_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_85_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1806/ZN (AOI21D0BWP40P140HVT)               0.05       2.12 r
  u_scramble/U1805/ZN (OAI21D0BWP40P140HVT)               0.03       2.15 f
  u_scramble/U1804/ZN (ND4D0BWP40P140HVT)                 0.02       2.17 r
  u_scramble/x2_reg_93_/D (DFCNQD1BWP40P140HVT)           0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_93_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U106/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U105/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U104/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_97_/D (DFCNQD1BWP40P140HVT)           0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_97_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U720/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U719/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U718/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_101_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_101_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U737/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U736/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U735/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_105_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_105_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U772/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U771/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U770/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_113_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_113_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U707/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U706/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U705/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_98_/D (DFCNQD1BWP40P140HVT)           0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_98_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U741/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U740/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U739/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_106_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_106_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U758/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U757/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U756/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_110_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_110_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U711/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U710/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U709/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_99_/D (DFCNQD1BWP40P140HVT)           0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_99_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U728/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U727/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U726/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_103_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_103_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U746/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U745/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U744/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_107_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_107_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U762/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U761/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U760/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_111_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_111_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U715/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U714/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U713/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_100_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_100_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U732/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U731/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U730/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_104_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_104_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U750/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U749/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U748/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_108_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_108_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U766/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U765/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U764/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_112_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_112_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U543/ZN (AOI221D0BWP40P140HVT)               0.07       2.12 r
  u_scramble/U542/Z (AO211D0BWP40P140HVT)                 0.04       2.16 r
  u_scramble/x1_reg_74_/D (DFCNQD1BWP40P140HVT)           0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_74_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U800/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U799/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U798/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_118_/D (DFSNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_118_/CP (DFSNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1767/ZN (AOI221D0BWP40P140HVT)              0.06       2.13 r
  u_scramble/U1766/Z (AO211D0BWP40P140HVT)                0.04       2.16 r
  u_scramble/x2_reg_90_/D (DFCNQD1BWP40P140HVT)           0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_90_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[99]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U236/Z (AN2D1BWP40P140HVT)                              0.34       1.23 f
  ics_data[99] (out)                                      0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[98]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U235/Z (AN2D1BWP40P140HVT)                              0.34       1.23 f
  ics_data[98] (out)                                      0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[97]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U234/Z (AN2D1BWP40P140HVT)                              0.34       1.23 f
  ics_data[97] (out)                                      0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[96]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U233/Z (AN2D1BWP40P140HVT)                              0.34       1.23 f
  ics_data[96] (out)                                      0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[95]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U232/Z (AN2D1BWP40P140HVT)                              0.34       1.23 f
  ics_data[95] (out)                                      0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[94]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U231/Z (AN2D1BWP40P140HVT)                              0.34       1.23 f
  ics_data[94] (out)                                      0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[93]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U230/Z (AN2D1BWP40P140HVT)                              0.34       1.23 f
  ics_data[93] (out)                                      0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[92]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U229/Z (AN2D1BWP40P140HVT)                              0.34       1.23 f
  ics_data[92] (out)                                      0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[91]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U228/Z (AN2D1BWP40P140HVT)                              0.34       1.23 f
  ics_data[91] (out)                                      0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[90]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U156/ZN (IND2D0BWP40P140HVT)                            0.10       0.89 f
  U227/Z (AN2D1BWP40P140HVT)                              0.34       1.23 f
  ics_data[90] (out)                                      0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1786/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1778/Z (OR4D0BWP40P140HVT)                  0.03       2.16 r
  u_scramble/x2_reg_91_/D (DFCNQD1BWP40P140HVT)           0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_91_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1687/ZN (AOI221D0BWP40P140HVT)              0.05       2.12 r
  u_scramble/U1681/Z (OR4D0BWP40P140HVT)                  0.03       2.16 r
  u_scramble/x2_reg_83_/D (DFCNQD1BWP40P140HVT)           0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_83_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U1717/ZN (OAI22D0BWP40P140HVT)               0.08       2.12 r
  u_scramble/U1715/Z (OR4D0BWP40P140HVT)                  0.04       2.16 r
  u_scramble/x2_reg_86_/D (DFCNQD1BWP40P140HVT)           0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_86_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U43/ZN (ND2D0BWP40P140HVT)                   0.17       2.05 f
  u_scramble/U588/ZN (AOI221D0BWP40P140HVT)               0.07       2.12 r
  u_scramble/U587/Z (OR3D0BWP40P140HVT)                   0.03       2.15 r
  u_scramble/x1_reg_80_/D (DFCNQD1BWP40P140HVT)           0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_80_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U754/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U753/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U752/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_109_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_109_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U794/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U793/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U792/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_117_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_117_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U724/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U723/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U722/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_102_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_102_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U778/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U777/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U776/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_114_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_114_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U703/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U702/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U701/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_96_/D (DFCNQD1BWP40P140HVT)           0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_96_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U788/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U787/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U786/ZN (OAI21D0BWP40P140HVT)                0.03       2.15 r
  u_scramble/x1_reg_116_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_116_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U1881/ZN (MOAI22D0BWP40P140HVT)              0.06       2.10 r
  u_scramble/U1880/ZN (AOI211D0BWP40P140HVT)              0.03       2.13 f
  u_scramble/U1879/ZN (OAI21D0BWP40P140HVT)               0.02       2.15 r
  u_scramble/x2_reg_100_/D (DFCNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_100_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U784/ZN (AOI221D0BWP40P140HVT)               0.07       2.10 r
  u_scramble/U783/ZN (AOI21D0BWP40P140HVT)                0.02       2.12 f
  u_scramble/U782/ZN (OAI21D0BWP40P140HVT)                0.02       2.15 r
  u_scramble/x1_reg_115_/D (DFSNQD1BWP40P140HVT)          0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_115_/CP (DFSNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U54/ZN (ND2D0BWP40P140HVT)                   0.16       1.98 f
  u_scramble/U1845/ZN (AOI21D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U1839/ZN (AOI221D0BWP40P140HVT)              0.05       2.10 f
  u_scramble/U1834/ZN (AOI32D0BWP40P140HVT)               0.04       2.15 r
  u_scramble/x2_reg_95_/D (DFCNQD1BWP40P140HVT)           0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_95_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U54/ZN (ND2D0BWP40P140HVT)                   0.16       1.98 f
  u_scramble/U1831/ZN (AOI21D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U1822/ZN (AOI221D0BWP40P140HVT)              0.05       2.10 f
  u_scramble/U1819/ZN (AOI32D0BWP40P140HVT)               0.04       2.15 r
  u_scramble/x2_reg_94_/D (DFCNQD1BWP40P140HVT)           0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_94_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U44/ZN (OAI21D0BWP40P140HVT)                 0.12       1.89 r
  u_scramble/U50/ZN (ND2D0BWP40P140HVT)                   0.14       2.02 f
  u_scramble/U571/ZN (AOI21D0BWP40P140HVT)                0.06       2.08 r
  u_scramble/U570/ZN (OAI21D0BWP40P140HVT)                0.03       2.11 f
  u_scramble/U569/ZN (OAI211D0BWP40P140HVT)               0.02       2.13 r
  u_scramble/x1_reg_78_/D (DFCNQD1BWP40P140HVT)           0.00       2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_78_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U54/ZN (ND2D0BWP40P140HVT)                   0.16       1.98 f
  u_scramble/U1761/ZN (AOI221D0BWP40P140HVT)              0.07       2.05 r
  u_scramble/U1754/ZN (AOI211D0BWP40P140HVT)              0.03       2.08 f
  u_scramble/U1752/ZN (AOI32D0BWP40P140HVT)               0.05       2.13 r
  u_scramble/x2_reg_89_/D (DFCNQD1BWP40P140HVT)           0.00       2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_89_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U54/ZN (ND2D0BWP40P140HVT)                   0.16       1.98 f
  u_scramble/U1734/ZN (AOI221D0BWP40P140HVT)              0.07       2.05 r
  u_scramble/U1729/ZN (AOI211D0BWP40P140HVT)              0.03       2.08 f
  u_scramble/U1727/ZN (AOI32D0BWP40P140HVT)               0.05       2.13 r
  u_scramble/x2_reg_87_/D (DFCNQD1BWP40P140HVT)           0.00       2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_87_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U2084/ZN (OAI211D0BWP40P140HVT)              0.08       2.11 r
  u_scramble/x2_reg_117_/D (DFCNQD1BWP40P140HVT)          0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_117_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U1890/ZN (OAI211D0BWP40P140HVT)              0.08       2.11 r
  u_scramble/x2_reg_101_/D (DFCNQD1BWP40P140HVT)          0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_101_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U1848/ZN (OAI211D0BWP40P140HVT)              0.08       2.11 r
  u_scramble/x2_reg_96_/D (DFCNQD1BWP40P140HVT)           0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_96_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3025/ZN (AOI22D0BWP40P140HVT)               0.03       1.66 f
  u_scramble/U3023/ZN (AOI21D0BWP40P140HVT)               0.03       1.69 r
  u_scramble/U3022/ZN (NR3D0BWP40P140HVT)                 0.06       1.75 f
  u_scramble/U3021/ZN (OAI21D0BWP40P140HVT)               0.07       1.82 r
  u_scramble/U1837/ZN (CKND0BWP40P140HVT)                 0.08       1.90 f
  u_scramble/U1836/ZN (NR2D0BWP40P140HVT)                 0.07       1.97 r
  u_scramble/U1807/ZN (CKND0BWP40P140HVT)                 0.10       2.07 f
  u_scramble/U1672/ZN (OAI31D0BWP40P140HVT)               0.05       2.12 r
  u_scramble/x2_reg_82_/D (DFCNQD1BWP40P140HVT)           0.00       2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_82_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_start (in)                                          0.00       1.42 f
  u_scramble/ics_start (scramble)                         0.00       1.42 f
  u_scramble/U3163/ZN (NR2D0BWP40P140HVT)                 0.28       1.70 r
  u_scramble/U3144/ZN (CKND0BWP40P140HVT)                 0.33       2.04 f
  u_scramble/U2067/ZN (OAI21D0BWP40P140HVT)               0.07       2.11 r
  u_scramble/x2_reg_116_/D (DFCNQD1BWP40P140HVT)          0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_116_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U2124/ZN (AOI211D0BWP40P140HVT)              0.08       2.05 r
  u_scramble/U2123/ZN (AOI211D0BWP40P140HVT)              0.03       2.08 f
  u_scramble/U2122/ZN (OAI21D0BWP40P140HVT)               0.04       2.11 r
  u_scramble/x2_reg_119_/D (DFCNQD1BWP40P140HVT)          0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_119_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U2101/ZN (AOI211D0BWP40P140HVT)              0.08       2.05 r
  u_scramble/U2100/ZN (AOI211D0BWP40P140HVT)              0.03       2.08 f
  u_scramble/U2099/ZN (OAI21D0BWP40P140HVT)               0.04       2.11 r
  u_scramble/x2_reg_118_/D (DFCNQD1BWP40P140HVT)          0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_118_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U2021/ZN (AOI221D0BWP40P140HVT)              0.07       2.04 r
  u_scramble/U2020/ZN (AOI211D0BWP40P140HVT)              0.03       2.07 f
  u_scramble/U2019/ZN (OAI21D0BWP40P140HVT)               0.04       2.11 r
  u_scramble/x2_reg_113_/D (DFCNQD1BWP40P140HVT)          0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_113_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U1934/ZN (AOI221D0BWP40P140HVT)              0.07       2.04 r
  u_scramble/U1933/ZN (AOI211D0BWP40P140HVT)              0.03       2.07 f
  u_scramble/U1932/ZN (OAI21D0BWP40P140HVT)               0.04       2.11 r
  u_scramble/x2_reg_105_/D (DFCNQD1BWP40P140HVT)          0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_105_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U1999/ZN (AOI221D0BWP40P140HVT)              0.07       2.05 r
  u_scramble/U1994/ZN (AOI211D0BWP40P140HVT)              0.02       2.07 f
  u_scramble/U1993/ZN (OAI21D0BWP40P140HVT)               0.03       2.10 r
  u_scramble/x2_reg_111_/D (DFCNQD1BWP40P140HVT)          0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_111_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U1957/ZN (AOI221D0BWP40P140HVT)              0.07       2.05 r
  u_scramble/U1951/ZN (AOI211D0BWP40P140HVT)              0.02       2.07 f
  u_scramble/U1950/ZN (OAI21D0BWP40P140HVT)               0.03       2.10 r
  u_scramble/x2_reg_107_/D (DFCNQD1BWP40P140HVT)          0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_107_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U1873/ZN (AOI221D0BWP40P140HVT)              0.07       2.05 r
  u_scramble/U1869/ZN (AOI211D0BWP40P140HVT)              0.02       2.07 f
  u_scramble/U1868/ZN (OAI21D0BWP40P140HVT)               0.03       2.10 r
  u_scramble/x2_reg_99_/D (DFCNQD1BWP40P140HVT)           0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_99_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U1964/ZN (AOI211D0BWP40P140HVT)              0.08       2.05 r
  u_scramble/U1963/ZN (AOI21D0BWP40P140HVT)               0.02       2.07 f
  u_scramble/U1962/ZN (OAI211D0BWP40P140HVT)              0.03       2.10 r
  u_scramble/x2_reg_108_/D (DFCNQD1BWP40P140HVT)          0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_108_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2193/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2192/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_1__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_1__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2196/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2195/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_1__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_1__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2238/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2237/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_2__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_2__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2279/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2278/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_3__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_3__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2283/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2282/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_3__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_3__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2332/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2331/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_4__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_4__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2335/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2334/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_4__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_4__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2386/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2385/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_5__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_5__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2481/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2480/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_7__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_7__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2551/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2550/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_8__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_8__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2631/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2630/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_9__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_9__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2734/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2733/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_10__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_10__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2852/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2851/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_11__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_11__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.72
  data required time                                                 2.72
  --------------------------------------------------------------------------
  data required time                                                 2.72
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[1]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_q_size[1] (in)                                      0.00       1.42 r
  u_scramble/ics_q_size[1] (scramble)                     0.00       1.42 r
  u_scramble/U3295/ZN (INR3D0BWP40P140HVT)                0.03       1.46 r
  u_scramble/U30/ZN (ND2D0BWP40P140HVT)                   0.04       1.50 f
  u_scramble/U3294/ZN (CKND0BWP40P140HVT)                 0.04       1.54 r
  u_scramble/U19/ZN (ND2D0BWP40P140HVT)                   0.06       1.60 f
  u_scramble/U3011/ZN (OAI211D0BWP40P140HVT)              0.03       1.63 r
  u_scramble/U28/ZN (AOI31D0BWP40P140HVT)                 0.14       1.77 f
  u_scramble/U808/ZN (CKND0BWP40P140HVT)                  0.10       1.86 r
  u_scramble/U49/ZN (ND2D0BWP40P140HVT)                   0.17       2.03 f
  u_scramble/U804/ZN (OAI21D0BWP40P140HVT)                0.06       2.09 r
  u_scramble/x1_reg_119_/D (DFCNQD1BWP40P140HVT)          0.00       2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_119_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2241/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2240/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_2__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_2__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2431/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2430/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_6__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_6__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2436/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2435/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_6__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_6__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2546/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2545/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_8__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_8__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2621/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2620/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_9__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_9__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2863/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2862/ZN (OAI211D0BWP40P140HVT)              0.05       2.11 f
  u_scramble/scramble_data_reg_11__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_11__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.01       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2381/ZN (OAI211D0BWP40P140HVT)              0.07       2.08 r
  u_scramble/scramble_data_reg_5__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_5__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2485/ZN (OAI211D0BWP40P140HVT)              0.07       2.08 r
  u_scramble/scramble_data_reg_7__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_7__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2745/ZN (OAI211D0BWP40P140HVT)              0.07       2.08 r
  u_scramble/scramble_data_reg_10__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_10__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U811/ZN (AOI221D0BWP40P140HVT)               0.07       2.04 r
  u_scramble/U810/ZN (AOI21D0BWP40P140HVT)                0.02       2.07 f
  u_scramble/U809/ZN (OAI211D0BWP40P140HVT)               0.02       2.09 r
  u_scramble/x2_reg_97_/D (DFCNQD1BWP40P140HVT)           0.00       2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_97_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2271/ZN (AOI22D0BWP40P140HVT)               0.09       2.07 r
  u_scramble/U2270/ZN (OAI21D0BWP40P140HVT)               0.03       2.11 f
  u_scramble/scramble_data_reg_3__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_3__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2225/ZN (MOAI22D0BWP40P140HVT)              0.07       2.08 r
  u_scramble/scramble_data_reg_2__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_2__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2226/ZN (MOAI22D0BWP40P140HVT)              0.07       2.08 r
  u_scramble/scramble_data_reg_2__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_2__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2319/ZN (MOAI22D0BWP40P140HVT)              0.07       2.08 r
  u_scramble/scramble_data_reg_4__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_4__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_8__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2529/ZN (MOAI22D0BWP40P140HVT)              0.07       2.08 r
  u_scramble/scramble_data_reg_8__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_8__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_9__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2593/ZN (MOAI22D0BWP40P140HVT)              0.07       2.08 r
  u_scramble/scramble_data_reg_9__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_9__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_10__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2694/ZN (MOAI22D0BWP40P140HVT)              0.07       2.08 r
  u_scramble/scramble_data_reg_10__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_10__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_10__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2698/ZN (MOAI22D0BWP40P140HVT)              0.07       2.08 r
  u_scramble/scramble_data_reg_10__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_10__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_11__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2828/ZN (MOAI22D0BWP40P140HVT)              0.07       2.08 r
  u_scramble/scramble_data_reg_11__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_11__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2186/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_1__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_1__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2227/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_2__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_2__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2229/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_2__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_2__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2272/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_3__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_3__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2275/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_3__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_3__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2324/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_4__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_4__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2328/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_4__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_4__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2371/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_5__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_5__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2373/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_5__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_5__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2378/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_5__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_5__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2420/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_6__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_6__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2424/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_6__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_6__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2427/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_6__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_6__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2469/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_7__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_7__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2471/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_7__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_7__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2473/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_7__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_7__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2531/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_8__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_8__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2533/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_8__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_8__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2535/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_8__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_8__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2540/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_8__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_8__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2596/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_9__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_9__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2604/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_9__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_9__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2610/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_9__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_9__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2615/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_9__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_9__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_10__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2712/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_10__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_10__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_10__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2722/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_10__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_10__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_11__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2834/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_11__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_11__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_11__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3326/ZN (IND3D0BWP40P140HVT)                0.04       1.47 f
  u_scramble/U3297/ZN (CKND0BWP40P140HVT)                 0.03       1.50 r
  u_scramble/U3296/ZN (CKND2D0BWP40P140HVT)               0.04       1.54 f
  u_scramble/U2864/ZN (NR2D0BWP40P140HVT)                 0.21       1.76 r
  u_scramble/U2859/ZN (CKND0BWP40P140HVT)                 0.26       2.02 f
  u_scramble/U2844/ZN (OAI21D0BWP40P140HVT)               0.07       2.08 r
  u_scramble/scramble_data_reg_11__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_11__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U1905/ZN (CKND0BWP40P140HVT)                 0.05       2.03 r
  u_scramble/U1902/ZN (AOI22D0BWP40P140HVT)               0.03       2.06 f
  u_scramble/U1901/ZN (OAI211D0BWP40P140HVT)              0.03       2.09 r
  u_scramble/x2_reg_102_/D (DFCNQD1BWP40P140HVT)          0.00       2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_102_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2183/ZN (AOI22D0BWP40P140HVT)               0.08       2.07 r
  u_scramble/U2182/ZN (OAI21D0BWP40P140HVT)               0.04       2.10 f
  u_scramble/scramble_data_reg_1__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_1__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2185/ZN (AOI22D0BWP40P140HVT)               0.08       2.07 r
  u_scramble/U2184/ZN (OAI21D0BWP40P140HVT)               0.04       2.10 f
  u_scramble/scramble_data_reg_1__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_1__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2269/ZN (AOI22D0BWP40P140HVT)               0.08       2.07 r
  u_scramble/U2268/ZN (OAI21D0BWP40P140HVT)               0.04       2.10 f
  u_scramble/scramble_data_reg_3__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_3__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2321/ZN (AOI22D0BWP40P140HVT)               0.08       2.07 r
  u_scramble/U2320/ZN (OAI21D0BWP40P140HVT)               0.04       2.10 f
  u_scramble/scramble_data_reg_4__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_4__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2323/ZN (AOI22D0BWP40P140HVT)               0.08       2.07 r
  u_scramble/U2322/ZN (OAI21D0BWP40P140HVT)               0.04       2.10 f
  u_scramble/scramble_data_reg_4__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_4__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2423/ZN (AOI22D0BWP40P140HVT)               0.08       2.07 r
  u_scramble/U2422/ZN (OAI21D0BWP40P140HVT)               0.04       2.10 f
  u_scramble/scramble_data_reg_6__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_6__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_10__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2703/ZN (AOI22D0BWP40P140HVT)               0.08       2.07 r
  u_scramble/U2702/ZN (OAI21D0BWP40P140HVT)               0.04       2.10 f
  u_scramble/scramble_data_reg_10__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_10__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_10__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2708/ZN (AOI22D0BWP40P140HVT)               0.08       2.07 r
  u_scramble/U2707/ZN (OAI21D0BWP40P140HVT)               0.04       2.10 f
  u_scramble/scramble_data_reg_10__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_10__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2831/ZN (AOI22D0BWP40P140HVT)               0.08       2.07 r
  u_scramble/U2830/ZN (OAI21D0BWP40P140HVT)               0.04       2.10 f
  u_scramble/scramble_data_reg_11__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_11__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U1867/ZN (AOI221D0BWP40P140HVT)              0.07       2.05 r
  u_scramble/U1860/Z (AO211D0BWP40P140HVT)                0.04       2.08 r
  u_scramble/x2_reg_98_/D (DFCNQD1BWP40P140HVT)           0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_98_/CP (DFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_11__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U40/ZN (ND2D0BWP40P140HVT)                   0.06       2.04 r
  u_scramble/U2838/ZN (OAI211D0BWP40P140HVT)              0.05       2.09 f
  u_scramble/scramble_data_reg_11__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_11__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2190/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2189/ZN (ND2D0BWP40P140HVT)                 0.03       2.09 f
  u_scramble/scramble_data_reg_1__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_1__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2232/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2231/ZN (ND2D0BWP40P140HVT)                 0.03       2.09 f
  u_scramble/scramble_data_reg_2__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_2__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2235/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2234/ZN (ND2D0BWP40P140HVT)                 0.03       2.09 f
  u_scramble/scramble_data_reg_2__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_2__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2376/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2375/ZN (ND2D0BWP40P140HVT)                 0.03       2.09 f
  u_scramble/scramble_data_reg_5__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_5__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2478/ZN (AOI22D0BWP40P140HVT)               0.08       2.06 r
  u_scramble/U2477/ZN (ND2D0BWP40P140HVT)                 0.03       2.09 f
  u_scramble/scramble_data_reg_7__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_7__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2150/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_0__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_0__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2151/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_0__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_0__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2181/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_1__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_1__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2266/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_3__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_3__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2267/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_3__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_3__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2318/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_4__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_4__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2369/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_5__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_5__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2370/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_5__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_5__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2418/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_6__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_6__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2419/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_6__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_6__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2467/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_7__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_7__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2468/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_7__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_7__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_8__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2530/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_8__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_8__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_11__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2829/Z (AO22D0BWP40P140HVT)                 0.11       2.09 f
  u_scramble/scramble_data_reg_11__8_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_11__8_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[108]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U114/ZN (INR2D0BWP40P140HVT)                            0.02       0.81 f
  U254/ZN (CKND0BWP40P140HVT)                             0.02       0.82 r
  U255/ZN (INVD1BWP40P140HVT)                             0.31       1.13 f
  ics_data[108] (out)                                     0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[107]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U115/ZN (INR2D0BWP40P140HVT)                            0.02       0.81 f
  U252/ZN (CKND0BWP40P140HVT)                             0.02       0.82 r
  U253/ZN (INVD1BWP40P140HVT)                             0.31       1.13 f
  ics_data[107] (out)                                     0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[106]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U116/ZN (INR2D0BWP40P140HVT)                            0.02       0.81 f
  U250/ZN (CKND0BWP40P140HVT)                             0.02       0.82 r
  U251/ZN (INVD1BWP40P140HVT)                             0.31       1.13 f
  ics_data[106] (out)                                     0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[105]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U117/ZN (INR2D0BWP40P140HVT)                            0.02       0.81 f
  U248/ZN (CKND0BWP40P140HVT)                             0.02       0.82 r
  U249/ZN (INVD1BWP40P140HVT)                             0.31       1.13 f
  ics_data[105] (out)                                     0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[104]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U118/ZN (INR2D0BWP40P140HVT)                            0.02       0.81 f
  U246/ZN (CKND0BWP40P140HVT)                             0.02       0.82 r
  U247/ZN (INVD1BWP40P140HVT)                             0.31       1.13 f
  ics_data[104] (out)                                     0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[103]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U119/ZN (INR2D0BWP40P140HVT)                            0.02       0.81 f
  U244/ZN (CKND0BWP40P140HVT)                             0.02       0.82 r
  U245/ZN (INVD1BWP40P140HVT)                             0.31       1.13 f
  ics_data[103] (out)                                     0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[102]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U120/ZN (INR2D0BWP40P140HVT)                            0.02       0.81 f
  U242/ZN (CKND0BWP40P140HVT)                             0.02       0.82 r
  U243/ZN (INVD1BWP40P140HVT)                             0.31       1.13 f
  ics_data[102] (out)                                     0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[101]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U121/ZN (INR2D0BWP40P140HVT)                            0.02       0.81 f
  U240/ZN (CKND0BWP40P140HVT)                             0.02       0.82 r
  U241/ZN (INVD1BWP40P140HVT)                             0.31       1.13 f
  ics_data[101] (out)                                     0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[100]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  I_7/ZN (INVD2BWP40P140HVT)                              0.03       0.64 r
  C703/Z (OR2D0BWP40P140HVT)                              0.02       0.67 r
  U187/ZN (NR2D0BWP40P140HVT)                             0.04       0.70 f
  U157/ZN (NR2D0BWP40P140HVT)                             0.08       0.79 r
  U122/ZN (INR2D0BWP40P140HVT)                            0.02       0.81 f
  U238/ZN (CKND0BWP40P140HVT)                             0.02       0.82 r
  U239/ZN (INVD1BWP40P140HVT)                             0.31       1.13 f
  ics_data[100] (out)                                     0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2152/Z (AO22D0BWP40P140HVT)                 0.10       2.08 f
  u_scramble/scramble_data_reg_0__7_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_0__7_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2153/Z (AO22D0BWP40P140HVT)                 0.10       2.08 f
  u_scramble/scramble_data_reg_0__6_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_0__6_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2158/Z (AO22D0BWP40P140HVT)                 0.10       2.08 f
  u_scramble/scramble_data_reg_0__3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_0__3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2159/Z (AO22D0BWP40P140HVT)                 0.10       2.08 f
  u_scramble/scramble_data_reg_0__2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_0__2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2180/Z (AO22D0BWP40P140HVT)                 0.10       2.08 f
  u_scramble/scramble_data_reg_1__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_1__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_9__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2590/Z (AO22D0BWP40P140HVT)                 0.10       2.08 f
  u_scramble/scramble_data_reg_9__9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_9__9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.01       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2155/ZN (MOAI22D0BWP40P140HVT)              0.09       2.08 f
  u_scramble/scramble_data_reg_0__4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_0__4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.73
  data required time                                                 2.73
  --------------------------------------------------------------------------
  data required time                                                 2.73
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_data_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3005/ZN (AOI221D0BWP40P140HVT)              0.04       1.67 f
  u_scramble/U3002/ZN (AOI31D0BWP40P140HVT)               0.03       1.71 r
  u_scramble/U74/ZN (OAI21OPTREPBD1BWP40P140HVT)          0.28       1.98 f
  u_scramble/U2154/ZN (MOAI22D0BWP40P140HVT)              0.09       2.08 f
  u_scramble/scramble_data_reg_0__5_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_data_reg_0__5_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                      0.00       2.74
  data required time                                                 2.74
  --------------------------------------------------------------------------
  data required time                                                 2.74
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U1976/ZN (OAI211D0BWP40P140HVT)              0.06       2.04 r
  u_scramble/x2_reg_109_/D (DFCNQD1BWP40P140HVT)          0.00       2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_109_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U2051/ZN (OAI211D0BWP40P140HVT)              0.06       2.04 r
  u_scramble/x2_reg_115_/D (DFCNQD1BWP40P140HVT)          0.00       2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_115_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U60/ZN (ND2D0BWP40P140HVT)                   0.15       1.98 f
  u_scramble/U1914/ZN (OAI211D0BWP40P140HVT)              0.06       2.04 r
  u_scramble/x2_reg_103_/D (DFCNQD1BWP40P140HVT)          0.00       2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_103_/CP (DFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[109]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  U141/Z (OR2D1BWP40P140HVT)                              0.05       0.66 f
  U187/ZN (NR2D0BWP40P140HVT)                             0.07       0.73 r
  U157/ZN (NR2D0BWP40P140HVT)                             0.07       0.79 f
  U256/ZN (INR2D2BWP40P140HVT)                            0.25       1.04 r
  ics_data[109] (out)                                     0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[119]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  U141/Z (OR2D1BWP40P140HVT)                              0.05       0.66 f
  U187/ZN (NR2D0BWP40P140HVT)                             0.07       0.73 r
  U186/Z (AN2D1BWP40P140HVT)                              0.31       1.04 r
  ics_data[119] (out)                                     0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[118]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  U141/Z (OR2D1BWP40P140HVT)                              0.05       0.66 f
  U187/ZN (NR2D0BWP40P140HVT)                             0.07       0.73 r
  U185/Z (AN2D1BWP40P140HVT)                              0.31       1.04 r
  ics_data[118] (out)                                     0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[117]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  U141/Z (OR2D1BWP40P140HVT)                              0.05       0.66 f
  U187/ZN (NR2D0BWP40P140HVT)                             0.07       0.73 r
  U184/Z (AN2D1BWP40P140HVT)                              0.31       1.04 r
  ics_data[117] (out)                                     0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[116]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  U141/Z (OR2D1BWP40P140HVT)                              0.05       0.66 f
  U187/ZN (NR2D0BWP40P140HVT)                             0.07       0.73 r
  U183/Z (AN2D1BWP40P140HVT)                              0.31       1.04 r
  ics_data[116] (out)                                     0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[115]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  U141/Z (OR2D1BWP40P140HVT)                              0.05       0.66 f
  U187/ZN (NR2D0BWP40P140HVT)                             0.07       0.73 r
  U182/Z (AN2D1BWP40P140HVT)                              0.31       1.04 r
  ics_data[115] (out)                                     0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[114]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  U141/Z (OR2D1BWP40P140HVT)                              0.05       0.66 f
  U187/ZN (NR2D0BWP40P140HVT)                             0.07       0.73 r
  U181/Z (AN2D1BWP40P140HVT)                              0.31       1.04 r
  ics_data[114] (out)                                     0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[113]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  U141/Z (OR2D1BWP40P140HVT)                              0.05       0.66 f
  U187/ZN (NR2D0BWP40P140HVT)                             0.07       0.73 r
  U180/Z (AN2D1BWP40P140HVT)                              0.31       1.04 r
  ics_data[113] (out)                                     0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[112]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  U141/Z (OR2D1BWP40P140HVT)                              0.05       0.66 f
  U187/ZN (NR2D0BWP40P140HVT)                             0.07       0.73 r
  U179/Z (AN2D1BWP40P140HVT)                              0.31       1.04 r
  ics_data[112] (out)                                     0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[111]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  U141/Z (OR2D1BWP40P140HVT)                              0.05       0.66 f
  U187/ZN (NR2D0BWP40P140HVT)                             0.07       0.73 r
  U178/Z (AN2D1BWP40P140HVT)                              0.31       1.04 r
  ics_data[111] (out)                                     0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_data[110]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  U141/Z (OR2D1BWP40P140HVT)                              0.05       0.66 f
  U187/ZN (NR2D0BWP40P140HVT)                             0.07       0.73 r
  U177/Z (AN2D1BWP40P140HVT)                              0.31       1.04 r
  ics_data[110] (out)                                     0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: u_scramble/scramble_cnt_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: scramble_ready
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble_DW01_inc_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  u_scramble/scramble_cnt_reg_4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       0.47 r
  u_scramble/scramble_cnt_reg_4_/Q (DFCNQD1BWP40P140HVT)
                                                          0.08       0.55 f
  u_scramble/U3323/ZN (NR3D0BWP40P140HVT)                 0.02       0.58 r
  u_scramble/U3321/ZN (ND3D0BWP40P140HVT)                 0.03       0.61 f
  u_scramble/U3320/ZN (AOI21D0BWP40P140HVT)               0.03       0.64 r
  u_scramble/U70/Z (OA211D0BWP40P140HVT)                  0.04       0.68 r
  u_scramble/U71/ZN (INVD1BWP40P140HVT)                   0.32       1.00 f
  u_scramble/scramble_ready (scramble)                    0.00       1.00 f
  scramble_ready (out)                                    0.00       1.00 f
  data arrival time                                                  1.00

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U3202/ZN (CKND0BWP40P140HVT)                 0.04       1.87 f
  u_scramble/U3093/ZN (OAI211D0BWP40P140HVT)              0.03       1.90 r
  u_scramble/x2_reg_26_/D (EDFCNQD1BWP40P140HVT)          0.00       1.90 r
  data arrival time                                                  1.90

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_26_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3203/ZN (NR2D0BWP40P140HVT)                 0.05       1.83 r
  u_scramble/U3202/ZN (CKND0BWP40P140HVT)                 0.04       1.87 f
  u_scramble/U3161/ZN (OAI211D0BWP40P140HVT)              0.03       1.90 r
  u_scramble/x2_reg_0_/D (EDFCNQD1BWP40P140HVT)           0.00       1.90 r
  data arrival time                                                  1.90

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_reg_0_/CP (EDFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3241/ZN (OAI22D0BWP40P140HVT)               0.02       1.79 r
  u_scramble/U3240/ZN (AOI211D0BWP40P140HVT)              0.03       1.82 f
  u_scramble/U3239/ZN (OAI21D0BWP40P140HVT)               0.03       1.85 r
  u_scramble/x1_reg_13_/D (EDFCNQD1BWP40P140HVT)          0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_13_/CP (EDFCNQD1BWP40P140HVT)         0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3224/ZN (OAI22D0BWP40P140HVT)               0.02       1.79 r
  u_scramble/U3223/ZN (AOI211D0BWP40P140HVT)              0.03       1.82 f
  u_scramble/U3222/ZN (OAI21D0BWP40P140HVT)               0.03       1.85 r
  u_scramble/x1_reg_9_/D (EDFCNQD1BWP40P140HVT)           0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_9_/CP (EDFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3277/ZN (OAI22D0BWP40P140HVT)               0.02       1.79 r
  u_scramble/U3276/ZN (AOI211D0BWP40P140HVT)              0.03       1.82 f
  u_scramble/U3275/ZN (OAI21D0BWP40P140HVT)               0.03       1.85 r
  u_scramble/x1_reg_8_/D (EDFCNQD1BWP40P140HVT)           0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_8_/CP (EDFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3206/ZN (OAI22D0BWP40P140HVT)               0.02       1.79 r
  u_scramble/U3205/ZN (AOI211D0BWP40P140HVT)              0.03       1.82 f
  u_scramble/U3204/ZN (OAI21D0BWP40P140HVT)               0.03       1.85 r
  u_scramble/x1_reg_7_/D (EDFCNQD1BWP40P140HVT)           0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_7_/CP (EDFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U3289/ZN (IOA21D0BWP40P140HVT)               0.03       1.69 f
  u_scramble/U3288/ZN (OAI21D0BWP40P140HVT)               0.05       1.74 r
  u_scramble/U3287/ZN (CKND0BWP40P140HVT)                 0.04       1.77 f
  u_scramble/U3259/ZN (OAI22D0BWP40P140HVT)               0.02       1.79 r
  u_scramble/U3258/ZN (AOI211D0BWP40P140HVT)              0.03       1.82 f
  u_scramble/U3257/ZN (OAI21D0BWP40P140HVT)               0.03       1.85 r
  u_scramble/x1_reg_3_/D (EDFCNQD1BWP40P140HVT)           0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_reg_3_/CP (EDFCNQD1BWP40P140HVT)          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U102/ZN (NR2D0BWP40P140HVT)                  0.04       1.70 r
  u_scramble/U101/ZN (CKND0BWP40P140HVT)                  0.03       1.73 f
  u_scramble/U100/ZN (AOI221D0BWP40P140HVT)               0.04       1.77 r
  u_scramble/U98/ZN (CKND0BWP40P140HVT)                   0.03       1.79 f
  u_scramble/U95/Z (AO22D0BWP40P140HVT)                   0.04       1.83 f
  u_scramble/U94/ZN (OAI32D0BWP40P140HVT)                 0.03       1.86 r
  u_scramble/x2_cnt_reg_3_/D (DFCNQD1BWP40P140HVT)        0.00       1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_cnt_reg_3_/CP (DFCNQD1BWP40P140HVT)       0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U102/ZN (NR2D0BWP40P140HVT)                  0.04       1.70 r
  u_scramble/U101/ZN (CKND0BWP40P140HVT)                  0.03       1.73 f
  u_scramble/U100/ZN (AOI221D0BWP40P140HVT)               0.04       1.77 r
  u_scramble/U98/ZN (CKND0BWP40P140HVT)                   0.03       1.79 f
  u_scramble/U95/Z (AO22D0BWP40P140HVT)                   0.04       1.83 f
  u_scramble/U92/ZN (OAI32D0BWP40P140HVT)                 0.03       1.86 r
  u_scramble/x2_cnt_reg_2_/D (DFCNQD1BWP40P140HVT)        0.00       1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_cnt_reg_2_/CP (DFCNQD1BWP40P140HVT)       0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U102/ZN (NR2D0BWP40P140HVT)                  0.04       1.70 r
  u_scramble/U101/ZN (CKND0BWP40P140HVT)                  0.03       1.73 f
  u_scramble/U89/ZN (AOI211D0BWP40P140HVT)                0.06       1.79 r
  u_scramble/U87/ZN (AOI21D0BWP40P140HVT)                 0.03       1.82 f
  u_scramble/U83/ZN (OAI32D0BWP40P140HVT)                 0.03       1.85 r
  u_scramble/x1_cnt_reg_2_/D (DFCNQD1BWP40P140HVT)        0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_cnt_reg_2_/CP (DFCNQD1BWP40P140HVT)       0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U102/ZN (NR2D0BWP40P140HVT)                  0.04       1.70 r
  u_scramble/U101/ZN (CKND0BWP40P140HVT)                  0.03       1.73 f
  u_scramble/U89/ZN (AOI211D0BWP40P140HVT)                0.06       1.79 r
  u_scramble/U87/ZN (AOI21D0BWP40P140HVT)                 0.03       1.82 f
  u_scramble/U85/ZN (MOAI22D0BWP40P140HVT)                0.03       1.84 r
  u_scramble/x1_cnt_reg_3_/D (DFCNQD1BWP40P140HVT)        0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_cnt_reg_3_/CP (DFCNQD1BWP40P140HVT)       0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U102/ZN (NR2D0BWP40P140HVT)                  0.04       1.70 r
  u_scramble/U101/ZN (CKND0BWP40P140HVT)                  0.03       1.73 f
  u_scramble/U89/ZN (AOI211D0BWP40P140HVT)                0.06       1.79 r
  u_scramble/U84/ZN (CKND0BWP40P140HVT)                   0.03       1.81 f
  u_scramble/U82/ZN (AOI22D0BWP40P140HVT)                 0.03       1.84 r
  u_scramble/x1_cnt_reg_0_/D (DFCNQD1BWP40P140HVT)        0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)       0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U102/ZN (NR2D0BWP40P140HVT)                  0.04       1.70 r
  u_scramble/U101/ZN (CKND0BWP40P140HVT)                  0.03       1.73 f
  u_scramble/U100/ZN (AOI221D0BWP40P140HVT)               0.04       1.77 r
  u_scramble/U98/ZN (CKND0BWP40P140HVT)                   0.03       1.79 f
  u_scramble/U91/ZN (AOI22D0BWP40P140HVT)                 0.03       1.82 r
  u_scramble/x2_cnt_reg_0_/D (DFCNQD1BWP40P140HVT)        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)       0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x1_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U102/ZN (NR2D0BWP40P140HVT)                  0.04       1.70 r
  u_scramble/U101/ZN (CKND0BWP40P140HVT)                  0.03       1.73 f
  u_scramble/U89/ZN (AOI211D0BWP40P140HVT)                0.06       1.79 r
  u_scramble/U80/ZN (IOA21D0BWP40P140HVT)                 0.04       1.83 r
  u_scramble/x1_cnt_reg_1_/D (DFCNQD1BWP40P140HVT)        0.00       1.83 r
  data arrival time                                                  1.83

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x1_cnt_reg_1_/CP (DFCNQD1BWP40P140HVT)       0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: ics_q_size[2]
              (input port clocked by clk)
  Endpoint: u_scramble/x2_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  ics_q_size[2] (in)                                      0.00       1.42 f
  u_scramble/ics_q_size[2] (scramble)                     0.00       1.42 f
  u_scramble/U3327/ZN (CKND0BWP40P140HVT)                 0.01       1.44 r
  u_scramble/U3292/ZN (ND3D0BWP40P140HVT)                 0.12       1.56 f
  u_scramble/U3291/ZN (CKND0BWP40P140HVT)                 0.07       1.63 r
  u_scramble/U3290/ZN (NR2D0BWP40P140HVT)                 0.03       1.66 f
  u_scramble/U102/ZN (NR2D0BWP40P140HVT)                  0.04       1.70 r
  u_scramble/U101/ZN (CKND0BWP40P140HVT)                  0.03       1.73 f
  u_scramble/U100/ZN (AOI221D0BWP40P140HVT)               0.04       1.77 r
  u_scramble/U99/ZN (ND2D0BWP40P140HVT)                   0.02       1.79 f
  u_scramble/U90/ZN (AOI21D0BWP40P140HVT)                 0.02       1.82 r
  u_scramble/x2_cnt_reg_1_/D (DFCNQD1BWP40P140HVT)        0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/x2_cnt_reg_1_/CP (DFCNQD1BWP40P140HVT)       0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: ics_sof_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_sof (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_sof_reg/CP (DFCNQD1BWP40P140HVT)                    0.00       0.47 r
  ics_sof_reg/Q (DFCNQD1BWP40P140HVT)                     0.37       0.84 f
  ics_sof (out)                                           0.00       0.84 f
  data arrival time                                                  0.84

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: ics_eof_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_eof (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_eof_reg/CP (DFCNQD1BWP40P140HVT)                    0.00       0.47 r
  ics_eof_reg/Q (DFCNQD1BWP40P140HVT)                     0.37       0.84 f
  ics_eof (out)                                           0.00       0.84 f
  data arrival time                                                  0.84

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_18_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_18_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.11       2.62
  data required time                                                 2.62
  --------------------------------------------------------------------------
  data required time                                                 2.62
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_17_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_17_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.11       2.62
  data required time                                                 2.62
  --------------------------------------------------------------------------
  data required time                                                 2.62
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_14_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_14_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.11       2.62
  data required time                                                 2.62
  --------------------------------------------------------------------------
  data required time                                                 2.62
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_11_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_11_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.11       2.62
  data required time                                                 2.62
  --------------------------------------------------------------------------
  data required time                                                 2.62
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_10_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_10_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.11       2.62
  data required time                                                 2.62
  --------------------------------------------------------------------------
  data required time                                                 2.62
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_8_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.11       2.62
  data required time                                                 2.62
  --------------------------------------------------------------------------
  data required time                                                 2.62
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_7_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.11       2.62
  data required time                                                 2.62
  --------------------------------------------------------------------------
  data required time                                                 2.62
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_6_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.11       2.62
  data required time                                                 2.62
  --------------------------------------------------------------------------
  data required time                                                 2.62
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_5_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.11       2.62
  data required time                                                 2.62
  --------------------------------------------------------------------------
  data required time                                                 2.62
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: ics_num_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_num[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_3_/CP (EDFCND1BWP40P140HVT)                 0.00       0.47 r
  ics_num_reg_3_/Q (EDFCND1BWP40P140HVT)                  0.36       0.83 f
  ics_num[3] (out)                                        0.00       0.83 f
  data arrival time                                                  0.83

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/U62/Z (MUX2D0BWP40P140HVT)                   0.09       1.76 r
  u_scramble/scramble_cnt_reg_15_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_15_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_0__U4/Z (CKMUX2D0BWP40P140HVT)
                                                          0.09       1.76 r
  u_scramble/scramble_cnt_reg_0_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_16__U4/Z (CKMUX2D0BWP40P140HVT)
                                                          0.09       1.76 r
  u_scramble/scramble_cnt_reg_16_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_16_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_9__U4/Z (CKMUX2D0BWP40P140HVT)
                                                          0.09       1.76 r
  u_scramble/scramble_cnt_reg_9_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_9_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_3__U4/Z (CKMUX2D0BWP40P140HVT)
                                                          0.09       1.76 r
  u_scramble/scramble_cnt_reg_3_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_3_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_2__U4/Z (CKMUX2D0BWP40P140HVT)
                                                          0.09       1.76 r
  u_scramble/scramble_cnt_reg_2_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_2_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_4__U4/Z (CKMUX2D0BWP40P140HVT)
                                                          0.09       1.76 r
  u_scramble/scramble_cnt_reg_4_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_4_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_13__U4/Z (CKMUX2D0BWP40P140HVT)
                                                          0.09       1.76 r
  u_scramble/scramble_cnt_reg_13_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_13_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_12__U4/Z (CKMUX2D0BWP40P140HVT)
                                                          0.09       1.76 r
  u_scramble/scramble_cnt_reg_12_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_12_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  u_scramble/scramble_en (scramble)                       0.00       1.42 f
  u_scramble/U33/ZN (CKND0BWP40P140HVT)                   0.02       1.44 r
  u_scramble/U3033/ZN (OAI21D0BWP40P140HVT)               0.23       1.67 f
  u_scramble/scramble_cnt_reg_1__U4/Z (CKMUX2D0BWP40P140HVT)
                                                          0.09       1.76 r
  u_scramble/scramble_cnt_reg_1_/D (DFCNQD1BWP40P140HVT)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_1_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.02       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: ics_start (input port clocked by clk)
  Endpoint: u_scramble/start_on_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  ics_start (in)                                          0.00       1.42 r
  u_scramble/ics_start (scramble)                         0.00       1.42 r
  u_scramble/U3182/ZN (CKND0BWP40P140HVT)                 0.17       1.60 f
  u_scramble/U3032/ZN (ND2D0BWP40P140HVT)                 0.06       1.66 r
  u_scramble/start_on_reg/D (DFCNQD1BWP40P140HVT)         0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/start_on_reg/CP (DFCNQD1BWP40P140HVT)        0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: ics_num_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_num[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_2_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  ics_num[2] (out)                                        0.00       0.61 f
  data arrival time                                                  0.61

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: ics_num_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_num[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_1_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_1_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  ics_num[1] (out)                                        0.00       0.61 f
  data arrival time                                                  0.61

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: ics_num_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ics_num[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       0.47 r
  ics_num_reg_0_/Q (EDFCNQD4BWP40P140HVT)                 0.14       0.61 f
  ics_num[0] (out)                                        0.00       0.61 f
  data arrival time                                                  0.61

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  output external delay                                  -0.95       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: ics_num_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  ics_num_reg_3_/E (EDFCND1BWP40P140HVT)                  0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  ics_num_reg_3_/CP (EDFCND1BWP40P140HVT)                 0.00       2.73 r
  library setup time                                     -0.05       2.68
  data required time                                                 2.68
  --------------------------------------------------------------------------
  data required time                                                 2.68
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: ics_num_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  ics_num_reg_0_/E (EDFCNQD4BWP40P140HVT)                 0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: ics_num_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  ics_num_reg_1_/E (EDFCNQD4BWP40P140HVT)                 0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  ics_num_reg_1_/CP (EDFCNQD4BWP40P140HVT)                0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: ics_num_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  ics_num_reg_2_/E (EDFCNQD4BWP40P140HVT)                 0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_5__8_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_5__7_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_5__6_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_5__5_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_5__4_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_5__3_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_5__2_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_5__1_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_5__0_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_4__9_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_4__8_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_4__7_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_4__6_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_4__5_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_4__4_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_4__3_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_4__2_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_4__1_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_4__0_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_3__9_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_3__8_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_3__7_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_3__6_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_3__5_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_3__4_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_3__3_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_3__2_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_3__1_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_3__0_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_2__9_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_2__8_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_2__7_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_2__6_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_2__5_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_2__4_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_2__3_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_2__2_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_2__1_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_2__0_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_1__9_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_1__8_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_1__7_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_1__6_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_1__5_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_1__4_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_1__3_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_1__2_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_1__1_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_1__0_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_0__9_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_0__8_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_0__7_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_0__6_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_0__5_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_0__4_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_0__3_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_0__2_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_0__1_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_0__0_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_7__7_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_8__2_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_10__7_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_11__2_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_8__9_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_8__8_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_8__7_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_8__6_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_8__5_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_8__4_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_8__3_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_8__1_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_8__0_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_10__8_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_10__6_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_10__5_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_10__4_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_10__3_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_10__2_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_10__1_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_10__0_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_6__9_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_6__8_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_6__7_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_6__6_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_6__5_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_6__4_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_6__3_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_6__2_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_6__1_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_6__0_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_5__9_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_7__9_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_7__8_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_7__6_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_7__5_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_7__4_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_7__3_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_7__2_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_7__1_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_7__0_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_9__9_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_9__8_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_9__7_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_9__6_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_9__5_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_9__4_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_9__3_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_9__2_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_9__1_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_9__0_/E (EDFCNQD1BWP40P140HVT)     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_10__9_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_11__9_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_11__8_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_11__7_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_11__6_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_11__5_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_11__4_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_11__3_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_11__1_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_valid
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 f
  combine_valid (in)                                      0.00       1.42 f
  combine_data_buf_reg_11__0_/E (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.05       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: combine_eof
              (input port clocked by clk)
  Endpoint: ics_eof_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  combine_eof (in)                         0.00       1.42 r
  U134/Z (AN2D0BWP40P140HVT)               0.02       1.45 r
  ics_eof_reg/D (DFCNQD1BWP40P140HVT)      0.00       1.45 r
  data arrival time                                   1.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  ics_eof_reg/CP (DFCNQD1BWP40P140HVT)     0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                         1.26


  Startpoint: combine_sof
              (input port clocked by clk)
  Endpoint: ics_sof_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  combine_sof (in)                         0.00       1.42 r
  U135/Z (AN2D0BWP40P140HVT)               0.02       1.45 r
  ics_sof_reg/D (DFCNQD1BWP40P140HVT)      0.00       1.45 r
  data arrival time                                   1.45

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  ics_sof_reg/CP (DFCNQD1BWP40P140HVT)     0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                         1.26


  Startpoint: combine_num[0]
              (input port clocked by clk)
  Endpoint: ics_num_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_num[0] (in)                                     0.00       1.42 r
  ics_num_reg_0_/D (EDFCNQD4BWP40P140HVT)                 0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  ics_num_reg_0_/CP (EDFCNQD4BWP40P140HVT)                0.00       2.73 r
  library setup time                                     -0.04       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_num[1]
              (input port clocked by clk)
  Endpoint: ics_num_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_num[1] (in)                                     0.00       1.42 r
  ics_num_reg_1_/D (EDFCNQD4BWP40P140HVT)                 0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  ics_num_reg_1_/CP (EDFCNQD4BWP40P140HVT)                0.00       2.73 r
  library setup time                                     -0.04       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_num[2]
              (input port clocked by clk)
  Endpoint: ics_num_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_num[2] (in)                                     0.00       1.42 r
  ics_num_reg_2_/D (EDFCNQD4BWP40P140HVT)                 0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  ics_num_reg_2_/CP (EDFCNQD4BWP40P140HVT)                0.00       2.73 r
  library setup time                                     -0.04       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_num[3]
              (input port clocked by clk)
  Endpoint: ics_num_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_num[3] (in)                                     0.00       1.42 r
  ics_num_reg_3_/D (EDFCND1BWP40P140HVT)                  0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  ics_num_reg_3_/CP (EDFCND1BWP40P140HVT)                 0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[68]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[68] (in)                                   0.00       1.42 r
  combine_data_buf_reg_5__8_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[67]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[67] (in)                                   0.00       1.42 r
  combine_data_buf_reg_5__7_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[66]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[66] (in)                                   0.00       1.42 r
  combine_data_buf_reg_5__6_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[65]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[65] (in)                                   0.00       1.42 r
  combine_data_buf_reg_5__5_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[64]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[64] (in)                                   0.00       1.42 r
  combine_data_buf_reg_5__4_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[63]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[63] (in)                                   0.00       1.42 r
  combine_data_buf_reg_5__3_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[62]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[62] (in)                                   0.00       1.42 r
  combine_data_buf_reg_5__2_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[61]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[61] (in)                                   0.00       1.42 r
  combine_data_buf_reg_5__1_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[60]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[60] (in)                                   0.00       1.42 r
  combine_data_buf_reg_5__0_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[79]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[79] (in)                                   0.00       1.42 r
  combine_data_buf_reg_4__9_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[78]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[78] (in)                                   0.00       1.42 r
  combine_data_buf_reg_4__8_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[77]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[77] (in)                                   0.00       1.42 r
  combine_data_buf_reg_4__7_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[76]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[76] (in)                                   0.00       1.42 r
  combine_data_buf_reg_4__6_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[75]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[75] (in)                                   0.00       1.42 r
  combine_data_buf_reg_4__5_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[74]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[74] (in)                                   0.00       1.42 r
  combine_data_buf_reg_4__4_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[73]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[73] (in)                                   0.00       1.42 r
  combine_data_buf_reg_4__3_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[72]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[72] (in)                                   0.00       1.42 r
  combine_data_buf_reg_4__2_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[71]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[71] (in)                                   0.00       1.42 r
  combine_data_buf_reg_4__1_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[70]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[70] (in)                                   0.00       1.42 r
  combine_data_buf_reg_4__0_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_4__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[89]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[89] (in)                                   0.00       1.42 r
  combine_data_buf_reg_3__9_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[88]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[88] (in)                                   0.00       1.42 r
  combine_data_buf_reg_3__8_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[87]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[87] (in)                                   0.00       1.42 r
  combine_data_buf_reg_3__7_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[86]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[86] (in)                                   0.00       1.42 r
  combine_data_buf_reg_3__6_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[85]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[85] (in)                                   0.00       1.42 r
  combine_data_buf_reg_3__5_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[84]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[84] (in)                                   0.00       1.42 r
  combine_data_buf_reg_3__4_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[83]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[83] (in)                                   0.00       1.42 r
  combine_data_buf_reg_3__3_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[82]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[82] (in)                                   0.00       1.42 r
  combine_data_buf_reg_3__2_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[81]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[81] (in)                                   0.00       1.42 r
  combine_data_buf_reg_3__1_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[80]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[80] (in)                                   0.00       1.42 r
  combine_data_buf_reg_3__0_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_3__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[99]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[99] (in)                                   0.00       1.42 r
  combine_data_buf_reg_2__9_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[98]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[98] (in)                                   0.00       1.42 r
  combine_data_buf_reg_2__8_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[97]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[97] (in)                                   0.00       1.42 r
  combine_data_buf_reg_2__7_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[96]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[96] (in)                                   0.00       1.42 r
  combine_data_buf_reg_2__6_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[95]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[95] (in)                                   0.00       1.42 r
  combine_data_buf_reg_2__5_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[94]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[94] (in)                                   0.00       1.42 r
  combine_data_buf_reg_2__4_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[93]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[93] (in)                                   0.00       1.42 r
  combine_data_buf_reg_2__3_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[92]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[92] (in)                                   0.00       1.42 r
  combine_data_buf_reg_2__2_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[91]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[91] (in)                                   0.00       1.42 r
  combine_data_buf_reg_2__1_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[90]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[90] (in)                                   0.00       1.42 r
  combine_data_buf_reg_2__0_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_2__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[109]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[109] (in)                                  0.00       1.42 r
  combine_data_buf_reg_1__9_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[108]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[108] (in)                                  0.00       1.42 r
  combine_data_buf_reg_1__8_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[107]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[107] (in)                                  0.00       1.42 r
  combine_data_buf_reg_1__7_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[106]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[106] (in)                                  0.00       1.42 r
  combine_data_buf_reg_1__6_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[105]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[105] (in)                                  0.00       1.42 r
  combine_data_buf_reg_1__5_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[104]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[104] (in)                                  0.00       1.42 r
  combine_data_buf_reg_1__4_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[103]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[103] (in)                                  0.00       1.42 r
  combine_data_buf_reg_1__3_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[102]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[102] (in)                                  0.00       1.42 r
  combine_data_buf_reg_1__2_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[101]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[101] (in)                                  0.00       1.42 r
  combine_data_buf_reg_1__1_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[100]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[100] (in)                                  0.00       1.42 r
  combine_data_buf_reg_1__0_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_1__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[119]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[119] (in)                                  0.00       1.42 r
  combine_data_buf_reg_0__9_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[118]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[118] (in)                                  0.00       1.42 r
  combine_data_buf_reg_0__8_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[117]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[117] (in)                                  0.00       1.42 r
  combine_data_buf_reg_0__7_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[116]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[116] (in)                                  0.00       1.42 r
  combine_data_buf_reg_0__6_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[115]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[115] (in)                                  0.00       1.42 r
  combine_data_buf_reg_0__5_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[114]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[114] (in)                                  0.00       1.42 r
  combine_data_buf_reg_0__4_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[113]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[113] (in)                                  0.00       1.42 r
  combine_data_buf_reg_0__3_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[112]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[112] (in)                                  0.00       1.42 r
  combine_data_buf_reg_0__2_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[111]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[111] (in)                                  0.00       1.42 r
  combine_data_buf_reg_0__1_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[110]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[110] (in)                                  0.00       1.42 r
  combine_data_buf_reg_0__0_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_0__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[47]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[47] (in)                                   0.00       1.42 r
  combine_data_buf_reg_7__7_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[32]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[32] (in)                                   0.00       1.42 r
  combine_data_buf_reg_8__2_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[17]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[17] (in)                                   0.00       1.42 r
  combine_data_buf_reg_10__7_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[2]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[2] (in)                                    0.00       1.42 r
  combine_data_buf_reg_11__2_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[39]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[39] (in)                                   0.00       1.42 r
  combine_data_buf_reg_8__9_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[38]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[38] (in)                                   0.00       1.42 r
  combine_data_buf_reg_8__8_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[37]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[37] (in)                                   0.00       1.42 r
  combine_data_buf_reg_8__7_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[36]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[36] (in)                                   0.00       1.42 r
  combine_data_buf_reg_8__6_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[35]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[35] (in)                                   0.00       1.42 r
  combine_data_buf_reg_8__5_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[34]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[34] (in)                                   0.00       1.42 r
  combine_data_buf_reg_8__4_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[33]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[33] (in)                                   0.00       1.42 r
  combine_data_buf_reg_8__3_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[31]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[31] (in)                                   0.00       1.42 r
  combine_data_buf_reg_8__1_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[30]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[30] (in)                                   0.00       1.42 r
  combine_data_buf_reg_8__0_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_8__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[18]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[18] (in)                                   0.00       1.42 r
  combine_data_buf_reg_10__8_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[16]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[16] (in)                                   0.00       1.42 r
  combine_data_buf_reg_10__6_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[15]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[15] (in)                                   0.00       1.42 r
  combine_data_buf_reg_10__5_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[14]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[14] (in)                                   0.00       1.42 r
  combine_data_buf_reg_10__4_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[13]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[13] (in)                                   0.00       1.42 r
  combine_data_buf_reg_10__3_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[12]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[12] (in)                                   0.00       1.42 r
  combine_data_buf_reg_10__2_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[11]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[11] (in)                                   0.00       1.42 r
  combine_data_buf_reg_10__1_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[10]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[10] (in)                                   0.00       1.42 r
  combine_data_buf_reg_10__0_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[59]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[59] (in)                                   0.00       1.42 r
  combine_data_buf_reg_6__9_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[58]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[58] (in)                                   0.00       1.42 r
  combine_data_buf_reg_6__8_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[57]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[57] (in)                                   0.00       1.42 r
  combine_data_buf_reg_6__7_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[56]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[56] (in)                                   0.00       1.42 r
  combine_data_buf_reg_6__6_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[55]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[55] (in)                                   0.00       1.42 r
  combine_data_buf_reg_6__5_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[54]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[54] (in)                                   0.00       1.42 r
  combine_data_buf_reg_6__4_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[53]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[53] (in)                                   0.00       1.42 r
  combine_data_buf_reg_6__3_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[52]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[52] (in)                                   0.00       1.42 r
  combine_data_buf_reg_6__2_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[51]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[51] (in)                                   0.00       1.42 r
  combine_data_buf_reg_6__1_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[50]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[50] (in)                                   0.00       1.42 r
  combine_data_buf_reg_6__0_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_6__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[69]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[69] (in)                                   0.00       1.42 r
  combine_data_buf_reg_5__9_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_5__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[49]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[49] (in)                                   0.00       1.42 r
  combine_data_buf_reg_7__9_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[48]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[48] (in)                                   0.00       1.42 r
  combine_data_buf_reg_7__8_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[46]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[46] (in)                                   0.00       1.42 r
  combine_data_buf_reg_7__6_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[45]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[45] (in)                                   0.00       1.42 r
  combine_data_buf_reg_7__5_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[44]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[44] (in)                                   0.00       1.42 r
  combine_data_buf_reg_7__4_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[43]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[43] (in)                                   0.00       1.42 r
  combine_data_buf_reg_7__3_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[42]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[42] (in)                                   0.00       1.42 r
  combine_data_buf_reg_7__2_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[41]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[41] (in)                                   0.00       1.42 r
  combine_data_buf_reg_7__1_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[40]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[40] (in)                                   0.00       1.42 r
  combine_data_buf_reg_7__0_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_7__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[29]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[29] (in)                                   0.00       1.42 r
  combine_data_buf_reg_9__9_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[28]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[28] (in)                                   0.00       1.42 r
  combine_data_buf_reg_9__8_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[27]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[27] (in)                                   0.00       1.42 r
  combine_data_buf_reg_9__7_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[26]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[26] (in)                                   0.00       1.42 r
  combine_data_buf_reg_9__6_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[25]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[25] (in)                                   0.00       1.42 r
  combine_data_buf_reg_9__5_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[24]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[24] (in)                                   0.00       1.42 r
  combine_data_buf_reg_9__4_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[23]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[23] (in)                                   0.00       1.42 r
  combine_data_buf_reg_9__3_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[22]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[22] (in)                                   0.00       1.42 r
  combine_data_buf_reg_9__2_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__2_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[21]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[21] (in)                                   0.00       1.42 r
  combine_data_buf_reg_9__1_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[20]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[20] (in)                                   0.00       1.42 r
  combine_data_buf_reg_9__0_/D (EDFCNQD1BWP40P140HVT)     0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_9__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[19]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_10__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[19] (in)                                   0.00       1.42 r
  combine_data_buf_reg_10__9_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_10__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[9]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[9] (in)                                    0.00       1.42 r
  combine_data_buf_reg_11__9_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__9_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[8]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[8] (in)                                    0.00       1.42 r
  combine_data_buf_reg_11__8_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[7]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[7] (in)                                    0.00       1.42 r
  combine_data_buf_reg_11__7_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[6]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[6] (in)                                    0.00       1.42 r
  combine_data_buf_reg_11__6_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[5]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[5] (in)                                    0.00       1.42 r
  combine_data_buf_reg_11__5_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[4]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[4] (in)                                    0.00       1.42 r
  combine_data_buf_reg_11__4_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__4_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[3]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[3] (in)                                    0.00       1.42 r
  combine_data_buf_reg_11__3_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__3_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[1]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[1] (in)                                    0.00       1.42 r
  combine_data_buf_reg_11__1_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__1_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: combine_data[0]
              (input port clocked by clk)
  Endpoint: combine_data_buf_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  combine_data[0] (in)                                    0.00       1.42 r
  combine_data_buf_reg_11__0_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  combine_data_buf_reg_11__0_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.03       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: u_scramble/scramble_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble_DW01_inc_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  u_scramble/scramble_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       0.47 r
  u_scramble/scramble_cnt_reg_0_/Q (DFCNQD1BWP40P140HVT)
                                                          0.08       0.55 r
  u_scramble/add_x_34/A[0] (scramble_DW01_inc_0)          0.00       0.55 r
  u_scramble/add_x_34/U18/CO (HA1D1BWP40P140HVT)          0.03       0.58 r
  u_scramble/add_x_34/U17/CO (HA1D1BWP40P140HVT)          0.03       0.61 r
  u_scramble/add_x_34/U16/CO (HA1D1BWP40P140HVT)          0.03       0.64 r
  u_scramble/add_x_34/U15/CO (HA1D1BWP40P140HVT)          0.03       0.67 r
  u_scramble/add_x_34/U14/CO (HA1D1BWP40P140HVT)          0.03       0.70 r
  u_scramble/add_x_34/U13/CO (HA1D1BWP40P140HVT)          0.03       0.73 r
  u_scramble/add_x_34/U12/CO (HA1D1BWP40P140HVT)          0.03       0.76 r
  u_scramble/add_x_34/U23/CO (HA1D0BWP40P140HVT)          0.04       0.80 r
  u_scramble/add_x_34/U10/CO (HA1D1BWP40P140HVT)          0.03       0.83 r
  u_scramble/add_x_34/U9/CO (HA1D1BWP40P140HVT)           0.03       0.86 r
  u_scramble/add_x_34/U8/CO (HA1D1BWP40P140HVT)           0.03       0.89 r
  u_scramble/add_x_34/U22/CO (HA1D0BWP40P140HVT)          0.04       0.93 r
  u_scramble/add_x_34/U24/CO (HA1D0BWP40P140HVT)          0.04       0.97 r
  u_scramble/add_x_34/U5/CO (HA1D1BWP40P140HVT)           0.03       1.00 r
  u_scramble/add_x_34/U4/CO (HA1D1BWP40P140HVT)           0.03       1.03 r
  u_scramble/add_x_34/U3/CO (HA1D1BWP40P140HVT)           0.03       1.06 r
  u_scramble/add_x_34/U2/CO (HA1D1BWP40P140HVT)           0.03       1.08 r
  u_scramble/add_x_34/U25/Z (XOR2UD0BWP40P140HVT)         0.02       1.11 r
  u_scramble/add_x_34/SUM[18] (scramble_DW01_inc_0)       0.00       1.11 r
  u_scramble/scramble_cnt_reg_18_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.11 r
  data arrival time                                                  1.11

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_18_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: u_scramble/scramble_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble_DW01_inc_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  u_scramble/scramble_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       0.47 r
  u_scramble/scramble_cnt_reg_0_/Q (DFCNQD1BWP40P140HVT)
                                                          0.08       0.55 r
  u_scramble/add_x_34/A[0] (scramble_DW01_inc_0)          0.00       0.55 r
  u_scramble/add_x_34/U18/CO (HA1D1BWP40P140HVT)          0.03       0.58 r
  u_scramble/add_x_34/U17/CO (HA1D1BWP40P140HVT)          0.03       0.61 r
  u_scramble/add_x_34/U16/CO (HA1D1BWP40P140HVT)          0.03       0.64 r
  u_scramble/add_x_34/U15/CO (HA1D1BWP40P140HVT)          0.03       0.67 r
  u_scramble/add_x_34/U14/CO (HA1D1BWP40P140HVT)          0.03       0.70 r
  u_scramble/add_x_34/U13/CO (HA1D1BWP40P140HVT)          0.03       0.73 r
  u_scramble/add_x_34/U12/CO (HA1D1BWP40P140HVT)          0.03       0.76 r
  u_scramble/add_x_34/U23/CO (HA1D0BWP40P140HVT)          0.04       0.80 r
  u_scramble/add_x_34/U10/CO (HA1D1BWP40P140HVT)          0.03       0.83 r
  u_scramble/add_x_34/U9/CO (HA1D1BWP40P140HVT)           0.03       0.86 r
  u_scramble/add_x_34/U8/CO (HA1D1BWP40P140HVT)           0.03       0.89 r
  u_scramble/add_x_34/U22/CO (HA1D0BWP40P140HVT)          0.04       0.93 r
  u_scramble/add_x_34/U24/CO (HA1D0BWP40P140HVT)          0.04       0.97 r
  u_scramble/add_x_34/U5/CO (HA1D1BWP40P140HVT)           0.03       1.00 r
  u_scramble/add_x_34/U4/CO (HA1D1BWP40P140HVT)           0.03       1.03 r
  u_scramble/add_x_34/U3/CO (HA1D1BWP40P140HVT)           0.03       1.06 r
  u_scramble/add_x_34/U2/S (HA1D1BWP40P140HVT)            0.02       1.08 r
  u_scramble/add_x_34/SUM[17] (scramble_DW01_inc_0)       0.00       1.08 r
  u_scramble/scramble_cnt_reg_17_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       1.08 r
  data arrival time                                                  1.08

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_17_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: u_scramble/scramble_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble_DW01_inc_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  u_scramble/scramble_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       0.47 r
  u_scramble/scramble_cnt_reg_0_/Q (DFCNQD1BWP40P140HVT)
                                                          0.08       0.55 r
  u_scramble/add_x_34/A[0] (scramble_DW01_inc_0)          0.00       0.55 r
  u_scramble/add_x_34/U18/CO (HA1D1BWP40P140HVT)          0.03       0.58 r
  u_scramble/add_x_34/U17/CO (HA1D1BWP40P140HVT)          0.03       0.61 r
  u_scramble/add_x_34/U16/CO (HA1D1BWP40P140HVT)          0.03       0.64 r
  u_scramble/add_x_34/U15/CO (HA1D1BWP40P140HVT)          0.03       0.67 r
  u_scramble/add_x_34/U14/CO (HA1D1BWP40P140HVT)          0.03       0.70 r
  u_scramble/add_x_34/U13/CO (HA1D1BWP40P140HVT)          0.03       0.73 r
  u_scramble/add_x_34/U12/CO (HA1D1BWP40P140HVT)          0.03       0.76 r
  u_scramble/add_x_34/U23/CO (HA1D0BWP40P140HVT)          0.04       0.80 r
  u_scramble/add_x_34/U10/CO (HA1D1BWP40P140HVT)          0.03       0.83 r
  u_scramble/add_x_34/U9/CO (HA1D1BWP40P140HVT)           0.03       0.86 r
  u_scramble/add_x_34/U8/CO (HA1D1BWP40P140HVT)           0.03       0.89 r
  u_scramble/add_x_34/U22/CO (HA1D0BWP40P140HVT)          0.04       0.93 r
  u_scramble/add_x_34/U24/CO (HA1D0BWP40P140HVT)          0.04       0.97 r
  u_scramble/add_x_34/U5/S (HA1D1BWP40P140HVT)            0.02       0.99 r
  u_scramble/add_x_34/SUM[14] (scramble_DW01_inc_0)       0.00       0.99 r
  u_scramble/scramble_cnt_reg_14_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_14_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: u_scramble/scramble_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble_DW01_inc_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  u_scramble/scramble_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       0.47 r
  u_scramble/scramble_cnt_reg_0_/Q (DFCNQD1BWP40P140HVT)
                                                          0.08       0.55 r
  u_scramble/add_x_34/A[0] (scramble_DW01_inc_0)          0.00       0.55 r
  u_scramble/add_x_34/U18/CO (HA1D1BWP40P140HVT)          0.03       0.58 r
  u_scramble/add_x_34/U17/CO (HA1D1BWP40P140HVT)          0.03       0.61 r
  u_scramble/add_x_34/U16/CO (HA1D1BWP40P140HVT)          0.03       0.64 r
  u_scramble/add_x_34/U15/CO (HA1D1BWP40P140HVT)          0.03       0.67 r
  u_scramble/add_x_34/U14/CO (HA1D1BWP40P140HVT)          0.03       0.70 r
  u_scramble/add_x_34/U13/CO (HA1D1BWP40P140HVT)          0.03       0.73 r
  u_scramble/add_x_34/U12/CO (HA1D1BWP40P140HVT)          0.03       0.76 r
  u_scramble/add_x_34/U23/CO (HA1D0BWP40P140HVT)          0.04       0.80 r
  u_scramble/add_x_34/U10/CO (HA1D1BWP40P140HVT)          0.03       0.83 r
  u_scramble/add_x_34/U9/CO (HA1D1BWP40P140HVT)           0.03       0.86 r
  u_scramble/add_x_34/U8/S (HA1D1BWP40P140HVT)            0.02       0.88 r
  u_scramble/add_x_34/SUM[11] (scramble_DW01_inc_0)       0.00       0.88 r
  u_scramble/scramble_cnt_reg_11_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_11_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: u_scramble/scramble_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble_DW01_inc_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  u_scramble/scramble_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       0.47 r
  u_scramble/scramble_cnt_reg_0_/Q (DFCNQD1BWP40P140HVT)
                                                          0.08       0.55 r
  u_scramble/add_x_34/A[0] (scramble_DW01_inc_0)          0.00       0.55 r
  u_scramble/add_x_34/U18/CO (HA1D1BWP40P140HVT)          0.03       0.58 r
  u_scramble/add_x_34/U17/CO (HA1D1BWP40P140HVT)          0.03       0.61 r
  u_scramble/add_x_34/U16/CO (HA1D1BWP40P140HVT)          0.03       0.64 r
  u_scramble/add_x_34/U15/CO (HA1D1BWP40P140HVT)          0.03       0.67 r
  u_scramble/add_x_34/U14/CO (HA1D1BWP40P140HVT)          0.03       0.70 r
  u_scramble/add_x_34/U13/CO (HA1D1BWP40P140HVT)          0.03       0.73 r
  u_scramble/add_x_34/U12/CO (HA1D1BWP40P140HVT)          0.03       0.76 r
  u_scramble/add_x_34/U23/CO (HA1D0BWP40P140HVT)          0.04       0.80 r
  u_scramble/add_x_34/U10/CO (HA1D1BWP40P140HVT)          0.03       0.83 r
  u_scramble/add_x_34/U9/S (HA1D1BWP40P140HVT)            0.02       0.85 r
  u_scramble/add_x_34/SUM[10] (scramble_DW01_inc_0)       0.00       0.85 r
  u_scramble/scramble_cnt_reg_10_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_10_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.84


  Startpoint: u_scramble/scramble_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble_DW01_inc_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  u_scramble/scramble_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       0.47 r
  u_scramble/scramble_cnt_reg_0_/Q (DFCNQD1BWP40P140HVT)
                                                          0.08       0.55 r
  u_scramble/add_x_34/A[0] (scramble_DW01_inc_0)          0.00       0.55 r
  u_scramble/add_x_34/U18/CO (HA1D1BWP40P140HVT)          0.03       0.58 r
  u_scramble/add_x_34/U17/CO (HA1D1BWP40P140HVT)          0.03       0.61 r
  u_scramble/add_x_34/U16/CO (HA1D1BWP40P140HVT)          0.03       0.64 r
  u_scramble/add_x_34/U15/CO (HA1D1BWP40P140HVT)          0.03       0.67 r
  u_scramble/add_x_34/U14/CO (HA1D1BWP40P140HVT)          0.03       0.70 r
  u_scramble/add_x_34/U13/CO (HA1D1BWP40P140HVT)          0.03       0.73 r
  u_scramble/add_x_34/U12/CO (HA1D1BWP40P140HVT)          0.03       0.76 r
  u_scramble/add_x_34/U23/S (HA1D0BWP40P140HVT)           0.02       0.78 r
  u_scramble/add_x_34/SUM[8] (scramble_DW01_inc_0)        0.00       0.78 r
  u_scramble/scramble_cnt_reg_8_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       0.78 r
  data arrival time                                                  0.78

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_8_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: u_scramble/scramble_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble_DW01_inc_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  u_scramble/scramble_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       0.47 r
  u_scramble/scramble_cnt_reg_0_/Q (DFCNQD1BWP40P140HVT)
                                                          0.08       0.55 r
  u_scramble/add_x_34/A[0] (scramble_DW01_inc_0)          0.00       0.55 r
  u_scramble/add_x_34/U18/CO (HA1D1BWP40P140HVT)          0.03       0.58 r
  u_scramble/add_x_34/U17/CO (HA1D1BWP40P140HVT)          0.03       0.61 r
  u_scramble/add_x_34/U16/CO (HA1D1BWP40P140HVT)          0.03       0.64 r
  u_scramble/add_x_34/U15/CO (HA1D1BWP40P140HVT)          0.03       0.67 r
  u_scramble/add_x_34/U14/CO (HA1D1BWP40P140HVT)          0.03       0.70 r
  u_scramble/add_x_34/U13/CO (HA1D1BWP40P140HVT)          0.03       0.73 r
  u_scramble/add_x_34/U12/S (HA1D1BWP40P140HVT)           0.02       0.75 r
  u_scramble/add_x_34/SUM[7] (scramble_DW01_inc_0)        0.00       0.75 r
  u_scramble/scramble_cnt_reg_7_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_7_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: u_scramble/scramble_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble_DW01_inc_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  u_scramble/scramble_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       0.47 r
  u_scramble/scramble_cnt_reg_0_/Q (DFCNQD1BWP40P140HVT)
                                                          0.08       0.55 r
  u_scramble/add_x_34/A[0] (scramble_DW01_inc_0)          0.00       0.55 r
  u_scramble/add_x_34/U18/CO (HA1D1BWP40P140HVT)          0.03       0.58 r
  u_scramble/add_x_34/U17/CO (HA1D1BWP40P140HVT)          0.03       0.61 r
  u_scramble/add_x_34/U16/CO (HA1D1BWP40P140HVT)          0.03       0.64 r
  u_scramble/add_x_34/U15/CO (HA1D1BWP40P140HVT)          0.03       0.67 r
  u_scramble/add_x_34/U14/CO (HA1D1BWP40P140HVT)          0.03       0.70 r
  u_scramble/add_x_34/U13/S (HA1D1BWP40P140HVT)           0.02       0.72 r
  u_scramble/add_x_34/SUM[6] (scramble_DW01_inc_0)        0.00       0.72 r
  u_scramble/scramble_cnt_reg_6_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_6_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: u_scramble/scramble_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_scramble/scramble_cnt_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  scramble_top       ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble           ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs
  scramble_DW01_inc_0
                     ZeroWireload          tcbn28hpcplusbwp40p140hvttt1v25c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  u_scramble/scramble_cnt_reg_0_/CP (DFCNQD1BWP40P140HVT)
                                                          0.00       0.47 r
  u_scramble/scramble_cnt_reg_0_/Q (DFCNQD1BWP40P140HVT)
                                                          0.08       0.55 r
  u_scramble/add_x_34/A[0] (scramble_DW01_inc_0)          0.00       0.55 r
  u_scramble/add_x_34/U18/CO (HA1D1BWP40P140HVT)          0.03       0.58 r
  u_scramble/add_x_34/U17/CO (HA1D1BWP40P140HVT)          0.03       0.61 r
  u_scramble/add_x_34/U16/CO (HA1D1BWP40P140HVT)          0.03       0.64 r
  u_scramble/add_x_34/U15/CO (HA1D1BWP40P140HVT)          0.03       0.67 r
  u_scramble/add_x_34/U14/S (HA1D1BWP40P140HVT)           0.02       0.69 r
  u_scramble/add_x_34/SUM[5] (scramble_DW01_inc_0)        0.00       0.69 r
  u_scramble/scramble_cnt_reg_5_/D (EDFCNQD1BWP40P140HVT)
                                                          0.00       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  u_scramble/scramble_cnt_reg_5_/CP (EDFCNQD1BWP40P140HVT)
                                                          0.00       2.73 r
  library setup time                                     -0.04       2.69
  data required time                                                 2.69
  --------------------------------------------------------------------------
  data required time                                                 2.69
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


1
