Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/19.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off EV21 -c EV21 --vector_source="C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/Waveform.vwf" --testbench_file="C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Sep 19 18:02:33 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off EV21 -c EV21 --vector_source="C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/Waveform.vwf" --testbench_file="C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim/Waveform.vwf.vt"
Info (119006): Selected device EP4CE22F17C6 for design "EV21"
Warning (15536): Implemented PLL "PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Warning (15559): Can't achieve requested value 13% for clock output PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[0] of parameter duty cycle -- achieved value of 15% File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Warning (15559): Can't achieve requested value 13% for clock output PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[1] of parameter duty cycle -- achieved value of 15% File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Warning (15559): Can't achieve requested value 13% for clock output PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[2] of parameter duty cycle -- achieved value of 15% File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Warning (15559): Can't achieve requested value 13% for clock output PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] of parameter duty cycle -- achieved value of 15% File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[0] port File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 90 degrees (250000 ps) for PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[1] port File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 270 degrees (750000 ps) for PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[2] port File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 180 degrees (500000 ps) for PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] port File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

n "outC[14]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim/" EV21 -c EV21

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Sep 19 18:02:34 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim/" EV21 -c EV21
Info (119006): Selected device EP4CE22F17C6 for design "EV21"
Warning (15536): Implemented PLL "PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Warning (15559): Can't achieve requested value 13% for clock output PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[0] of parameter duty cycle -- achieved value of 15% File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Warning (15559): Can't achieve requested value 13% for clock output PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[1] of parameter duty cycle -- achieved value of 15% File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Warning (15559): Can't achieve requested value 13% for clock output PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[2] of parameter duty cycle -- achieved value of 15% File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Warning (15559): Can't achieve requested value 13% for clock output PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] of parameter duty cycle -- achieved value of 15% File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[0] port File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 90 degrees (250000 ps) for PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[1] port File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 270 degrees (750000 ps) for PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[2] port File: C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 180 degrees (500000 ps) for PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated|wire_pll1_clk[3] port File: C:/Users/Tobias Scala/Documents/Quartus Prime
 Lite/Electro 5/db/pll_altpll1.v Line: 44
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file EV21.vo in folder "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4648 megabytes
    Info: Processing ended: Sun Sep 19 18:02:35 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim/EV21.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/19.1/modelsim_ase/win32aloem//vsim -c -do EV21.do

Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do EV21.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:39 on Sep 19,2021
# vlog -work work EV21.vo 
# -- Compiling module CPU

# 
# Top level modules:
# 	CPU
# End time: 18:02:39 on Sep 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:39 on Sep 19,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module CPU_vlg_vec_tst
# 
# Top level modules:
# 	CPU_vlg_vec_tst
# End time: 18:02:39 on Sep 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CPU_vlg_vec_tst 
# Start time: 18:02:39 on Sep 19,2021
# Loading work.CPU_vlg_vec_tst
# Loading work.CPU
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# Loading altera_ver.PRIM_GDFF_LOW
# after#25

#  Note : Cycloneive PLL locked to incoming clock
# Time: 90000  Instance: CPU_vlg_vec_tst.i1.\inst9|altpll_component|auto_generated|pll1 
# ** Note: $finish    : Waveform.vwf.vt(85)
#    Time: 20 us  Iteration: 0  Instance: /CPU_vlg_vec_tst

# End time: 18:02:40 on Sep 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/Waveform.vwf...

Reading C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim/EV21.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim/EV21_20210919180240.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.