// Seed: 428445095
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wor  id_2
);
endmodule
module module_1 #(
    parameter id_0 = 32'd70
) (
    output wand _id_0,
    input  tri0 id_1
);
  logic [1  <  -1 : id_0] id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  output wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout logic [7:0] id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_20[-1] = -1;
endmodule
module module_3 #(
    parameter id_20 = 32'd92,
    parameter id_23 = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    _id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43
);
  output wire id_43;
  inout logic [7:0] id_42;
  input wire id_41;
  output wire id_40;
  input wire id_39;
  input wire id_38;
  input wire id_37;
  inout wire id_36;
  inout wire id_35;
  input wire id_34;
  module_2 modCall_1 (
      id_24,
      id_9,
      id_26,
      id_10,
      id_36,
      id_35,
      id_31,
      id_12,
      id_21,
      id_7,
      id_1,
      id_22,
      id_16,
      id_35,
      id_21,
      id_24,
      id_24,
      id_14,
      id_22,
      id_42,
      id_22,
      id_35,
      id_36,
      id_2,
      id_36,
      id_2,
      id_16,
      id_9,
      id_21
  );
  output wire id_33;
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  output wire id_29;
  input wire id_28;
  input wire id_27;
  inout uwire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire _id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire _id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_44;
  always_comb @(id_7) if (1) assign id_44[id_20] = id_44;
  localparam id_45 = -1'd0;
  assign id_26 = 1;
  assign id_8  = id_42[id_23 :-1'b0];
endmodule
