// Seed: 2278109878
module module_0 (
    input  tri   id_0,
    output logic id_1
);
  assign id_1 = id_0 + 1;
  always @(posedge -1) begin : LABEL_0
    $clog2(38);
    ;
  end
  wire id_3;
  always @(1 or posedge 1) if (1) id_1 <= -1;
  assign module_1.id_6 = 0;
endmodule
module module_0 (
    input wor id_0,
    input wor module_1,
    input supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    output logic id_5,
    input supply0 id_6,
    output supply1 id_7
);
  always @(posedge id_0) begin : LABEL_0
    $signed(76);
    ;
    id_5 = id_4;
  end
  assign id_7 = id_2;
  module_0 modCall_1 (
      id_4,
      id_5
  );
endmodule
