# 1 "arch/arm64/boot/dts/qcom/msm8953-albus-p4.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/msm8953-albus-p4.dts"
# 13 "arch/arm64/boot/dts/qcom/msm8953-albus-p4.dts"
/dts-v1/;


# 1 "arch/arm64/boot/dts/qcom/msm8953-albus.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-albus.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8953-moto-common.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-moto-common.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953.dtsi"
# 1 "arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 15 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "include/dt-bindings/gpio/gpio.h" 1
# 16 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "include/dt-bindings/spmi/spmi.h" 1
# 17 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 18 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "include/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 19 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "include/dt-bindings/clock/msm-clocks-8953.h" 1
# 20 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "include/dt-bindings/msm/msm-bus-ids.h" 1
# 21 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8953";
 compatible = "qcom,msm8953";
 qcom,msm-id = <293 0x0>;
 qcom,msm-name = "MSM8953";
 interrupt-parent = <&wakegic>;

 chosen {
  bootargs = "core_ctl_disable_cpumask=0-7 kpti=0";
 };

 vendor: vendor {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";
 };

 firmware: firmware {
  android {
   compatible = "android,firmware";

   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/7824900.sdhci/by-name/oem";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait";
     status = "ok";
    };
    system {
     compatible = "android,system";
     dev = "/dev/block/platform/soc/7824900.sdhci/by-name/system";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait";
     status = "ok";
    };
   };
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  other_ext_mem: other_ext_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x85b00000 0x0 0xd00000>;
  };

  modem_mem: modem_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86c00000 0x0 0x6a00000>;
  };

  adsp_fw_mem: adsp_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8d600000 0x0 0x1100000>;
  };

  wcnss_fw_mem: wcnss_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8e700000 0x0 0x700000>;
  };

  venus_mem: venus_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alloc-ranges = <0x0 0x80000000 0x0 0x10000000>;
   alignment = <0 0x400000>;
   size = <0 0x0800000>;
  };

  secure_mem: secure_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x0b400000>;
  };

  qseecom_mem: qseecom_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x1000000>;
  };

  qseecom_ta_mem: qseecom_ta_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x400000>;
  };

  adsp_mem: adsp_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x400000>;
  };

  dfps_data_mem: dfps_data_mem@90000000 {
   reg = <0 0x90000000 0 0x1000>;
   label = "dfps_data_mem";
   status = "disabled";
  };

  cont_splash_mem: splash_region@0x90001000 {
   reg = <0x0 0x90001000 0x0 0x13ff000>;
   label = "cont_splash_mem";
  };

  adsp_shmem_device_mem: adsp_shmem_device_region@0xc0100000 {
   compatible = "shared-dma-pool";
   label = "adsp_shmem_device_mem";
   reusable;
   alloc-ranges = <0x0 0xc0100000 0x0 0x08200000>;
   alignment = <0 0x400000>;
   size = <0 0x800000>;
  };

  gpu_mem: gpu_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alloc-ranges = <0x0 0x80000000 0x0 0x10000000>;
   alignment = <0 0x400000>;
   size = <0 0x800000>;
  };

  dump_mem: mem_dump_region {
   compatible = "shared-dma-pool";
   reusable;
   size = <0x400000>;
  };
 };

 aliases {

  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd4 = &smdtty_mbalbridge;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  i2c1 = &i2c_1;
  i2c2 = &i2c_2;
  i2c3 = &i2c_3;
  i2c5 = &i2c_5;
  spi3 = &spi_3;
  spi6 = &spi_6;
 };

 soc: soc {




  smem: qcom,smem@86300000 {};
  rpm_bus: qcom,rpm-smd {};
  clock_gcc: qcom,gcc@1800000 {};
  ad_hoc_bus: ad-hoc-bus@580000 {};
  tlmm: pinctrl@1000000 {};
  sdhc_1: sdhci@7824900 {};
 };

};

# 1 "arch/arm64/boot/dts/qcom/msm8953-pinctrl.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  compatible = "qcom,msm8953-pinctrl";
  reg = <0x1000000 0x300000>;
  reg-names = "pinctrl_regs";
  interrupts = <0 208 0>;
  interrupts-extended = <&wakegic 0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  interrupt-parent = <&wakegpio>;
  #interrupt-cells = <2>;

  pmx-uartconsole {
   uart_console_active: uart_console_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart_console_sleep: uart_console_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   uart1_console_active: uart1_console_active {
    mux {
     pins = "gpio20", "gpio21";
     function = "blsp_uart6";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart1_console_sleep: uart1_console_sleep {
    mux {
     pins = "gpio20", "gpio21";
     function = "blsp_uart6";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };
  cci {
   cci0_active: cci0_active {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci0_suspend: cci0_suspend {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_active: cci1_active {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_suspend: cci1_suspend {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  cam_sensor_mclk0_default: cam_sensor_mclk0_default {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_default: cam_sensor_rear_default {

   mux {
    pins = "gpio40", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40","gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_sleep: cam_sensor_rear_sleep {

   mux {
    pins = "gpio40","gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40","gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_ir_cut_default: cam_sensor_ir_cut_default {

   mux {
    pins = "gpio38", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio39";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cam_sensor_ir_cut_sleep: cam_sensor_ir_cut_sleep {

   mux {
    pins = "gpio38","gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana: cam_sensor_rear_vdig {

   mux {
    pins = "gpio134";
    function = "gpio";
   };

   config {
    pins = "gpio134";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana_sleep: cam_sensor_rear_vdig_sleep {

   mux {
    pins = "gpio134";
    function = "gpio";
   };

   config {
    pins = "gpio134";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_default: cam_sensor_mclk1_default {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_default: cam_sensor_front_default {

   mux {
    pins = "gpio131","gpio132";
    function = "gpio";
   };

   config {
    pins = "gpio131","gpio132";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_sleep: cam_sensor_front_sleep {

   mux {
    pins = "gpio131","gpio132";
    function = "gpio";
   };

   config {
    pins = "gpio131","gpio132";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_default: cam_sensor_mclk2_default {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_default: cam_sensor_front1_default {

   mux {
    pins = "gpio129", "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio129", "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_sleep: cam_sensor_front1_sleep {

   mux {
    pins = "gpio129", "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio129", "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_adv7533_int: pmx_adv7533_int {
   adv7533_int_active: adv7533_int_active {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <16>;
     bias-disable;
    };
   };

   adv7533_int_suspend: adv7533_int_suspend {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <16>;
     bias-disable;
    };
   };

  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio61", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio61", "gpio59";
     drive-strength = <8>;
     bias-disable = <0>;
     output-high;
    };
   };

   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio61", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio61", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   mdss_dsi_gpio: mdss_dsi_gpio {
    mux {
     pins = "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio141";
     drive-strength = <8>;
     bias-pull-down;
     output-low;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  ext_amp_ctrl {
   label = "ext_amp_ctrl";
   ext_amp_ctrl_active: ext_amp_ctrl_active {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <8>;
     bias-pull-up;
     output-high;
    };
   };

   ext_amp_ctrl_sleep: ext_amp_ctrl_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    configs {
     pins = "gpio68";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  cdc_dmic0_clk_act: cdc_dmic0_clk_act_default {
    mux {
      pins = "gpio89";
      function = "dmic0_clk";
    };

    config {
      pins = "gpio89";
      drive-strength = <8>;
    };
   };

  cdc_dmic0_clk_sus: cdc_dmic0_clk_sus_sleep {
    mux {
      pins = "gpio89";
      function = "gpio";
    };

    config {
      pins = "gpio89";
      drive-strength = <2>;
      bias-disable;
    };
  };

  cdc_dmic0_data_act: cdc_dmic0_data_act_default {
    mux {
      pins = "gpio90";
      function = "dmic0_data";
    };

    config {
      pins = "gpio90";
      drive-strength = <8>;
    };
  };

  cdc_dmic0_data_sus: cdc_dmic0_data_sus_sleep {
    mux {
      pins = "gpio90";
      function = "gpio";
    };

    config {
      pins = "gpio90";
      drive-strength = <2>;
      bias-disable;
    };
  };

  sec-tlmm-lines {
   sec_tlmm_lines_act: sec_tlmm_lines_act {
    mux {
     pins = "gpio135", "gpio136",
            "gpio137", "gpio138";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio135", "gpio136",
            "gpio137", "gpio138";
     drive-strength = <8>;
    };
   };

   sec_tlmm_lines_sus: sec_tlmm_lines_sus {
    mux {
     pins = "gpio135", "gpio136",
            "gpio137", "gpio138";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio135", "gpio136",
            "gpio137", "gpio138";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  hsuart_active: default {
   mux {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    function = "blsp_uart4";
   };

   config {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    drive-strength = <16>;
    bias-disable;
   };
  };

  hsuart_sleep: sleep {
   mux {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    function = "gpio";
   };

   config {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart0_active: blsp2_uart0_active {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "blsp_uart5";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <16>;
    bias-disable;
   };
  };

  blsp2_uart0_sleep: blsp2_uart0_sleep {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "gpio";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart1_active: blsp2_uart1_active {
   mux {
    pins = "gpio20", "gpio21", "gpio22", "gpio23";
    function = "blsp_uart6";
   };

   config {
    pins = "gpio20", "gpio21", "gpio22", "gpio23";
    drive-strength = <16>;
    bias-disable;
   };
  };

  blsp2_uart1_sleep: blsp2_uart1_sleep {
   mux {
    pins = "gpio20", "gpio21", "gpio22", "gpio23";
    function = "gpio";
   };

   config {
    pins = "gpio20", "gpio21", "gpio22", "gpio23";
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc1_clk_on: sdc1_clk_on {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc1_clk_off: sdc1_clk_off {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc1_cmd_on: sdc1_cmd_on {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_cmd_off: sdc1_cmd_off {
   config {
    pins = "sdc1_cmd";
    num-grp-pins = <1>;
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_data_on: sdc1_data_on {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_data_off: sdc1_data_off {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_rclk_on: sdc1_rclk_on {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_rclk_off: sdc1_rclk_off {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    drive-strength = <16>;
    bias-disable;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: cd_on {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  sdc2_cd_off: cd_off {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    drive-strength = <2>;
    bias-disable;
   };
  };

  i2c_1 {
   i2c_1_active: i2c_1_active {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };
    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   i2c_1_sleep: i2c_1_sleep {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };
    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_2 {
   i2c_2_active: i2c_2_active {

    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {

    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {

    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {

    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {

    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {

    mux {
     pins = "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_disable_active: nfc_disable_active {

    mux {


     pins = "gpio16", "gpio62", "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio62", "gpio141";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_disable_suspend: nfc_disable_suspend {

    mux {


     pins = "gpio16", "gpio62", "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio62", "gpio141";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  wcnss_pmux_5wire {

   wcnss_default: wcnss_default {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   wcnss_sleep: wcnss_sleep {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {
   wcnss_gpio_default: wcnss_gpio_default {

    mux {

     pins = "gpio76", "gpio77",
     "gpio78", "gpio79",
     "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio73";
     function = "gpio";
    };

    config {
     pins = "gpio73";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  cdc_mclk2_pin {
   cdc_mclk2_sleep: cdc_mclk2_sleep {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   cdc_mclk2_active: cdc_mclk2_active {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  cdc-pdm-2-lines {
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <8>;
    };
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-lines {
   cdc_pdm_lines_act: pdm_lines_on {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <8>;
    };
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-comp-lines {
   cdc_pdm_comp_lines_act: pdm_comp_lines_on {
    mux {
     pins = "gpio67", "gpio68";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <8>;
    };
   };

   cdc_pdm_comp_lines_sus: pdm_comp_lines_off {
    mux {
     pins = "gpio67", "gpio68";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cross-conn-det {
   cross_conn_det_act: lines_on {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     output-low;
     bias-pull-down;
    };
   };

   cross_conn_det_sus: lines_off {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa-vi {
   wsa_vi_on: wsa_vi_on {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <8>;
     bias-disable;
    };
   };

   wsa_vi_off: wsa_vi_off {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa_reset {
   wsa_reset_on: wsa_reset_on {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-high;
    };
   };

   wsa_reset_off: wsa_reset_off {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-low;
    };
   };
  };


  wsa_clk {
   wsa_clk_on: wsa_clk_on {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
    };
   };

   wsa_clk_off: wsa_clk_off {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-lines {
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    mux {
     pins = "gpio91", "gpio93";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio91", "gpio93";
     drive-strength = <8>;
    };
   };

   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    mux {
     pins = "gpio91", "gpio93";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio91", "gpio93";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-ws-lines {
   pri_tlmm_ws_act: pri_tlmm_ws_act {
    mux {
     pins = "gpio92";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio92";
     drive-strength = <8>;
    };
   };

   pri_tlmm_ws_sus: pri_tlmm_ws_sus {
    mux {
     pins = "gpio92";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio92";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  spi3 {
   spi3_default: spi3_default {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <12>;
     bias-disable = <0>;
    };
   };

   spi3_sleep: spi3_sleep {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi3_cs0_active: cs0_active {

    mux {
     pins = "gpio10";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi3_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };

  spi6 {
   spi6_default: spi6_default {

    mux {

     pins = "gpio20", "gpio21", "gpio23";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio20", "gpio21", "gpio23";
     drive-strength = <12>;
     bias-disable = <0>;
    };
   };

   spi6_sleep: spi6_sleep {

    mux {

     pins = "gpio20", "gpio21", "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio20", "gpio21", "gpio23";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi6_cs0_active: cs0_active {

    mux {
     pins = "gpio22";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio22";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi6_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio22";
     function = "gpio";
    };

    config {
     pins = "gpio22";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };


  ts_int_default: ts_int_default {
   mux {
    pins = "gpio65";
    function = "gpio";
   };
   config {
    pins = "gpio65";
    drive-strength = <16>;

    input-enable;
    bias-disable;
   };
  };

  ts_int_output_high: ts_int_output_high {
   mux {
    pins = "gpio65";
    function = "gpio";
   };
   config {
    pins = "gpio65";
    output-high;
   };
  };

  ts_int_output_low: ts_int_output_low {
   mux {
    pins = "gpio65";
    function = "gpio";
   };
   config {
    pins = "gpio65";
    output-low;
   };
  };

  ts_int_input: ts_int_input {
   mux {
    pins = "gpio65";
    function = "gpio";
   };
   config {
    pins = "gpio65";
    input-enable;
    bias-disable;
   };
  };

  ts_rst_default: ts_rst_default {
   mux {
    pins = "gpio64";
    function = "gpio";
   };
   config {
    pins = "gpio64";
    drive-strength = <16>;

    input-enable;
    bias-disable;
   };
  };

  ts_rst_output_high: ts_rst_output_high {
   mux {
    pins = "gpio64";
    function = "gpio";
   };
   config {
    pins = "gpio64";
    output-high;
   };
  };

  ts_rst_output_low: ts_rst_output_low {
   mux {
    pins = "gpio64";
    function = "gpio";
   };
   config {
    pins = "gpio64";
    output-low;
   };
  };

  ts_rst_input: ts_rst_input {
   mux {
    pins = "gpio64";
    function = "gpio";
   };
   config {
    pins = "gpio64";
    input-enable;
    bias-disable;
   };
  };


  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio65", "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio65", "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio85", "gpio86", "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio85", "gpio86", "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };
  pmx_qdsd_clk {
   qdsd_clk_sdcard: clk_sdcard {
    config {
     pins = "qdsd_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };
   qdsd_clk_trace: clk_trace {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_spmi: clk_spmi {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_cmd {
   qdsd_cmd_sdcard: cmd_sdcard {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_trace: cmd_trace {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swduart: cmd_uart {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_jtag: cmd_jtag {
    config {
     pins = "qdsd_cmd";
     bias-disable;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_spmi: cmd_spmi {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <10>;
    };
   };
  };

  pmx_qdsd_data0 {
   qdsd_data0_sdcard: data0_sdcard {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_trace: data0_trace {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_swduart: data0_uart {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_jtag: data0_jtag {
    config {
     pins = "qdsd_data0";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data0_spmi: data0_spmi {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data1 {
   qdsd_data1_sdcard: data1_sdcard {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_trace: data1_trace {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_swduart: data1_uart {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_jtag: data1_jtag {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data2 {
   qdsd_data2_sdcard: data2_sdcard {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_trace: data2_trace {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_swduart: data2_uart {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_jtag: data2_jtag {
    config {
     pins = "qdsd_data2";
     bias-pull-up;
     drive-strength = <8>;
    };
   };
  };

  pmx_qdsd_data3 {
   qdsd_data3_sdcard: data3_sdcard {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_trace: data3_trace {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_swduart: data3_uart {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_jtag: data3_jtag {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_spmi: data3_spmi {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
  };

  typec_ssmux_config: typec_ssmux_config {
   mux {
    pins = "gpio139";
    function = "gpio";
   };

   config {
    pins = "gpio139";
    drive-strength = <2>;
    bias-disable;
   };
  };

  ssusb_mode_sel: ssusb_mode_sel {
   mux {
    pins = "gpio12";
    function = "gpio";
   };

   config {
    pins = "gpio12";
    drive-strength = <2>;
    bias-disable;
    input-disable;
   };
  };
 };
};
# 205 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-cpu.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-cpu.dtsi"
/ {
 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };
    core1 {
     cpu = <&CPU5>;
    };
    core2 {
     cpu = <&CPU6>;
    };
    core3 {
     cpu = <&CPU7>;
    };
   };
  };

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   reg = <0x0>;
   enable-method = "psci";
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;

         qcom,dump-size = <0x0>;
   };
   L1_I_0: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_0: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   enable-method = "psci";
   reg = <0x1>;
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   L1_I_1: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_1: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   enable-method = "psci";
   reg = <0x2>;
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   L1_I_2: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_2: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   enable-method = "psci";
   reg = <0x3>;
   efficiency = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   L1_I_3: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_3: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   enable-method = "psci";
   reg = <0x100>;
   efficiency = <1126>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;

         qcom,dump-size = <0x0>;
   };
   L1_I_100: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_100: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   enable-method = "psci";
   reg = <0x101>;
   efficiency = <1126>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L1_I_101: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_101: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   enable-method = "psci";
   reg = <0x102>;
   efficiency = <1126>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L1_I_102: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_102: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   enable-method = "psci";
   reg = <0x103>;
   efficiency = <1126>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>;
   next-level-cache = <&L2_1>;
   #cooling-cells = <2>;
   L1_I_103: l1-icache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x8800>;
   };
   L1_D_103: l1-dcache {
         compatible = "arm,arch-cache";
         qcom,dump-size = <0x9000>;
   };
  };
 };

 energy_costs: energy-costs {
  compatible = "sched-energy";

  CPU_COST_0: core-cost0 {
   busy-cost-data = <
     652800 5
     883200 8
    1036800 10
    1248000 13
    1401600 16
    1536000 19
    1689600 22
    1804800 26
    1843200 27
    1958400 33
    2016000 36
    2150400 43
    2208000 44
    2304000 54
    2400000 65
   >;
   idle-cost-data = <
    4 3 2 1
   >;
  };
  CLUSTER_COST_0: cluster-cost0 {
   busy-cost-data = <
     652800 69
     883200 72
    1036800 74
    1248000 77
    1401600 80
    1536000 90
    1689600 100
    1804800 110
    1843200 120
    1958400 130
    2016000 140
    2150400 150
    2208000 160
    2304000 170
    2400000 180
   >;
   idle-cost-data = <
    4 3 2 1
   >;
  };
  CLUSTER_COST_1: cluster-cost1 {
   busy-cost-data = <
     652800 5
     883200 8
    1036800 10
    1248000 13
    1401600 16
    1536000 85
    1689600 95
    1804800 105
    1843200 115
    1958400 125
    2016000 135
    2150400 145
    2208000 155
    2304000 165
    2400000 175
   >;
   idle-cost-data = <
    4 3 2 1
   >;
  };
 };
};

&soc {
 cpuss_dump: cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,l2_dump0 {

   qcom,dump-node = <&L2_0>;
   qcom,dump-id = <0xC0>;
  };
  qcom,l2_dump1 {

   qcom,dump-node = <&L2_1>;
   qcom,dump-id = <0xC1>;
  };
  qcom,l1_i_cache0 {
   qcom,dump-node = <&L1_I_0>;
   qcom,dump-id = <0x60>;
  };
  qcom,l1_i_cache1 {
   qcom,dump-node = <&L1_I_1>;
   qcom,dump-id = <0x61>;
  };
  qcom,l1_i_cache2 {
   qcom,dump-node = <&L1_I_2>;
   qcom,dump-id = <0x62>;
  };
  qcom,l1_i_cache3 {
   qcom,dump-node = <&L1_I_3>;
   qcom,dump-id = <0x63>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x64>;
  };
  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_101>;
   qcom,dump-id = <0x65>;
  };
  qcom,l1_i_cache102 {
   qcom,dump-node = <&L1_I_102>;
   qcom,dump-id = <0x66>;
  };
  qcom,l1_i_cache103 {
   qcom,dump-node = <&L1_I_103>;
   qcom,dump-id = <0x67>;
  };
  qcom,l1_d_cache0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_cache1 {
   qcom,dump-node = <&L1_D_1>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_cache2 {
   qcom,dump-node = <&L1_D_2>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_cache3 {
   qcom,dump-node = <&L1_D_3>;
   qcom,dump-id = <0x83>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x84>;
  };
  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x85>;
  };
  qcom,l1_d_cache102 {
   qcom,dump-node = <&L1_D_102>;
   qcom,dump-id = <0x86>;
  };
  qcom,l1_d_cache103 {
   qcom,dump-node = <&L1_D_103>;
   qcom,dump-id = <0x87>;
  };
 };
};
# 206 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-pm.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-pm.dtsi"
# 1 "include/dt-bindings/msm/pm.h" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-pm.dtsi" 2

&soc {
 qcom,spm@b1d2000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb1d2000 0x1000>;
  reg-names = "saw-base";
  qcom,name = "system-cci";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3C102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-avs-ctl = <0x10>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3
     &CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,pfm-port = <0x2>;
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,psci-mode-shift = <8>;
   qcom,psci-mode-mask = <0xf>;

   qcom,pm-cluster-level@0 {
    reg = <0>;
    label = "system-active";
    qcom,psci-mode = <0>;
    qcom,latency-us = <423>;
    qcom,ss-power = <349>;
    qcom,energy-overhead = <299110>;
    qcom,time-overhead = <719>;
   };

   qcom,pm-cluster-level@1 {
    reg = <1>;
    label = "system-wfi";
    qcom,psci-mode = <1>;
    qcom,latency-us = <480>;
    qcom,ss-power = <348>;
    qcom,energy-overhead = <313989>;
    qcom,time-overhead = <753>;
    qcom,min-child-idx = <3>;
   };

   qcom,pm-cluster-level@2 {
    reg = <2>;
    label = "system-pc";
    qcom,psci-mode = <3>;
    qcom,latency-us = <11027>;
    qcom,ss-power = <340>;
    qcom,energy-overhead = <616035>;
    qcom,time-overhead = <1495>;
    qcom,min-child-idx = <3>;
    qcom,notify-rpm;
    qcom,is-reset;
    qcom,reset-level = <3>;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "pwr";
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "pwr-l2-wfi";
     qcom,psci-mode = <1>;
     qcom,latency-us = <180>;
     qcom,ss-power = <361>;
     qcom,energy-overhead = <113215>;
     qcom,time-overhead = <270>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "pwr-l2-retention";
     qcom,psci-mode = <3>;
     qcom,latency-us = <188>;
     qcom,ss-power = <360>;
     qcom,energy-overhead = <121271>;
     qcom,time-overhead = <307>;
     qcom,min-child-idx = <1>;
     qcom,reset-level =
      <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "pwr-l2-gdhs";
     qcom,psci-mode = <4>;
     qcom,latency-us = <212>;
     qcom,ss-power = <354>;
     qcom,energy-overhead = <150748>;
     qcom,time-overhead = <363>;
     qcom,min-child-idx = <1>;
     qcom,reset-level =
      <2>;
    };

    qcom,pm-cluster-level@3{
     reg = <3>;
     label = "pwr-l2-pc";
     qcom,psci-mode = <5>;
     qcom,latency-us = <421>;
     qcom,ss-power = <350>;
     qcom,energy-overhead = <277479>;
     qcom,time-overhead = <690>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
     qcom,reset-level =
      <3>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;
     qcom,use-prediction;
     qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      label = "wfi";
      qcom,psci-cpu-mode = <1>;
      qcom,latency-us = <1>;
      qcom,ss-power = <395>;
      qcom,energy-overhead = <30424>;
      qcom,time-overhead = <61>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      label = "pc";
      qcom,psci-cpu-mode = <3>;
      qcom,latency-us = <180>;
      qcom,ss-power = <361>;
      qcom,energy-overhead = <113215>;
      qcom,time-overhead = <270>;
      qcom,use-broadcast-timer;
      qcom,is-reset;
      qcom,reset-level =
       <3>;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "perf";
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "perf-l2-wfi";
     qcom,psci-mode = <1>;
     qcom,latency-us = <179>;
     qcom,ss-power = <362>;
     qcom,energy-overhead = <113242>;
     qcom,time-overhead = <268>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "perf-l2-retention";
     qcom,psci-mode = <3>;
     qcom,latency-us = <186>;
     qcom,ss-power = <361>;
     qcom,energy-overhead = <125982>;
     qcom,time-overhead = <306>;
     qcom,min-child-idx = <1>;
     qcom,reset-level =
      <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "perf-l2-gdhs";
     qcom,psci-mode = <4>;
     qcom,latency-us = <210>;
     qcom,ss-power = <355>;
     qcom,energy-overhead = <155728>;
     qcom,time-overhead = <361>;
     qcom,min-child-idx = <1>;
     qcom,reset-level =
      <2>;
    };

    qcom,pm-cluster-level@3{
     reg = <3>;
     label = "perf-l2-pc";
     qcom,psci-mode = <5>;
     qcom,latency-us = <423>;
     qcom,ss-power = <349>;
     qcom,energy-overhead = <299110>;
     qcom,time-overhead = <719>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
     qcom,reset-level =
      <3>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;
     qcom,use-prediction;
     qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      label = "wfi";
      qcom,psci-cpu-mode = <1>;
      qcom,latency-us = <1>;
      qcom,ss-power = <397>;
      qcom,energy-overhead = <30424>;
      qcom,time-overhead = <61>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      label = "pc";
      qcom,psci-cpu-mode = <3>;
      qcom,latency-us = <179>;
      qcom,ss-power = <362>;
      qcom,energy-overhead = <113242>;
      qcom,time-overhead = <268>;
      qcom,use-broadcast-timer;
      qcom,is-reset;
      qcom,reset-level =
       <3>;
     };
    };
   };
  };
 };

 qcom,rpm-stats@200000 {
  compatible = "qcom,rpm-stats";
  reg = <0x200000 0x1000>, <0x290014 0x4>, <0x29001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr";
 };

 qcom,rpm-master-stats@60150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x60150 0x5000>;
  qcom,masters = "APSS", "MPSS", "PRONTO", "TZ", "LPASS";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };

};
# 207 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-bus.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/msm8953-bus.dtsi"
&soc {

 ad_hoc_bus: ad-hoc-bus@580000 {
  compatible = "qcom,msm-bus-device";
  reg = <0x580000 0x16080>,
   <0x580000 0x16080>,
   <0x400000 0x5A000>,
   <0x500000 0x12080>;
  reg-names = "snoc-base", "snoc-mm-base",
       "bimc-base", "pcnoc-base";



  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd212feea>,
    <&clock_gcc 0x71d1a499>;
  };

  fab_pcnoc: fab-pcnoc {
   cell-id = <4096>;
   label = "fab-pcnoc";
   qcom,fab-dev;
   qcom,base-name = "pcnoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x2b53b688>,
    <&clock_gcc 0x9753a54f>;

   qcom,node-qos-clks {
    clock-names = "pcnoc-usb3-axi-no-rate";
    clocks =
     <&clock_gcc 0xf7f4b314>;
   };
  };

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xe6900bb6>,
    <&clock_gcc 0x5d4683bd>;
  };

  fab_snoc_mm: fab-snoc-mm {
   cell-id = <2048>;
   label = "fab-snoc-mm";
   qcom,fab-dev;
   qcom,base-name = "snoc-mm-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd61e5721>,
    <&clock_gcc 0x50600f1b>;
  };



  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <6>;
  };

  mas_snoc_bimc_0: mas-snoc-bimc-0 {
   cell-id = <10007>;
   label = "mas-snoc-bimc-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_snoc_bimc_2: mas-snoc-bimc-2 {
   cell-id = <10045>;
   label = "mas-snoc-bimc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <108>;
  };

  mas_snoc_bimc_1: mas-snoc-bimc-1 {
   cell-id = <10008>;
   label = "mas-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <76>;
  };

  mas_tcu_0: mas-tcu-0 {
   cell-id = <104>;
   label = "mas-tcu-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <102>;
  };

  mas_spdm: mas-spdm {
   cell-id = <36>;
   label = "mas-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <50>;
  };

  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <41>;
  };

  mas_blsp_2: mas-blsp-2 {
   cell-id = <84>;
   label = "mas-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <39>;
  };

  mas_usb3: mas-usb3 {
   cell-id = <61>;
   label = "mas-usb3";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <32>;
  };

  mas_crypto: mas-crypto {
   cell-id = <55>;
   label = "mas-crypto";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <23>;
  };

  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <33>;
  };

  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <35>;
  };

  mas_snoc_pcnoc: mas-snoc-pcnoc {
   cell-id = <10041>;
   label = "mas-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <9>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <77>;
  };


  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <19>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&snoc_int_0
    &snoc_int_1 &snoc_int_2>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_jpeg: mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <7>;
  };

  mas_mdp: mas-mdp {
   cell-id = <22>;
   label = "mas-mdp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <7>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <8>;
  };

  mas_pcnoc_snoc: mas-pcnoc-snoc {
   cell-id = <10010>;
   label = "mas-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&snoc_int_0
    &snoc_int_1 &slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <29>;
   qcom,blacklist = <&slv_snoc_pcnoc>;
  };

  mas_venus: mas-venus {
   cell-id = <63>;
   label = "mas-venus";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <8>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <9>;
  };

  mas_vfe0: mas-vfe0 {
   cell-id = <29>;
   label = "mas-vfe0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <11>;
  };

  mas_vfe1: mas-vfe1 {
   cell-id = <109>;
   label = "mas-vfe1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <13>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <133>;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <115>;
  };

  mas_ipa: mas-ipa {
   cell-id = <90>;
   label = "mas-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <14>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&snoc_int_0
    &snoc_int_1 &slv_snoc_bimc_1>;
   qcom,prio1 = <0>;
   qcom,prio0 = <0>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <59>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <31>;
  };


  pcnoc_m_0: pcnoc-m-0 {
   cell-id = <10014>;
   label = "pcnoc-m-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <87>;
   qcom,slv-rpm-id = <116>;
  };

  pcnoc_m_1: pcnoc-m-1 {
   cell-id = <10015>;
   label = "pcnoc-m-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <88>;
   qcom,slv-rpm-id = <117>;
  };

  pcnoc_int_1: pcnoc-int-1 {
   cell-id = <10013>;
   label = "pcnoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_int_2 &slv_pcnoc_snoc>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <86>;
   qcom,slv-rpm-id = <115>;
  };

  pcnoc_int_2: pcnoc-int-2 {
   cell-id = <10049>;
   label = "pcnoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_s_1 &pcnoc_s_2
    &pcnoc_s_0 &pcnoc_s_4 &pcnoc_s_6
    &pcnoc_s_7 &pcnoc_s_8 &pcnoc_s_9
    &slv_tcu &slv_gpu_cfg &pcnoc_s_3>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <124>;
   qcom,slv-rpm-id = <184>;
  };

  pcnoc_s_0: pcnoc-s-0 {
   cell-id = <10018>;
   label = "pcnoc-s-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pdm &slv_spdm>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <89>;
   qcom,slv-rpm-id = <118>;
  };

  pcnoc_s_1: pcnoc-s-1 {
   cell-id = <10019>;
   label = "pcnoc-s-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_tcsr>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <90>;
   qcom,slv-rpm-id = <119>;
  };

  pcnoc_s_2: pcnoc-s-2 {
   cell-id = <10020>;
   label = "pcnoc-s-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_snoc_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <91>;
   qcom,slv-rpm-id = <120>;
  };

  pcnoc_s_3: pcnoc-s-3 {
   cell-id = <10021>;
   label = "pcnoc-s-3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_tlmm &slv_prng &slv_blsp_1
     &slv_blsp_2 &slv_message_ram>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <92>;
   qcom,slv-rpm-id = <121>;
  };

  pcnoc_s_4: pcnoc-s-4 {
   cell-id = <10022>;
   label = "pcnoc-s-4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_camera_ss_cfg
    &slv_disp_ss_cfg &slv_venus_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <93>;
   qcom,slv-rpm-id = <122>;
  };

  pcnoc_s_6: pcnoc-s-6 {
   cell-id = <721>;
   label = "pcnoc-s-6";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_crypto_0_cfg
    &slv_sdcc_2 &slv_sdcc_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <94>;
   qcom,slv-rpm-id = <123>;
  };

  pcnoc_s_7: pcnoc-s-7 {
   cell-id = <10048>;
   label = "pcnoc-s-7";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pmic_arb>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <95>;
   qcom,slv-rpm-id = <124>;
  };

  pcnoc_s_8: pcnoc-s-8 {
   cell-id = <10023>;
   label = "pcnoc-s-8";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_usb3>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <96>;
   qcom,slv-rpm-id = <125>;
  };

  pcnoc_s_9: pcnoc-s-9 {
   cell-id = <10024>;
   label = "pcnoc-s-9";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_ipa_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <97>;
   qcom,slv-rpm-id = <126>;
  };

  qdss_int: qdss-int {
   cell-id = <10009>;
   label = "qdss-int";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&snoc_int_1 &slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <98>;
   qcom,slv-rpm-id = <128>;
  };

  snoc_int_0: snoc-int-0 {
   cell-id = <10004>;
   label = "snoc-int-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_lpass
    &slv_wcss &slv_kpss_ahb>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <99>;
   qcom,slv-rpm-id = <130>;
  };

  snoc_int_1: snoc-int-1 {
   cell-id = <10005>;
   label = "snoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qdss_stm &slv_imem
     &slv_snoc_pcnoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <100>;
   qcom,slv-rpm-id = <131>;
  };

  snoc_int_2: snoc-int-2 {
   cell-id = <10066>;
   label = "snoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_cats_0 &slv_cats_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <134>;
   qcom,slv-rpm-id = <197>;
  };



  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };

  slv_spdm:slv-spdm {
   cell-id = <633>;
   label = "slv-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <60>;
  };

  slv_pdm:slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_tcsr:slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <70>;
  };

  slv_tlmm:slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <51>;
  };

  slv_message_ram:slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_blsp_1:slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_blsp_2:slv-blsp-2 {
   cell-id = <611>;
   label = "slv-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <37>;
  };

  slv_prng:slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_camera_ss_cfg:slv-camera-ss-cfg {
   cell-id = <589>;
   label = "slv-camera-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <3>;
  };

  slv_disp_ss_cfg:slv-disp-ss-cfg {
   cell-id = <590>;
   label = "slv-disp-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <4>;
  };

  slv_venus_cfg:slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <10>;
  };

  slv_gpu_cfg:slv-gpu-cfg {
   cell-id = <598>;
   label = "slv-gpu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <11>;
  };

  slv_sdcc_1:slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_sdcc_2:slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_crypto_0_cfg:slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_pmic_arb:slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_usb3:slv-usb3 {
   cell-id = <583>;
   label = "slv-usb3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <22>;
  };

  slv_ipa_cfg:slv-ipa-cfg {
   cell-id = <676>;
   label = "slv-ipa-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <183>;
  };

  slv_tcu:slv-tcu {
   cell-id = <672>;
   label = "slv-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <133>;
  };

  slv_pcnoc_snoc:slv-pcnoc-snoc {
   cell-id = <10011>;
   label = "slv-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,connections = <&mas_pcnoc_snoc>;
   qcom,slv-rpm-id = <45>;
  };

  slv_kpss_ahb:slv-kpss-ahb {
   cell-id = <673>;
   label = "slv-kpss-ahb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_wcss:slv-wcss {
   cell-id = <584>;
   label = "slv-wcss";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <23>;
  };

  slv_snoc_bimc_0:slv-snoc-bimc-0 {
   cell-id = <10025>;
   label = "slv-snoc-bimc-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,connections = <&mas_snoc_bimc_0>;
   qcom,slv-rpm-id = <24>;
  };

  slv_snoc_bimc_1:slv-snoc-bimc-1 {
   cell-id = <10026>;
   label = "slv-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc_1>;
   qcom,slv-rpm-id = <104>;
  };

  slv_snoc_bimc_2:slv-snoc-bimc-2 {
   cell-id = <10046>;
   label = "slv-snoc-bimc-2";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,connections = <&mas_snoc_bimc_2>;
   qcom,slv-rpm-id = <137>;
  };

  slv_imem:slv-imem {
   cell-id = <585>;
   label = "slv-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_snoc_pcnoc:slv-snoc-pcnoc {
   cell-id = <10042>;
   label = "slv-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_pcnoc>;
   qcom,slv-rpm-id = <28>;
  };

  slv_qdss_stm:slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_cats_0:slv-cats-0 {
   cell-id = <663>;
   label = "slv-cats-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,slv-rpm-id = <106>;
  };

  slv_cats_1:slv-cats-1 {
   cell-id = <664>;
   label = "slv-cats-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <107>;
  };

  slv_lpass:slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <21>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  clock-names = "cci_clk";
  clocks = <&clock_cpu 0x96854074>;

  qcom,bw-upstep = <400>;
  qcom,bw-dwnstep = <4200>;
  qcom,max-vote = <4200>;
  qcom,up-step-multp = <2>;
  qcom,spdm-interval = <30>;

  qcom,ports = <11>;
  qcom,alpha-up = <8>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <230000 770000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <6000 6000 4000 4000 2000 2000>;

  qcom,cci-response-time-us = <4000 4000 3000 3000 2000 2000>;
  qcom,max-cci-freq = <870000>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 0>;
 };
};
# 208 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-coresight.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-coresight.dtsi"
&soc {
 tmc_etr: tmc@6028000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6028000 0x1000>,
    <0x6044000 0x15000>;
  reg-names = "tmc-base", "bam-base";

  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  arm,buffer-size = <0x100000>;
  arm,sg-enable;
  qcom,force-reg-dump;

  coresight-name = "coresight-tmc-etr";
  coresight-csr = <&csr>;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   tmc_etr_in_replicator: endpoint {
    slave-mode;
    remote-endpoint = <&replicator_out_tmc_etr>;
   };
  };
 };

 tmc_etf: tmc@6027000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6027000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf";
  coresight-csr = <&csr>;

  arm,default-sink;
  qcom,force-reg-dump;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    tmc_etf_out_replicator:endpoint {
     remote-endpoint =
      <&replicator_in_tmc_etf>;
    };
   };

   port@1 {
    reg = <0>;
    tmc_etf_in_funnel_in0: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in0_out_tmc_etf>;
    };
   };
  };
 };

 replicator: replicator@6026000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x6026000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    replicator_out_tmc_etr: endpoint {
     remote-endpoint =
      <&tmc_etr_in_replicator>;
    };
   };

   port@1 {
    reg = <0>;
    replicator_in_tmc_etf: endpoint {
     slave-mode;
     remote-endpoint =
      <&tmc_etf_out_replicator>;
    };
   };
  };
 };

 funnel_in0: funnel@6021000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6021000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    funnel_in0_out_tmc_etf: endpoint {
     remote-endpoint =
      <&tmc_etf_in_funnel_in0>;
    };
   };

   port@1 {
    reg = <7>;
    funnel_in0_in_stm: endpoint {
     slave-mode;
     remote-endpoint = <&stm_out_funnel_in0>;
    };
   };

   port@2 {
    reg = <6>;
    funnel_in0_in_tpda: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_out_funnel_in0>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_in0_in_funnel_center: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_center_out_funnel_in0>;
    };
   };

   port@4 {
    reg = <4>;
    funnel_in0_in_funnel_right: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_right_out_funnel_in0>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_in0_in_funnel_mm: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_mm_out_funnel_in0>;
    };
   };
  };
 };

 funnel_center: funnel@6100000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6100000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-center";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    funnel_center_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_center>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_center_in_rpm_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&rpm_etm0_out_funnel_center>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_center_in_dbgui: endpoint {
     slave-mode;
     remote-endpoint =
      <&dbgui_out_funnel_center>;
    };
   };
  };
 };

 funnel_right: funnel@6120000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6120000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-right";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    funnel_right_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_right>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_right_in_modem_etm1: endpoint {
     slave-mode;
     remote-endpoint =
      <&modem_etm1_out_funnel_right>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_right_in_modem_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&modem_etm0_out_funnel_right>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_right_in_funnel_apss1: endpoint {
     slave-mode;
     remote-endpoint =
            <&funnel_apss1_out_funnel_right>;
    };
   };
  };
 };

 funnel_mm: funnel@6130000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6130000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-mm";
  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    funnel_mm_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_mm>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_mm_in_wcn_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&wcn_etm0_out_funnel_mm>;
    };
   };

   port@2 {
    reg = <4>;
    funnel_mm_in_funnel_cam: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_cam_out_funnel_mm>;
    };
   };

   port@3 {
    reg = <5>;
    funnel_mm_in_audio_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&audio_etm0_out_funnel_mm>;
    };
   };

   port@4 {
    reg = <6>;
    funnel_mm_in_gfx: endpoint {
     slave-mode;
     remote-endpoint =
      <&gfx_out_funnel_mm>;
    };
   };
  };
 };

 funnel_cam: funnel@6132000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6132000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-cam";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   funnel_cam_out_funnel_mm: endpoint {
    remote-endpoint = <&funnel_mm_in_funnel_cam>;
   };
  };
 };

 funnel_apss1: funnel@61d0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x61d0000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss1";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    funnel_apss1_out_funnel_right: endpoint {
     remote-endpoint =
      <&funnel_right_in_funnel_apss1>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_apss1_in_funnel_apss0: endpoint {
     slave-mode;
     remote-endpoint =
            <&funnel_apss0_out_funnel_apss1>;
    };
   };
  };
 };

 funnel_apss0: funnel@61a1000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x61a1000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    funnel_apss0_out_funnel_apss1: endpoint {
     remote-endpoint =
      <&funnel_apss1_in_funnel_apss0>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_apss0_in_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm0_out_funnel_apss0>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_apss0_in_etm1: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm1_out_funnel_apss0>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_apss0_in_etm2: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm2_out_funnel_apss0>;
     };
   };

   port@4 {
    reg = <3>;
    funnel_apss0_in_etm3: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm3_out_funnel_apss0>;
    };
   };

   port@5 {
    reg = <4>;
    funnel_apss0_in_etm4: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm4_out_funnel_apss0>;
    };
   };

   port@6 {
    reg = <5>;
    funnel_apss0_in_etm5: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm5_out_funnel_apss0>;
    };
   };

   port@7 {
    reg = <6>;
    funnel_apss0_in_etm6: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm6_out_funnel_apss0>;
    };
   };

   port@8 {
    reg = <7>;
    funnel_apss0_in_etm7: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm7_out_funnel_apss0>;
    };
   };
  };
 };

 etm0: etm@619c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x619c000 0x1000>;
  cpu = <&CPU0>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm0_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm0>;
   };
  };
 };

 etm1: etm@619d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x619d000 0x1000>;
  cpu = <&CPU1>;
  coresight-name = "coresight-etm1";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm1_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm1>;
   };
  };
 };

 etm2: etm@619e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x619e000 0x1000>;
  cpu = <&CPU2>;
  coresight-name = "coresight-etm2";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm2_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm2>;
   };
  };
 };

 etm3: etm@619f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x619f000 0x1000>;
  cpu = <&CPU3>;
  coresight-name = "coresight-etm3";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm3_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm3>;
   };
  };
 };

 etm4: etm@61bc000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x61bc000 0x1000>;
  cpu = <&CPU4>;
  coresight-name = "coresight-etm4";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm4_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm4>;
   };
  };
 };

 etm5: etm@61bd000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x61bd000 0x1000>;
  cpu = <&CPU5>;
  coresight-name = "coresight-etm5";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm5_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm5>;
   };
  };
 };

 etm6: etm@61be000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x61be000 0x1000>;
  cpu = <&CPU6>;
  coresight-name = "coresight-etm6";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm6_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm6>;
   };
  };
 };

 etm7: etm@61bf000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x61bf000 0x1000>;
  coresight-name = "coresight-etm7";
  cpu = <&CPU7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   etm7_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm7>;
   };
  };
 };

 stm: stm@6002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b962>;

  reg = <0x6002000 0x1000>,
        <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-stimulus-base";

  coresight-name = "coresight-stm";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   stm_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_stm>;
   };
  };
 };

 cti0: cti@6010000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti1: cti@6011000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti1";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti2: cti@6012000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti2";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti3: cti@6013000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti3";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti4: cti@6014000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti4";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti5: cti@6015000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti5";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti6: cti@6016000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti6";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti7: cti@6017000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti7";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti8: cti@6018000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti8";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti9: cti@6019000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti9";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti10: cti@601a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti10";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti11: cti@601b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti11";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti12: cti@601c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti12";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti13: cti@601d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti13";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti14: cti@601e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti14";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti15: cti@601f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti15";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu0: cti@6198000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6198000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;
  qcom,cit-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu1: cti@6199000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6199000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;
  qcom,cit-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu2: cti@619a000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x619a000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;
  qcom,cit-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu3: cti@619b000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x619b000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;
  qcom,cit-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu4: cti@61b8000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x61b8000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu4";
  cpu = <&CPU4>;
  qcom,cit-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu5: cti@61b9000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x61b9000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu5";
  cpu = <&CPU5>;
  qcom,cit-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu6: cti@61ba000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x61ba000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu6";
  cpu = <&CPU6>;
  qcom,cit-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_cpu7: cti@61bb000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x61bb000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-cpu7";
  cpu = <&CPU7>;
  qcom,cit-save;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_modem_cpu0: cti@6128000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6128000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-modem-cpu0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_modem_cpu1: cti@6124000{
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6124000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-modem-cpu1";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };


 cti_video_cpu0: cti@6134000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6134000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-video-cpu0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };


 cti_wcn_cpu0: cti@6139000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x6139000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-wcn-cpu0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };


 cti_audio_cpu0: cti@613c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x613c000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-audio-cpu0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 cti_rpm_cpu0: cti@610c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;

  reg = <0x610c000 0x1000>;
  reg-names = "cti-base";
  coresight-name = "coresight-cti-rpm-cpu0";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };


 wcn_etm0 {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-wcn-etm0";
  qcom,inst-id = <3>;

  port {
   wcn_etm0_out_funnel_mm: endpoint {
    remote-endpoint = <&funnel_mm_in_wcn_etm0>;
   };
  };
 };

 rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-rpm-etm0";
  qcom,inst-id = <4>;

  port {
   rpm_etm0_out_funnel_center: endpoint {
    remote-endpoint = <&funnel_center_in_rpm_etm0>;
   };
  };
 };


 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-audio-etm0";
  qcom,inst-id = <5>;

  port {
   audio_etm0_out_funnel_mm: endpoint {
    remote-endpoint = <&funnel_mm_in_audio_etm0>;
   };
  };
 };


 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-modem-etm0";
  qcom,inst-id = <11>;

  port {
   modem_etm0_out_funnel_right: endpoint {
    remote-endpoint = <&funnel_right_in_modem_etm0>;
   };
  };
 };


 modem_etm1 {
  compatible = "qcom,coresight-remote-etm";
  coresight-name = "coresight-modem-etm1";
  qcom,inst-id = <2>;

  port {
   modem_etm1_out_funnel_right: endpoint {
    remote-endpoint = <&funnel_right_in_modem_etm1>;
   };
  };
 };

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";
  coresight-name = "coresight-csr";

  qcom,usb-bam-support;
  qcom,hwctrl-set-support;
  qcom,set-byte-cntr-support;

  qcom,blk-size = <1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

 dbgui: dbgui@6108000 {
  compatible = "qcom,coresight-dbgui";
  reg = <0x6108000 0x1000>;
  reg-names = "dbgui-base";
  coresight-name = "coresight-dbgui";

  qcom,dbgui-addr-offset = <0x30>;
  qcom,dbgui-data-offset = <0x130>;
  qcom,dbgui-size = <64>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   dbgui_out_funnel_center: endpoint {
    remote-endpoint = <&funnel_center_in_dbgui>;
   };
  };
 };

 tpda: tpda@6003000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;

  reg = <0x6003000 0x1000>;
  reg-names = "tpda-base";
  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <64>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  ports {
    #address-cells = <1>;
    #size-cells = <0>;

   port@0 {
    tpda_out_funnel_in0: endpoint {
     remote-endpoint = <&funnel_in0_in_tpda>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_in_tpdm_dcc: endpoint {
     slave-mode;
      remote-endpoint =
       <&tpdm_dcc_out_tpda>;
    };
   };
  };
 };

 tpdm_dcc: tpdm@6110000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;

  reg = <0x6110000 0x1000>;
  reg-names = "tpdm-base";
  coresight-name = "coresight-tpdm-dcc";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";

  port {
   tpdm_dcc_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_dcc>;
   };
  };
 };

 hwevent: hwevent@6101000 {
  compatible = "qcom,coresight-hwevent";

  reg = <0x6101000 0x148>,
        <0x6101fb0 0x4>,
        <0x6121000 0x148>,
        <0x6121fb0 0x4>,
        <0x6131000 0x148>,
        <0x6131fb0 0x4>,
        <0x7105010 0x4>,
        <0x7885010 0x4>;

  reg-names = "center-wrapper-mux", "center-wrapper-lockaccess",
    "right-wrapper-mux", "right-wrapper-lockaccess",
    "mm-wrapper-mux", "mm-wrapper-lockaccess",
    "usbbam-mux", "blsp-mux";

  coresight-name = "coresight-hwevent";
  coresight-csr = <&csr>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "apb_pclk";
 };

};
# 209 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-ion.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@8 {
   reg = <8>;
   memory-region = <&secure_mem>;
   qcom,ion-heap-type = "SECURE_DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@19 {
   reg = <19>;
   memory-region = <&qseecom_ta_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 210 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-arm-smmu-8953.dtsi" 1
# 16 "arch/arm64/boot/dts/qcom/msm-arm-smmu-8953.dtsi"
&soc {
 kgsl_smmu: arm,smmu-kgsl@1c40000 {
  status = "ok";
  compatible = "qcom,smmu-v2";
  qcom,tz-device-id = "GPU";
  reg = <0x1c40000 0x10000>;
  #iommu-cells = <1>;
  #global-interrupts = <0>;
  interrupts = <0 225 4>,
    <0 232 4>,
    <0 233 4>,
    <0 234 4>;
  qcom,dynamic;
  qcom,use-3-lvl-tables;
  qcom,enable-static-cb;
  qcom,enable-smmu-halt;
  qcom,skip-init;
  vdd-supply = <&gdsc_oxili_cx>;
  qcom,regulator-names = "vdd";
  clocks = <&clock_gcc_gfx 0xd15c8a00>,
   <&clock_gcc_gfx 0x3edd69ad>;
  clock-names = "gpu_ahb_clk", "gcc_bimc_gfx_clk";
 };


 kgsl_iommu_test_device0 {
  status = "disabled";
  compatible = "iommu-debug-test";



  iommus = <&kgsl_smmu 0x0>;
 };

 apps_iommu: qcom,iommu@1e00000 {
  status = "okay";
  compatible = "qcom,qsmmu-v500";
  reg = <0x1e00000 0x40000>,
   <0x1ee2000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,tz-device-id = "APPS";
  qcom,skip-init;
  qcom,enable-static-cb;
  qcom,use-3-lvl-tables;
  qcom,disable-atos;
  #global-interrupts = <0>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 253 4>,
    <0 254 4>,
    <0 255 4>,
    <0 53 4>,
    <0 54 4>,
    <0 58 4>,
    <0 60 4>,
    <0 61 4>,
    <0 76 4>,
    <0 77 4>,
    <0 80 4>,
    <0 94 4>,
    <0 101 4>,
    <0 102 4>,
    <0 103 4>,
    <0 104 4>,
    <0 105 4>,
    <0 106 4>,
    <0 109 4>,
    <0 110 4>,
    <0 111 4>,
    <0 112 4>,
    <0 113 4>,
    <0 114 4>,
    <0 115 4>,
    <0 116 4>,
    <0 117 4>,
    <0 118 4>,
    <0 119 4>,
    <0 120 4>,
    <0 121 4>,
    <0 122 4>;
  clocks = <&clock_gcc 0x75eaefa5>,
     <&clock_gcc 0x8fbc51da>;
  clock-names = "iface_clk", "core_clk";
 };
};

# 1 "arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-8953.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-8953.dtsi"
&kgsl_smmu {
 attach-impl-defs = <0x6000 0x270>,
  <0x6060 0x1055>,
  <0x6800 0x6>,
  <0x6900 0x3ff>,
  <0x6924 0x204>,
  <0x6928 0x10800>,
  <0x6930 0x400>,
  <0x6960 0xffffffff>,
  <0x6b64 0xa0000>,
  <0x6b68 0xaaab92a>;
};
# 104 "arch/arm64/boot/dts/qcom/msm-arm-smmu-8953.dtsi" 2
# 211 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-vidc.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-vidc.dtsi"
&soc {
 qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>,
   <0x000a4124 0x4>,
   <0x000a0164 0x4>;
  reg-names = "vidc", "efuse", "efuse2";
  qcom,platform-version = <0x00180000 0x13>;
  qcom,capability-version = <0x00002000 0x0d>;
  interrupts = <0 44 0>;

  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;

  clocks = <&clock_gcc 0xf76a02bb>,
   <&clock_gcc 0x83a7f549>,
   <&clock_gcc 0x08d778c6>,
   <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "core0_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x0 0x0>;
  qcom,hfi = "venus";
  qcom,hfi-version = "3xx";
  qcom,reg-presets = <0xe0020 0x05555556>,
   <0xe0024 0x05555556>,
   <0x80124 0x00000003>;
  qcom,qdss-presets = <0x825000 0x1000>,
   <0x826000 0x1000>,
   <0x821000 0x1000>,
   <0x802000 0x1000>,
   <0x9180000 0x1000>,
   <0x9181000 0x1000>;
  qcom,max-hw-load = <1044480>;
  qcom,slave-side-cp;
  qcom,sw-power-collapse;
  qcom,firmware-name = "venus";
  qcom,pm-qos-latency-us = <213>;
  qcom,dcvs-tbl =

   <816000 816000 979200 0x3f00000c>,


   <855000 821100 979200 0x4000004>,


   <816000 720000 835584 0x4000004>;
  qcom,dcvs-limit =
   <28800 24>,
   <32400 24>;
  qcom,allowed-clock-rates = <465000000 400000000
   360000000 310000000 228570000 114290000>;
  qcom,clock-freq-tbl {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,cycles-per-mb = <863>;
    qcom,low-power-mode-factor = <35616>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xf3ffffff>;
    qcom,cycles-per-mb = <355>;
   };
   qcom,profile-hevcdec {
    qcom,codec-mask = <0x0c000000>;
    qcom,cycles-per-mb = <400>;
   };
  };


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus = <&apps_iommu 0x800 0x01>,
    <&apps_iommu 0x807 0x00>,
    <&apps_iommu 0x808 0x07>,
    <&apps_iommu 0x810 0x01>,
    <&apps_iommu 0x828 0x01>,
    <&apps_iommu 0x82c 0x01>,
    <&apps_iommu 0x821 0x10>;
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x79000000 0x50000000
    0xa1000000 0xc9000000>;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
    iommus = <&apps_iommu 0x900 0x0>,
    <&apps_iommu 0x902 0x8>,
    <&apps_iommu 0x909 0x2>,
    <&apps_iommu 0x90e 0x0>,
    <&apps_iommu 0x926 0x0>,
    <&apps_iommu 0x929 0x2>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x51000000 0x28000000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus = <&apps_iommu 0x904 0x8>,
    <&apps_iommu 0x910 0x0>,
    <&apps_iommu 0x92c 0x0>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x29000000 0x28000000>;
   qcom,secure-context-bank;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus = <&apps_iommu 0x908 0x0>,
    <&apps_iommu 0x905 0xa>,
    <&apps_iommu 0x925 0x8>,
    <&apps_iommu 0x928 0x0>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x28000000>;
   qcom,secure-context-bank;
  };


  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "venus-ddr-gov";
   qcom,bus-range-kbps = <1000 2365000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };
 };

 venus-ddr-gov {
  compatible = "qcom,msm-vidc,governor,table";
  name = "venus-ddr-gov";
  status = "ok";
  qcom,bus-freq-table {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,load-busfreq-tbl =
     <979200 1044000>,
     <864000 887000>,
     <489600 666000>,
     <432000 578000>,
     <244800 346000>,
     <216000 293000>,
     <108000 151000>,
     <0 0>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xffffffff>;
    qcom,load-busfreq-tbl =
     <979200 2365000>,
     <864000 1978000>,
     <489600 1133000>,
     <432000 994000>,
     <244800 580000>,
     <216000 501000>,
     <108000 255000>,
     <0 0>;
   };
   qcom,profile-dec-ubwc {
    qcom,codec-mask = <0xffffffff>;
    qcom,ubwc-mode;
    qcom,load-busfreq-tbl =
     <979200 1892000>,
     <864000 1554000>,
     <489600 895000>,
     <432000 781000>,
     <244800 460000>,
     <216000 301000>,
     <108000 202000>,
     <0 0>;
   };
  };
 };

};
# 212 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-gpu.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-gpu.dtsi"
&soc {
 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a506_zap";
  memory-region = <&gpu_mem>;
  qcom,mas-crypto = <&mas_crypto>;
  clocks = <&clock_gcc 0x00d390d2>,
  <&clock_gcc 0x94de4919>,
  <&clock_gcc 0xd4415c9b>,
  <&clock_gcc 0x37a21414>;
  clock-names = "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;
 };

 msm_bus: qcom,kgsl-busmon {
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;





  qcom,active-only;
  qcom,bw-tbl =
   < 0 >,
   < 1611 >,
   < 2124 >,
   < 2929 >,
   < 3222 >,
   < 4248 >,
   < 5126 >,
   < 5859 >,
   < 6152 >,
   < 6445 >,
   < 7104 >;
 };

 msm_gpu: qcom,kgsl-3d0@1c00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";
  reg = <0x1c00000 0x40000>;
  reg-names = "kgsl_3d0_reg_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;
  qcom,chipid = <0x05000600>;

  qcom,initial-pwrlevel = <4>;

  qcom,idle-timeout = <80>;
  qcom,deep-nap-timeout = <100>;
  qcom,strtstp-sleepwake;

  qcom,highest-bank-bit = <14>;

  qcom,snapshot-size = <0x200000>;

  clocks = <&clock_gcc_gfx 0x49a51fd9>,
   <&clock_gcc_gfx 0xd15c8a00>,
   <&clock_gcc_gfx 0x3edd69ad>,
   <&clock_gcc_gfx 0x19922503>,
   <&clock_gcc_gfx 0x1180db06>,
   <&clock_gcc_gfx 0xae18e54d>;

  clock-names = "core_clk", "iface_clk",
         "mem_iface_clk", "alt_mem_iface_clk",
         "rbbmtimer_clk", "alwayson_clk";


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,bus-width = <16>;
  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <11>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 1689600>,
    <26 512 0 2227200>,
    <26 512 0 3072000>,
    <26 512 0 3379200>,
    <26 512 0 4454400>,
    <26 512 0 5376000>,
    <26 512 0 6144000>,
    <26 512 0 6451200>,
    <26 512 0 6758400>,
    <26 512 0 7449600>;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gdsc_oxili_cx>;
  vdd-supply = <&gdsc_oxili_gx>;


  qcom,pm-qos-active-latency = <213>;
  qcom,pm-qos-wakeup-latency = <213>;


  qcom,gpu-quirk-two-pass-use-wfi;
  qcom,gpu-quirk-dp2clockgating-disable;
  qcom,gpu-quirk-lmloadkill-disable;


  qcom,enable-ca-jump;


  qcom,ca-busy-penalty = <12000>;


  qcom,ca-target-pwrlevel = <3>;


  #cooling-cells = <2>;


  qcom,gpu-mempools {
   #address-cells= <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";

   qcom,mempool-max-pages = <32768>;


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <65536>;
   };
  };

  qcom,gpu-coresights {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-coresight";


   qcom,gpu-coresight@0 {
    reg = <0>;
    coresight-name = "coresight-gfx";
    coresight-atid = <67>;
    port {
     gfx_out_funnel_mm: endpoint {
      remote-endpoint =
      <&funnel_mm_in_gfx>;
     };
    };
   };
  };


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <650000000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <10>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <560000000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <8>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <510000000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <6>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <5>;
    qcom,bus-max = <8>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <320000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <2>;
    qcom,bus-max = <6>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <216000000>;
    qcom,bus-freq = <1>;
    qcom,bus-min = <1>;
    qcom,bus-max = <4>;
   };


   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <133300000>;
    qcom,bus-freq = <1>;
    qcom,bus-min = <1>;
    qcom,bus-max = <4>;
   };

   qcom,gpu-pwrlevel@7 {
    reg = <7>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };
 };

 kgsl_msm_iommu: qcom,kgsl-iommu@1c40000 {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x1c40000 0x10000>;
  qcom,protect = <0x40000 0x10000>;
  qcom,micro-mmu-control = <0x6000>;

  clocks = <&clock_gcc_gfx 0xd15c8a00>,
    <&clock_gcc_gfx 0x3edd69ad>;

  clock-names = "gpu_ahb_clk", "gcc_bimc_gfx_clk";

  qcom,secure_align_mask = <0xfff>;
  qcom,retention;
  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0>;
   qcom,gpu-offset = <0x48000>;
  };
  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&kgsl_smmu 2>;
   memory-region = <&secure_mem>;
  };
 };
};
# 213 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-mdss.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@1a00000 {
  compatible = "qcom,mdss_mdp";
  reg = <0x01a00000 0x90000>,
        <0x01ab0000 0x1040>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-clk-factor = <105 100>;

  qcom,max-mixer-width = <2048>;
  qcom,max-pipe-width = <2048>;


  qcom,mdss-vbif-qos-rt-setting = <1 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;

  qcom,mdss-has-panic-ctrl;
  qcom,mdss-per-pipe-panic-luts = <0x000f>,
      <0xffff>,
      <0xfffc>,
      <0xff00>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-bandwidth-low-kbps = <3400000>;
  qcom,max-bandwidth-high-kbps = <3400000>;
  qcom,max-bandwidth-per-pipe-kbps = <2300000>;
  qcom,max-clk-rate = <400000000>;
  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <16>;


  qcom,max-bw-settings = <1 3400000>,
           <2 3100000>;

  qcom,mdss-pipe-vig-off = <0x00005000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000>;
  qcom,mdss-pipe-dma-off = <0x00025000>;
  qcom,mdss-pipe-cursor-off = <0x00035000>;

  qcom,mdss-pipe-vig-xin-id = <0>;
  qcom,mdss-pipe-rgb-xin-id = <1 5>;
  qcom,mdss-pipe-dma-xin-id = <2>;
  qcom,mdss-pipe-cursor-xin-id = <7>;


  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2aC 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2aC 4 8>,
            <0x2b4 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 8 12>;
  qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 16 15>;


  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000>;
  qcom,mdss-dspp-off = <0x00055000>;
  qcom,mdss-wb-off = <0x00065000 0x00066000>;
  qcom,mdss-intf-off = <0x0006b000 0x0006b800 0x0006c000>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800>;
  qcom,mdss-slave-pingpong-off = <0x00073000>;
  qcom,mdss-cdm-off = <0x0007a200>;
  qcom,mdss-wfd-mode = "intf";
  qcom,mdss-highest-bank-bit = <0x1>;
  qcom,mdss-has-decimation;
  qcom,mdss-has-non-scalar-rgb;
  qcom,mdss-has-rotator-downscale;
  qcom,mdss-rot-downscale-min = <2>;
  qcom,mdss-rot-downscale-max = <16>;
  qcom,mdss-idle-power-collapse-enabled;
  qcom,mdss-rot-block-size = <64>;
  qcom,mdss-ppb-off = <0x00000330>;
  qcom,mdss-has-pingpong-split;

  clocks = <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc 0x6dc1f8f1>,
    <&clock_gcc_mdss 0x588460a4>,
    <&clock_gcc 0x32a09f1f>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";

  qcom,mdp-settings = <0x0506c 0x00000000>,
        <0x1506c 0x00000000>,
        <0x1706c 0x00000000>,
        <0x2506c 0x00000000>;

  qcom,vbif-settings = <0x0d0 0x00000010>;

  qcom,regs-dump-mdp = <0x01000 0x01454>,
         <0x02000 0x02064>,
         <0x02200 0x02264>,
         <0x02400 0x02464>,
         <0x05000 0x05150>,
         <0x05200 0x05230>,
         <0x15000 0x15150>,
         <0x17000 0x17150>,
         <0x25000 0x25150>,
         <0x35000 0x35150>,
         <0x45000 0x452bc>,
         <0x46000 0x462bc>,
         <0x55000 0x5522c>,
         <0x65000 0x652c0>,
         <0x66000 0x662c0>,
         <0x6b800 0x6ba68>,
         <0x6c000 0x6c268>,
         <0x71000 0x710d4>,
         <0x71800 0x718d4>;

  qcom,regs-dump-names-mdp = "MDP",
   "CTL_0", "CTL_1", "CTL_2",
   "VIG0_SSPP", "VIG0",
   "RGB0_SSPP", "RGB1_SSPP",
   "DMA0_SSPP",
   "CURSOR0_SSPP",
   "LAYER_0", "LAYER_1",
   "DSPP_0",
   "WB_0", "WB_2",
   "INTF_1", "INTF_2",
   "PP_0", "PP_1";


  qcom,mdss-prefill-outstanding-buffer-bytes = <0>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2048>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <4096>;

  qcom,mdss-pp-offsets {
   qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
   qcom,mdss-sspp-vig-pcc-off = <0x1780>;
   qcom,mdss-sspp-rgb-pcc-off = <0x380>;
   qcom,mdss-sspp-dma-pcc-off = <0x380>;
   qcom,mdss-lm-pgc-off = <0x3c0>;
   qcom,mdss-dspp-pcc-off = <0x1700>;
   qcom,mdss-dspp-pgc-off = <0x17c0>;
  };

  qcom,mdss-reg-bus {

   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 160000>,
    <1 590 0 320000>;
  };

  qcom,mdss-hw-rt-bus {

   qcom,msm-bus,name = "mdss_hw_rt";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;
  };

  smmu_mdp_unsec: qcom,smmu_mdp_unsec_cb {
   compatible = "qcom,smmu_mdp_unsec";
   iommus = <&apps_iommu 0xC00 0>;
  };
  smmu_mdp_sec: qcom,smmu_mdp_sec_cb {
   compatible = "qcom,smmu_mdp_sec";
   iommus = <&apps_iommu 0xC01 0>;
  };

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb2: qcom,mdss_fb_secondary {
   cell-index = <2>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi: qcom,mdss_dsi@0 {
  compatible = "qcom,mdss-dsi";
  hw-config = "single_dsi";
  #address-cells = <1>;
  #size-cells = <1>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8953_s3>;
  vcca-supply = <&pm8953_l3>;


  qcom,msm-bus,name = "mdss_dsi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 1000>;

  ranges = <0x1a94000 0x1a94000 0x400
   0x1a94400 0x1a94400 0x588
   0x193e000 0x193e000 0x30
   0x1a96000 0x1a96000 0x400
   0x1a96400 0x1a96400 0x588
   0x193e000 0x193e000 0x30>;

  clocks = <&clock_gcc_mdss 0x588460a4>,
   <&clock_gcc 0xbfb92ed3>,
   <&clock_gcc 0x668f51de>,
   <&clock_gcc_mdss 0xfb32f31e>,
   <&clock_gcc_mdss 0x585ef6d4>,
   <&clock_gcc_mdss 0x087c1612>,
   <&clock_gcc_mdss 0x8067c5a3>;
  clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
   "ext_byte0_clk", "ext_byte1_clk", "ext_pixel0_clk",
   "ext_pixel1_clk";

  qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
  qcom,mmss-phyreset-ctrl-offset = <0x24>;

  qcom,mdss-fb-map-prim = <&mdss_fb0>;
  qcom,mdss-fb-map-sec = <&mdss_fb2>;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1225000>;
    qcom,supply-max-voltage = <1225000>;
    qcom,supply-enable-load = <18160>;
    qcom,supply-disable-load = <1>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <925000>;
    qcom,supply-max-voltage = <925000>;
    qcom,supply-enable-load = <17000>;
    qcom,supply-disable-load = <32>;
   };
  };

  mdss_dsi0: qcom,mdss_dsi_ctrl0@1a94000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->0";
   cell-index = <0>;
   reg = <0x1a94000 0x400>,
    <0x1a94400 0x580>,
    <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

   qcom,timing-db-mode;
   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8953_l17>;
   vddio-supply = <&pm8953_l6>;

   clocks = <&clock_gcc_mdss 0x35da7862>,
    <&clock_gcc_mdss 0xcc5c5c77>,
    <&clock_gcc 0xaec5cb25>,
    <&clock_gcc_mdss 0x75cc885b>,
    <&clock_gcc_mdss 0xccac1f35>,
    <&mdss_dsi0_pll 0x60e83f06>,
    <&mdss_dsi0_pll 0x792379e1>,
    <&mdss_dsi0_pll 0xbbaa30be>,
    <&mdss_dsi0_pll 0x45b3260f>,
    <&mdss_dsi0_pll
     0x177c029c>,
    <&mdss_dsi0_pll
     0x98ae3c92>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg",
    "pll_byte_clk_mux", "pll_pixel_clk_mux",
    "pll_byte_clk_src", "pll_pixel_clk_src",
    "pll_shadow_byte_clk_src",
    "pll_shadow_pixel_clk_src";

   qcom,platform-strength-ctrl = [ff 06
       ff 06
       ff 06
       ff 06
       ff 00];
   qcom,platform-regulator-settings = [1d
       1d 1d 1d 1d];
   qcom,platform-lane-config = [00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 8f];
  };

  mdss_dsi1: qcom,mdss_dsi_ctrl1@1a96000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->1";
   cell-index = <1>;
   reg = <0x1a96000 0x400>,
         <0x1a96400 0x588>,
         <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8953_l17>;
   vddio-supply = <&pm8953_l6>;

   clocks = <&clock_gcc_mdss 0x41f97fd8>,
    <&clock_gcc_mdss 0x9a9c430d>,
    <&clock_gcc 0x34653cc7>,
    <&clock_gcc_mdss 0x63c2c955>,
    <&clock_gcc_mdss 0x090f68ac>,
    <&mdss_dsi1_pll 0xb5a42b7b>,
    <&mdss_dsi1_pll 0x36458019>,
    <&mdss_dsi1_pll 0x63930a8f>,
    <&mdss_dsi1_pll 0x0e4c9b56>,
    <&mdss_dsi1_pll
     0xfc021ce5>,
    <&mdss_dsi1_pll
     0xdcca3ffc>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg",
    "pll_byte_clk_mux", "pll_pixel_clk_mux",
    "pll_byte_clk_src", "pll_pixel_clk_src",
    "pll_shadow_byte_clk_src",
    "pll_shadow_pixel_clk_src";

   qcom,timing-db-mode;
   qcom,platform-strength-ctrl = [ff 06
       ff 06
       ff 06
       ff 06
       ff 00];
   qcom,platform-regulator-settings = [1d
       1d 1d 1d 1d];
   qcom,platform-lane-config = [00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 8f];
  };
 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <640 640>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };

 mdss_rotator: qcom,mdss_rotator {
  compatible = "qcom,mdss_rotator";
  qcom,mdss-wb-count = <1>;
  qcom,mdss-has-downscale;
  qcom,mdss-has-ubwc;

  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;

  rot-vdd-supply = <&gdsc_mdss>;
  qcom,supply-names = "rot-vdd";
  qcom,mdss-has-reg-bus;
  clocks = <&clock_gcc 0xbfb92ed3>,
   <&clock_gcc_mdss 0x5b1f675e>;
  clock-names = "iface_clk", "rot_core_clk";

  qcom,mdss-rot-reg-bus {

   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>;
  };
 };
};
# 214 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-mdss-pll.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@994400 {
  compatible = "qcom,mdss_dsi_pll_8953";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x01a94400 0x588>,
        <0x0184d074 0x8>,
        <0x01a94200 0x98>;
  reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";

  memory-region = <&dfps_data_mem>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@996400 {
  compatible = "qcom,mdss_dsi_pll_8953";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;

  reg = <0x01a96400 0x588>,
        <0x0184d074 0x8>,
        <0x01a96200 0x98>;
  reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";

  gdsc-supply = <&gdsc_mdss>;

  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 215 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-smp2p.dtsi" 1
# 12 "arch/arm64/boot/dts/qcom/msm8953-smp2p.dtsi"
&soc {
 qcom,smp2p-modem@0x0b011008 {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss@0x0b011008 {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 qcom,smp2p-adsp@0x0b011008 {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 291 1>;
 };

 smp2pgpio_smp2p_15_in: qcom,smp2pgpio-smp2p-15-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_in {
  compatible = "qcom,smp2pgpio_test_smp2p_15_in";
  gpios = <&smp2pgpio_smp2p_15_in 0 0>;
 };

 smp2pgpio_smp2p_15_out: qcom,smp2pgpio-smp2p-15-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_out {
  compatible = "qcom,smp2pgpio_test_smp2p_15_out";
  gpios = <&smp2pgpio_smp2p_15_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 216 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 dcc: dcc@b3000 {
  compatible = "qcom,dcc";
  reg = <0xb3000 0x1000>,
        <0xb4000 0x800>;
  reg-names = "dcc-base", "dcc-ram-base";

  clocks = <&clock_gcc 0xd1000c50>;
  clock-names = "apb_pclk";
  qcom,save-reg;
 };

 apc_apm: apm@b111000 {
  compatible = "qcom,msm8953-apm";
  reg = <0xb111000 0x1000>;
  reg-names = "pm-apcc-glb";
  qcom,apm-post-halt-delay = <0x2>;
  qcom,apm-halt-clk-delay = <0x11>;
  qcom,apm-resume-clk-delay = <0x10>;
  qcom,apm-sel-switch-delay = <0x01>;
 };

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
        <0x0b002000 0x1000>;
 };

 wakegic: wake-gic@601d4 {
  compatible = "qcom,mpm-gic-msm8953", "qcom,mpm-gic";
  interrupts = <0 171 1>;
  reg = <0x601d4 0x1000>,
   <0xb011008 0x4>;
  reg-names = "vmpm", "ipc";
  qcom,num-mpm-irqs = <96>;
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <3>;
 };

 wakegpio: wake-gpio {
  compatible = "qcom,mpm-gpio-msm8953", "qcom,mpm-gpio";
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <2>;
 };

 qcom,msm-gladiator@b1c0000 {
  compatible = "qcom,msm-gladiator";
  reg = <0x0b1c0000 0x4000>;
  reg-names = "gladiator_base";
  interrupts = <0 22 0>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 0xff08>,
        <1 3 0xff08>,
        <1 4 0xff08>,
        <1 1 0xff08>;
  clock-frequency = <19200000>;
 };

 timer@b120000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb120000 0x1000>;
  clock-frequency = <19200000>;

  frame@b121000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb121000 0x1000>,
         <0xb122000 0x1000>;
  };

  frame@b123000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb123000 0x1000>;
   status = "disabled";
  };

  frame@b124000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb124000 0x1000>;
   status = "disabled";
  };

  frame@b125000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb125000 0x1000>;
   status = "disabled";
  };

  frame@b126000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb126000 0x1000>;
   status = "disabled";
  };

  frame@b127000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb127000 0x1000>;
   status = "disabled";
  };

  frame@b128000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb128000 0x1000>;
   status = "disabled";
  };
 };
 qcom,rmtfs_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00180000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>,
   <0x193d100 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 qcom,mpm2-sleep-counter@4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 0xff00>;
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,pipe-attr-ee;
 };

 thermal_zones: thermal-zones {};

 mem_dump {
  compatible = "qcom,mem-dump";
  memory-region = <&dump_mem>;

  rpm_sw_dump {
   qcom,dump-size = <0x28000>;
   qcom,dump-id = <0xea>;
  };

  pmic_dump {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xe4>;
  };

  vsense_dump {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xe9>;
  };

  tmc_etf_dump {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xf0>;
  };

  tmc_etr_reg_dump {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x100>;
  };

  tmc_etf_reg_dump {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x101>;
  };

  misc_data_dump {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe8>;
  };

 };

 tsens0: tsens@4a8000 {
  compatible = "qcom,msm8953-tsens";
  reg = <0x4a8000 0x1000>,
   <0x4a9000 0x1000>;
  reg-names = "tsens_srot_physical",
     "tsens_tm_physical";
  interrupts = <0 184 0>, <0 314 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  #thermal-sensor-cells = <1>;
 };

 qcom_seecom: qseecom@85b00000 {
  compatible = "qcom,qseecom";
  reg = <0x85b00000 0x800000>;
  reg-names = "secapp-region";
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,commonlib64-loaded-by-uefi;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,appsbl-qseecom-support;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 0 0>,
   <55 512 120000 1200000>,
   <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
  status = "okay";
 };

 qcom_tzlog: tz-log@08600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x2000>;
  status = "okay";
 };

 qcom_rng: qrng@e3000 {
  compatible = "qcom,msm-rng";
  reg = <0xe3000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
  status = "okay";
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-hmac-algo;
  qcom,use-sw-aead-algo;
  qcom,ce-opp-freq = <100000000>;
  status = "okay";
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
  status = "okay";
 };

 blsp1_uart0: serial@78af000 {
  compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
  reg = <0x78af000 0x200>;
  interrupts = <0 107 0>;
  clocks = <&clock_gcc 0xc7c62f90>,
   <&clock_gcc 0x8caa5b4f>;
  clock-names = "core", "iface";
  status = "disabled";
 };

 blsp1_uart1: uart@78b0000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x78b0000 0x200>,
   <0x7884000 0x1f000>;
  reg-names = "core_mem", "bam_mem";

  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart1>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 108 0
    1 &intc 0 238 0
    2 &tlmm 13 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xf8a61c96>,
   <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&hsuart_sleep>;
  pinctrl-1 = <&hsuart_active>;
  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,msm-bus,name = "blsp1_uart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <86 512 0 0>,
    <86 512 500 800>;
  status = "disabled";
 };

 blsp2_uart0: uart@7aef000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x7aef000 0x200>,
   <0x7ac4000 0x1f000>;
  reg-names = "core_mem", "bam_mem";

  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart0>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 306 0
    1 &intc 0 239 0
    2 &tlmm 17 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x8c3512ff>,
   <&clock_gcc 0x8f283c1d>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp2_uart0_sleep>;
  pinctrl-1 = <&blsp2_uart0_active>;
  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,msm-bus,name = "blsp2_uart0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <84 512 0 0>,
    <84 512 500 800>;
  status = "disabled";
 };

 blsp2_uart1: uart@7af0000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x7af0000 0x200>,
   <0x7ac4000 0x1f000>;
  reg-names = "core_mem", "bam_mem";

  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart1>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 307 0
    1 &intc 0 239 0
    2 &tlmm 21 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x1e1965a3>,
   <&clock_gcc 0x8f283c1d>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp2_uart1_sleep>;
  pinctrl-1 = <&blsp2_uart1_active>;
  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,msm-bus,name = "blsp2_uart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <84 512 0 0>,
    <84 512 500 800>;
  status = "disabled";
 };

 blsp1_serial1: serial@78b0000 {
  compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
  reg = <0x78b0000 0x200>;
  interrupts = <0 108 0>;
  clocks = <&clock_gcc 0xf8a61c96>,
   <&clock_gcc 0x8caa5b4f>;
  clock-names = "core", "iface";
  status = "disabled";
 };

 dma_blsp1: qcom,sps-dma@7884000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7884000 0x1f000>;
  interrupts = <0 238 0>;
  qcom,summing-threshold = <10>;
 };

 dma_blsp2: qcom,sps-dma@7ac4000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7ac4000 0x1f000>;
  interrupts = <0 239 0>;
  qcom,summing-threshold = <10>;
 };

 spi_3: spi@78b7000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x78b7000 0x600>,
   <0x7884000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 97 0>, <0 238 0>;
  spi-max-frequency = <19200000>;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi3_default &spi3_cs0_active>;
  pinctrl-1 = <&spi3_sleep &spi3_cs0_sleep>;
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xfb978880>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <86>;
  status = "disabled";
 };

 spi_6: spi@7af6000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x7af6000 0x600>,
   <0x7ac4000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 300 0>, <0 239 0>;
  spi-max-frequency = <19200000>;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi6_default &spi6_cs0_active>;
  pinctrl-1 = <&spi6_sleep &spi6_cs0_sleep>;
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0xbf54ca6d>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <6>;
  qcom,bam-producer-pipe-index = <7>;
  qcom,master-id = <84>;
  status = "disabled";
 };

 i2c_1: i2c@78b5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b5000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 95 0>;
  qcom,master-id = <86>;
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
     <&clock_gcc 0xc303fae9>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_1_active>;
  pinctrl-1 = <&i2c_1_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 4 64 0x20000020 0x20>,
   <&dma_blsp1 5 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 i2c_2: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b6000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 96 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x1076f220>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
   <&dma_blsp1 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 i2c_3: i2c@78b7000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b7000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 97 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x9e25ac82>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_3_active>;
  pinctrl-1 = <&i2c_3_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
   <&dma_blsp1 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 i2c_5: i2c@7af5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x7af5000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 299 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x9ace11dd>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <84>;
  dmas = <&dma_blsp2 4 64 0x20000020 0x20>,
   <&dma_blsp2 5 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 slim_msm: slim@c140000{
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xc140000 0x2c000>,
        <0xc104000 0x2a000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 180 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x600000>;
  qcom,ea-pc = <0x200>;
  status = "disabled";
 };

 clock_gcc_mdss: qcom,gcc-mdss@1800000 {
  compatible = "qcom,gcc-mdss-8953";
  reg = <0x1800000 0x80000>;
  reg-names = "cc_base";
  clock-names = "pclk0_src", "pclk1_src",
   "byte0_src", "byte1_src";
  clocks = <&mdss_dsi0_pll 0x792379e1>,
   <&mdss_dsi1_pll 0x36458019>,
   <&mdss_dsi0_pll 0x60e83f06>,
   <&mdss_dsi1_pll 0xb5a42b7b>;
  #clock-cells = <1>;
 };

 clock_gcc: qcom,gcc@1800000 {
  compatible = "qcom,gcc-8953";
  reg = <0x1800000 0x80000>,
    <0x00a4124 0x08>;
  reg-names = "cc_base", "efuse";
  vdd_dig-supply = <&pm8953_s2_level>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8953";
  reg = <0x1874000 0x4>;
  reg-names = "cc_base";
  clocks = <&clock_cpu 0x61a2945f>;
  clock-names = "debug_cpu_clk";
  #clock-cells = <1>;
 };

 clock_gcc_gfx: qcom,gcc-gfx@1800000 {
  compatible = "qcom,gcc-gfx-8953";
  reg = <0x1800000 0x80000>;
  reg-names = "cc_base";
  vdd_gfx-supply = <&gfx_vreg_corner>;
  clocks = <&clock_gcc 0x23f5649f>;
  clock-names = "xo";
  qcom,gcc_oxili_gfx3d_clk-opp-handle = <&msm_gpu>;
  qcom,gfxfreq-corner =
    < 0 0 >,
    < 133330000 1 >,
    < 216000000 2 >,
    < 320000000 3 >,
    < 400000000 4 >,
    < 510000000 5 >,
    < 560000000 6 >,
    < 650000000 7 >;
  #clock-cells = <1>;
 };

 clock_cpu: qcom,cpu-clock-8953@b116000 {
  compatible = "qcom,cpu-clock-8953";
  reg = <0xb114000 0x68>,
    <0xb014000 0x68>,
    <0xb116000 0x400>,
    <0xb111050 0x08>,
    <0xb011050 0x08>,
    <0xb1d1050 0x08>,
    <0x00a4124 0x08>;
  reg-names = "rcgwr-c0-base", "rcgwr-c1-base",
    "c0-pll", "c0-mux", "c1-mux",
    "cci-mux", "efuse";
  vdd-mx-supply = <&pm8953_s7_level_ao>;
  vdd-cl-supply = <&apc_vreg>;
  clocks = <&clock_gcc 0x2fdd2c7c>;
  clock-names = "xo_a";
  qcom,num-clusters = <2>;
  qcom,speed0-bin-v0-cl =
   < 0 0>,
   < 652800000 1>,
   < 1036800000 2>,
   < 1401600000 3>,
   < 1689600000 4>,
   < 1804800000 5>,
   < 1958400000 6>,
   < 2016000000 7>;
  qcom,speed0-bin-v0-cci =
   < 0 0>,
   < 261120000 1>,
   < 414720000 2>,
   < 560640000 3>,
   < 675840000 4>,
   < 721920000 5>,
   < 783360000 6>,
   < 806400000 7>;
  qcom,speed2-bin-v0-cl =
   < 0 0>,
   < 652800000 1>,
   < 1036800000 2>,
   < 1401600000 3>,
   < 1689600000 4>,
   < 1804800000 5>,
   < 1958400000 6>,
   < 2016000000 7>;
  qcom,speed2-bin-v0-cci =
   < 0 0>,
   < 261120000 1>,
   < 414720000 2>,
   < 560640000 3>,
   < 675840000 4>,
   < 721920000 5>,
   < 783360000 6>,
   < 806400000 7>;
  qcom,speed7-bin-v0-cl =
   < 0 0>,
   < 652800000 1>,
   < 1036800000 2>,
   < 1401600000 3>,
   < 1689600000 4>,
   < 1804800000 5>,
   < 1958400000 6>,
   < 2016000000 7>,
   < 2150400000 8>,
   < 2208000000 9>;
  qcom,speed7-bin-v0-cci =
   < 0 0>,
   < 261120000 1>,
   < 414720000 2>,
   < 560640000 3>,
   < 675840000 4>,
   < 721920000 5>,
   < 783360000 6>,
   < 806400000 7>,
   < 860160000 8>,
   < 883200000 9>;
  qcom,speed6-bin-v0-cl =
   < 0 0>,
   < 652800000 1>,
   < 1036800000 2>,
   < 1401600000 3>,
   < 1689600000 4>,
   < 1804800000 5>;
  qcom,speed6-bin-v0-cci =
   < 0 0>,
   < 261120000 1>,
   < 414720000 2>,
   < 560640000 3>,
   < 675840000 4>,
   < 721920000 5>;
  #clock-cells = <1>;
  };

 msm_cpufreq: qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk",
    "cpu3_clk", "cpu4_clk", "cpu5_clk",
    "cpu6_clk", "cpu7_clk";
  clocks = <&clock_cpu 0x96854074>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>,
    <&clock_cpu 0x2e6af930>;

  qcom,cpufreq-table =
    < 652800 >,
    < 1036800 >,
    < 1401600 >,
    < 1689600 >,
    < 1804800 >,
    < 1958400 >,
    < 2016000 >,
    < 2150400 >,
    < 2208000 >;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 769 >,
   < 1611 >,
   < 2124 >,
   < 2929 >,
   < 3221 >,
   < 4248 >,
   < 5126 >,
   < 5859 >,
   < 6152 >,
   < 6445 >,
   < 7104 >;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 769 >,
   < 1611 >,
   < 2124 >,
   < 2929 >,
   < 3221 >,
   < 4248 >,
   < 5126 >,
   < 5859 >,
   < 6152 >,
   < 6445 >,
   < 7104 >;
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon2";
  reg = <0x408000 0x300>, <0x401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 devfreq-cpufreq {
  cpubw-cpufreq {
  target-dev = <&cpubw>;
  cpu-to-dev-map =
    < 652800 1611>,
    < 1036800 3221>,
    < 1401600 5859>,
    < 1689600 6445>,
    < 1804800 7104>,
    < 1958400 7104>,
    < 2208000 7104>;
  };

  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map =
    < 652800 1611 >,
    < 1401600 3221 >,
    < 2208000 5859 >;
  };
 };

 cpubw_compute: qcom,cpubw-compute {
  compatible = "qcom,arm-cpu-mon";
  qcom,cpulist = < &CPU0 &CPU1 &CPU2 &CPU3
    &CPU4 &CPU5 &CPU6 &CPU7 >;
  qcom,target-dev = <&cpubw>;
  qcom,core-dev-table =
     < 652800 1611>,
     < 1036800 3221>,
     < 1401600 5859>,
     < 1689600 6445>,
     < 1804800 7104>,
     < 1958400 7104>,
     < 2208000 7104>;
 };

 mincpubw_compute: qcom,mincpubw-compute {
  compatible = "qcom,arm-cpu-mon";
  qcom,cpulist = < &CPU0 &CPU1 &CPU2 &CPU3
    &CPU4 &CPU5 &CPU6 &CPU7 >;
  qcom,target-dev = <&mincpubw>;
  qcom,core-dev-table =
    < 652800 1611 >,
    < 1401600 3221 >,
    < 2208000 5859 >;
 };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,smem@86300000 {
  compatible = "qcom,smem";
  reg = <0x86300000 0x100000>,
   <0x0b011008 0x4>,
   <0x60000 0x8000>,
   <0x193d000 0x8>;
  reg-names = "smem", "irq-reg-base",
    "aux-mem1", "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-adsp {
   compatible = "qcom,smd";
   qcom,smd-edge = <1>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x100>;
   interrupts = <0 289 1>;
   label = "adsp";
  };

  qcom,smsm-adsp {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <1>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x200>;
   interrupts = <0 290 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_mbalbridge: qcom,smdtty-mbalbridge {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "MBALBRIDGE";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-data2 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA2";
   qcom,smdpkt-dev-name = "at_mdm0";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "adsp";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,iris-fm {
  compatible = "qcom,iris_fm";
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
  };

 wdog: qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <9360>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
  qcom,scandump-size = <0x40000>;
 };

 qcom,chd_silver {
  compatible = "qcom,core-hang-detect";
  label = "silver";
  qcom,threshold-arr = <0xb1880b0 0xb1980b0 0xb1a80b0
   0xb1b80b0>;
  qcom,config-arr = <0xb1880b8 0xb1980b8 0xb1a80b8
   0xb1b80b8>;
 };

 qcom,chd_gold {
  compatible = "qcom,core-hang-detect";
  label = "gold";
  qcom,threshold-arr = <0xb0880b0 0xb0980b0 0xb0a80b0
   0xb0b80b0>;
  qcom,config-arr = <0xb0880b8 0xb0980b8 0xb0a80b8
   0xb0b80b8>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 4>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 12>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;

  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 200>;
  };
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x200000>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x300000>;
   qcom,client-id = <2>;
   label = "modem";
  };

  qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x500000>;
   qcom,client-id = <1>;
   qcom,allocate-boot-time;
   label = "modem";
  };
 };

 jtag_mm0: jtagmm@619c000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619c000 0x1000>;
  reg-names = "etm-base";

  qcom,coresight-jtagmm-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk";
 };

 jtag_mm1: jtagmm@619d000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619d000 0x1000>;
  reg-names = "etm-base";

  qcom,coresight-jtagmm-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk";
 };

 jtag_mm2: jtagmm@619e000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619e000 0x1000>;
  reg-names = "etm-base";

  qcom,coresight-jtagmm-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk";
 };

 jtag_mm3: jtagmm@619f000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x619f000 0x1000>;
  reg-names = "etm-base";

  qcom,coresight-jtagmm-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk";
 };

 jtag_mm4: jtagmm@61bc000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bc000 0x1000>;
  reg-names = "etm-base";

  qcom,coresight-jtagmm-cpu = <&CPU4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk";
 };

 jtag_mm5: jtagmm@61bd000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bd000 0x1000>;
  reg-names = "etm-base";

  qcom,coresight-jtagmm-cpu = <&CPU5>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk";
 };

 jtag_mm6: jtagmm@61be000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61be000 0x1000>;
  reg-names = "etm-base";

  qcom,coresight-jtagmm-cpu = <&CPU6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk";
 };

 jtag_mm7: jtagmm@61bf000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bf000 0x1000>;
  reg-names = "etm-base";

  qcom,coresight-jtagmm-cpu = <&CPU7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk";
 };

  sdcc1_ice: sdcc1ice@7803000 {
  compatible = "qcom,ice";
  reg = <0x7803000 0x8000>;
  interrupt-names = "sdcc_ice_nonsec_level_irq",
      "sdcc_ice_sec_level_irq";
  interrupts = <0 312 0>, <0 313 0>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&clock_gcc 0xfd6a4301>,
    <&clock_gcc 0x0fd5680a>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x691e0caa>;
  qcom,op-freq-hz = <270000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <78 512 0 0>,
   <78 512 1000 0>;
  qcom,bus-vector-names = "MIN", "MAX";
  qcom,instance-type = "sdcc";
 };

 sdhc_1: sdhci@7824900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7824900 0x500>, <0x7824000 0x800>, <0x7824e00 0x200>,
   <0x0119d000 0x4>;
  reg-names = "hc_mem", "core_mem", "cmdq_mem",
    "tlmm_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  sdhc-msm-crypto = <&sdcc1_ice>;
  qcom,bus-width = <8>;

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <2 213>;

  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cmdq-latency-us = <2 213>, <2 213>;

  qcom,pm-qos-legacy-latency-us = <2 213>, <2 213>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
   <78 512 1046 3200>,
   <78 512 52286 160000>,
   <78 512 65360 200000>,
   <78 512 130718 400000>,
   <78 512 130718 400000>,
   <78 512 261438 800000>,
   <78 512 261438 800000>,
   <78 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 400000000 4294967295>;

  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x0fd5680a>;
  clock-names = "iface_clk", "core_clk", "ice_core_clk";
  qcom,ice-clk-rates = <270000000 160000000>;
  qcom,large-address-bus;

  status = "disabled";
 };

 sdhc_2: sdhci@7864900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7864900 0x500>, <0x7864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <2 213>;

  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-legacy-latency-us = <2 213>, <2 213>;

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
   <81 512 1046 3200>,
   <81 512 52286 160000>,
   <81 512 65360 200000>,
   <81 512 130718 400000>,
   <81 512 261438 800000>,
   <81 512 261438 800000>,
   <81 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 4294967295>;

  clocks = <&clock_gcc 0x23d5727f>,
   <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  qcom,large-address-bus;
  status = "disabled";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
 };

 qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-legacy-compute";
  qcom,msm_fastrpc_compute_cb {
   compatible = "qcom,msm-fastrpc-legacy-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_iommu 0x2408 0x7>;
   sids = <0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>;
  };
 };


 ipa_hw: qcom,ipa@07900000 {
  compatible = "qcom,ipa";
  reg = <0x07900000 0x4effc>, <0x07904000 0x26934>;
  reg-names = "ipa-base", "bam-base";
  interrupts = <0 228 0>,
    <0 230 0>;
  interrupt-names = "ipa-irq", "bam-irq";
  qcom,ipa-hw-ver = <6>;
  qcom,ipa-hw-mode = <0>;
  qcom,wan-rx-ring-size = <192>;
  qcom,lan-rx-ring-size = <192>;
  clock-names = "core_clk";
  clocks = <&clock_gcc 0xfa685cda>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
  <90 512 0 0>,
  <90 512 100000 800000>,
  <90 512 100000 1200000>;
  qcom,bus-vector-names = "MIN", "SVS", "PERF";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-loaduC;
  qcom,ipa-advertise-sg-support;
 };

 spmi_bus: qcom,spmi@200f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x200f000 0x1000>,
   <0x2400000 0x800000>,
   <0x2c00000 0x800000>,
   <0x3800000 0x200000>,
   <0x200a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts = <0 190 0>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
 };

 usb3: ssusb@7000000{
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x07000000 0xfc000>,
   <0x0007e000 0x400>;
  reg-names = "core_base",
   "ahb2phy_base";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 136 0>, <0 220 0>, <0 134 0>;
  interrupt-names = "hs_phy_irq", "ss_phy_irq", "pwr_event_irq";

  USB3_GDSC-supply = <&gdsc_usb30>;
  qcom,usb-dbm = <&dbm_1p5>;
  qcom,msm-bus,name = "usb3";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
     <61 512 0 0>,
     <61 512 240000 800000>,
     <61 512 240000 800000>;


  qcom,pm-qos-latency = <2>;

  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;

  clocks = <&clock_gcc 0xb3b4e2cb>,
   <&clock_gcc 0xf7f4b314>,
   <&clock_gcc 0xa800b65a>,
   <&clock_gcc 0xd0b65c92>,
   <&clock_gcc 0xfad488ce>,
   <&clock_gcc 0xccb7e26f>;

  clock-names = "core_clk", "iface_clk", "utmi_clk",
    "sleep_clk", "xo", "cfg_ahb_clk";

  qcom,core-clk-rate = <133333333>;
  qcom,core-clk-rate-hs = <60000000>;

  resets = <&clock_gcc 3>;
  reset-names = "core_reset";

  dwc3@7000000 {
   compatible = "snps,dwc3";
   reg = <0x07000000 0xc8d0>;
   interrupt-parent = <&intc>;
   interrupts = <0 140 0>;
   usb-phy = <&qusb_phy>, <&ssphy>;
   tx-fifo-resize;
   snps,usb3-u1u2-disable;
   snps,is-utmi-l1-suspend;
   snps,usb2-l1-disable;
   snps,hird-threshold = /bits/ 8 <0x0>;
  };

  qcom,usbbam@7104000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x07104000 0x1a934>;
   interrupt-parent = <&intc>;
   interrupts = <0 135 0>;

   qcom,bam-type = <0>;
   qcom,usb-bam-fifo-baseaddr = <0x08605000>;
   qcom,usb-bam-num-pipes = <8>;
   qcom,ignore-core-reset-ack;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-ipa-out-0";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <0>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <1>;
    qcom,src-bam-pipe-index = <1>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };

   qcom,pipe1 {
    label = "ssusb-ipa-in-0";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <1>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };

   qcom,pipe2 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x06044000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <2>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0xe00>;
    qcom,descriptor-fifo-offset = <0xe00>;
    qcom,descriptor-fifo-size = <0x200>;
   };

   qcom,pipe3 {
    label = "ssusb-dpl-ipa-in-1";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <1>;
    qcom,pipe-num = <1>;
    qcom,peer-bam = <1>;
    qcom,dst-bam-pipe-index = <2>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };
  };
 };

 qusb_phy: qusb@79000 {
  compatible = "qcom,qusb2phy";
  reg = <0x079000 0x180>,
   <0x01841030 0x4>,
   <0x0193f020 0x4>;
  reg-names = "qusb_phy_base",
   "ref_clk_addr",
   "tcsr_clamp_dig_n_1p8";

  USB3_GDSC-supply = <&gdsc_usb30>;
  vdd-supply = <&pm8953_l3>;
  vdda18-supply = <&pm8953_l7>;
  vdda33-supply = <&pm8953_l13>;
  qcom,vdd-voltage-level = <0 925000 925000>;

  qcom,qusb-phy-init-seq = <0xf8 0x80
     0xb3 0x84
     0x83 0x88
     0xc0 0x8c
     0x14 0x9c
     0x30 0x08
     0x79 0x0c
     0x21 0x10
     0x00 0x90
     0x9f 0x1c
     0x00 0x18>;
  phy_type= "utmi";
  qcom,phy-clk-scheme = "cml";
  qcom,major-rev = <1>;

  clocks = <&clock_gcc 0xf5304268>,
    <&clock_gcc 0x16e35a90>,
    <&clock_gcc 0xccb7e26f>,
    <&clock_gcc 0xf7f4b314>,
    <&clock_gcc 0xb3b4e2cb>;

  clock-names = "ref_clk_src", "ref_clk", "cfg_ahb_clk",
         "iface_clk", "core_clk";

  resets = <&clock_gcc 0>;
  reset-names = "phy_reset";
 };

 ssphy: ssphy@78000 {
  compatible = "qcom,usb-ssphy-qmp";
  reg = <0x78000 0x9f8>,
        <0x0193f244 0x4>;
  reg-names = "qmp_phy_base",
       "vls_clamp_reg";

  qcom,qmp-phy-init-seq =
     <0xac 0x14 0x00
     0x34 0x08 0x00
     0x174 0x30 0x00
     0x3c 0x06 0x00
     0xb4 0x00 0x00
     0xb8 0x08 0x00
     0x194 0x06 0x3e8
     0x19c 0x01 0x00
     0x178 0x00 0x00
     0xd0 0x82 0x00
     0xdc 0x55 0x00
     0xe0 0x55 0x00
     0xe4 0x03 0x00
     0x78 0x0b 0x00
     0x84 0x16 0x00
     0x90 0x28 0x00
     0x108 0x80 0x00
     0x10c 0x00 0x00
     0x184 0x0a 0x00
     0x4c 0x15 0x00
     0x50 0x34 0x00
     0x54 0x00 0x00
     0xc8 0x00 0x00
     0x18c 0x00 0x00
     0xcc 0x00 0x00
     0x128 0x00 0x00
     0x0c 0x0a 0x00
     0x10 0x01 0x00
     0x1c 0x31 0x00
     0x20 0x01 0x00
     0x14 0x00 0x00
     0x18 0x00 0x00
     0x24 0xde 0x00
     0x28 0x07 0x00
     0x48 0x0f 0x00
     0x70 0x0f 0x00
     0x100 0x80 0x00
     0x440 0x0b 0x00
     0x4d8 0x02 0x00
     0x4dc 0x6c 0x00
     0x4e0 0xbb 0x00
     0x508 0x77 0x00
     0x50c 0x80 0x00
     0x514 0x03 0x00
     0x51c 0x16 0x00
     0x448 0x75 0x00
     0x454 0x00 0x00
     0x40c 0x0a 0x00
     0x41c 0x06 0x00
     0x510 0x00 0x00
     0x268 0x45 0x00
     0x2ac 0x12 0x00
     0x294 0x06 0x00
     0x254 0x00 0x00
     0x8c8 0x83 0x00
     0x8c4 0x02 0x00
     0x8cc 0x09 0x00
     0x8d0 0xa2 0x00
     0x8d4 0x85 0x00
     0x880 0xd1 0x00
     0x884 0x1f 0x00
     0x888 0x47 0x00
     0x80c 0x9f 0x00
     0x824 0x17 0x00
     0x828 0x0f 0x00
     0x8b8 0x75 0x00
     0x8bc 0x13 0x00
     0x8b0 0x86 0x00
     0x8a0 0x04 0x00
     0x88c 0x44 0x00
     0x870 0xe7 0x00
     0x874 0x03 0x00
     0x878 0x40 0x00
     0x87c 0x00 0x00
     0x9d8 0x88 0x00
     0xffffffff 0x00 0x00>;
  qcom,qmp-phy-reg-offset =
    <0x974
    0x8d8
    0x8dc
    0x804
    0x800
    0x808>;

  vdd-supply = <&pm8953_l3>;
  core-supply = <&pm8953_l7>;
  qcom,vdd-voltage-level = <0 925000 925000>;
  qcom,core-voltage-level = <0 1800000 1800000>;
  qcom,vbus-valid-override;

  clocks = <&clock_gcc 0x555d16b2>,
    <&clock_gcc 0x26f8a97a>,
    <&clock_gcc 0xccb7e26f>,
    <&clock_gcc 0xf5304268>,
    <&clock_gcc 0xb85dadfa>;

  clock-names = "aux_clk", "pipe_clk", "cfg_ahb_clk",
         "ref_clk_src", "ref_clk";

  resets = <&clock_gcc 1>,
   <&clock_gcc 2>;

  reset-names = "phy_reset", "phy_phy_reset";
 };

 dbm_1p5: dbm@70f8000 {
  compatible = "qcom,usb-dbm-1p5";
  reg = <0x070f8000 0x300>;
  qcom,reset-ep-after-lpm-resume;
 };

 qcom,mss@4080000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0x04080000 0x100>,
        <0x0194f000 0x010>,
        <0x01950000 0x008>,
        <0x01951000 0x008>,
        <0x04020000 0x040>,
        <0x01871000 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc",
     "rmb_base", "restart_reg";

  interrupts = <0 24 1>;
  vdd_mss-supply = <&pm8953_s1>;
  vdd_cx-supply = <&pm8953_s2_level>;
  vdd_cx-voltage = <384>;
  vdd_mx-supply = <&pm8953_s7_level_ao>;
  vdd_mx-uV = <384>;
  vdd_pll-supply = <&pm8953_l7>;
  qcom,vdd_pll = <1800000>;
  vdd_mss-uV = <384>;

  clocks = <&clock_gcc 0xe97a8354>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
  qcom,proxy-clock-names = "xo";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";

  qcom,pas-id = <5>;
  qcom,pil-mss-memsetup;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,sequential-fw-load;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,qdsp6v56-1-10;
  qcom,reset-clk;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
  qcom,gpio-shutdown-ack = <&smp2pgpio_ssr_smp2p_1_in 7 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  memory-region = <&modem_mem>;
 };

 qcom,lpass@c200000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xc200000 0x00100>;
  interrupts = <0 293 1>;

  vdd_cx-supply = <&pm8953_s2_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;
  qcom,mas-crypto = <&mas_crypto>;

  clocks = <&clock_gcc 0xb72aa4c9>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;
  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,pas-id = <1>;
  qcom,complete-ramdump;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;

  memory-region = <&adsp_fw_mem>;
 };

 qcom,pronto@a21b000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x0a21b000 0x3000>;
  interrupts = <0 149 1>;

  vdd_pronto_pll-supply = <&pm8953_l7>;
  proxy-reg-names = "vdd_pronto_pll";
  vdd_pronto_pll-uV-uA = <1800000 18000>;
  qcom,mas-crypto = <&mas_crypto>;

  clocks = <&clock_gcc 0x89dae6d0>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src = <80000000>;

  qcom,pas-id = <6>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <422>;
  qcom,sysmon-id = <6>;
  qcom,ssctl-instance-id = <0x13>;
  qcom,firmware-name = "wcnss";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
  memory-region = <&wcnss_fw_mem>;
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";
  qcom,mas-crypto = <&mas_crypto>;

  clocks = <&clock_gcc 0xf76a02bb>,
   <&clock_gcc 0x08d778c6>,
   <&clock_gcc 0xcdf4c8f6>,
   <&clock_gcc 0x00d390d2>,
   <&clock_gcc 0x94de4919>,
   <&clock_gcc 0xd4415c9b>,
   <&clock_gcc 0x37a21414>;

  clock-names = "core_clk", "iface_clk", "bus_clk",
    "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";

  qcom,proxy-clock-names = "core_clk", "iface_clk",
     "bus_clk", "scm_core_clk",
     "scm_iface_clk", "scm_bus_clk",
     "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;
  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&venus_mem>;
 };

 qcom,wcnss-wlan@0a000000 {
  compatible = "qcom,wcnss_wlan";
  reg = <0x0a000000 0x280000>,
        <0x0b011008 0x04>,
        <0x0a21b000 0x3000>,
        <0x03204000 0x00000100>,
        <0x03200800 0x00000200>,
        <0x0a100400 0x00000200>,
        <0x0a205050 0x00000200>,
        <0x0a219000 0x00000020>,
        <0x0a080488 0x00000008>,
        <0x0a080fb0 0x00000008>,
        <0x0a08040c 0x00000008>,
        <0x0a0120a8 0x00000008>,
        <0x0a012448 0x00000008>,
        <0x0a080c00 0x00000001>;

  reg-names = "wcnss_mmio", "wcnss_fiq",
       "pronto_phy_base", "riva_phy_base",
       "riva_ccu_base", "pronto_a2xb_base",
       "pronto_ccpu_base", "pronto_saw2_base",
       "wlan_tx_phy_aborts","wlan_brdg_err_source",
       "wlan_tx_status", "alarms_txctl",
       "alarms_tactl", "pronto_mcu_base";

  interrupts = <0 145 0 0 146 0>;
  interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

  qcom,pronto-vddmx-supply = <&pm8953_s7_level_ao>;
  qcom,pronto-vddcx-supply = <&pm8953_s2_level>;
  qcom,pronto-vddpx-supply = <&pm8953_l5>;
  qcom,iris-vddxo-supply = <&pm8953_l7>;
  qcom,iris-vddrfa-supply = <&pm8953_l19>;
  qcom,iris-vddpa-supply = <&pm8953_l9>;
  qcom,iris-vdddig-supply = <&pm8953_l5>;

  qcom,iris-vddxo-voltage-level = <1800000 0 1800000>;
  qcom,iris-vddrfa-voltage-level = <1300000 0 1300000>;
  qcom,iris-vddpa-voltage-level = <3300000 0 3300000>;
  qcom,iris-vdddig-voltage-level = <1800000 0 1800000>;

  qcom,vddmx-voltage-level = <384
     0
     384>;
  qcom,vddcx-voltage-level = <256
     0
     384>;
  qcom,vddpx-voltage-level = <1800000 0 1800000>;

  qcom,iris-vddxo-current = <10000>;
  qcom,iris-vddrfa-current = <100000>;
  qcom,iris-vddpa-current = <515000>;
  qcom,iris-vdddig-current = <10000>;

  qcom,pronto-vddmx-current = <0>;
  qcom,pronto-vddcx-current = <0>;
  qcom,pronto-vddpx-current = <0>;

  pinctrl-names = "wcnss_default", "wcnss_sleep",
    "wcnss_gpio_default";
  pinctrl-0 = <&wcnss_default>;
  pinctrl-1 = <&wcnss_sleep>;
  pinctrl-2 = <&wcnss_gpio_default>;

  gpios = <&tlmm 76 0>, <&tlmm 77 0>, <&tlmm 78 0>,
   <&tlmm 79 0>, <&tlmm 80 0>;

  clocks = <&clock_gcc 0x0116b76f>,
    <&clock_gcc 0x24a30992>,
    <&clock_debug 0x8121ac15>,
    <&clock_gcc 0x709f430b>;

  clock-names = "xo", "rf_clk", "measure", "wcnss_debug";

  qcom,has-autodetect-xo;
  qcom,is-pronto-v3;
  qcom,has-pronto-hw;
  qcom,has-vsys-adc-channel;
  qcom,has-a2xb-split-reg;
  qcom,wcnss-adc_tm = <&pm8953_adc_tm>;
 };

 ssc_sensors: qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
  status = "ok";
 };

};

# 1 "arch/arm64/boot/dts/qcom/pm8953-rpm-regulator.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/pm8953-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-clk0 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "clk0";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  status = "disabled";

  regulator-clk0 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "rpm_apc";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 2236 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8953.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/pm8953.dtsi"
&spmi_bus {

 qcom,pm8953@0 {
  compatible = "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8953_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0 0>,
    <0x0 0x8 0x1 0>,
    <0x0 0x8 0x4 0>,
    <0x0 0x8 0x5 0>;
   interrupt-names = "kpdpwr", "resin",
    "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;
   qcom,store-hard-reset-reason;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm8953_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0 1>;
   label = "pm8953_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8953_vadc>;
   #thermal-sensor-cells = <0>;
  };

  pm8953_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  pm8953_mpps: mpps {
   compatible = "qcom,spmi-mpp";
   reg = <0xa000 0x400>;

   interrupts = <0x0 0xa0 0 0>,
    <0x0 0xa1 0 0>,
    <0x0 0xa2 0 0>,
    <0x0 0xa3 0 0>;
   interrupt-names = "pm8953_mpp1", "pm8953_mpp2",
     "pm8953_mpp3", "pm8953_mpp4";

   gpio-controller;
   #gpio-cells = <2>;

   case_therm {
    cas_therm_default: cas_therm_default {
     pins = "mpp4";
     function = "analog";
     input-enable;
     qcom,amux-route = <3>;
    };
   };

   pa_therm1 {
    pa_therm1_default: pa_therm1_default {
     pins = "mpp2";
     function = "analog";
     input-enable;
     qcom,amux-route = <1>;
    };
   };
  };

  pm8953_gpios: gpios {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0x800>;

   interrupts = <0x0 0xc0 0 0>,
    <0x0 0xc1 0 0>,
    <0x0 0xc3 0 0>,
    <0x0 0xc4 0 0>,
    <0x0 0xc6 0 0>,
    <0x0 0xc7 0 0>;
   interrupt-names = "pm8953_gpio1", "pm8953_gpio2",
     "pm8953_gpio4", "pm8953_gpio5",
     "pm8953_gpio7", "pm8953_gpio8";

   gpio-controller;
   #gpio-cells = <2>;
   qcom,gpios-disallowed = <3 6>;
  };

  pm8953_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   #thermal-sensor-cells = <1>;
   pinctrl-names = "default";
   pinctrl-0 = <&pa_therm1_default &cas_therm_default>;

   chan@5 {
    label = "vcoin";
    reg = <5>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@7 {
    label = "vph_pwr";
    reg = <7>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@c {
    label = "ref_buf_625mv";
    reg = <0xc>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@36 {
    label = "pa_therm0";
    reg = <0x36>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@11 {
    label = "pa_therm1";
    reg = <0x11>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };


   chan@32 {
    label = "xo_therm";
    reg = <0x32>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@3c {
    label = "xo_therm_buf";
    reg = <0x3c>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };
   chan@13 {
    label = "case_therm";
    reg = <0x13>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };
  };

  pm8953_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0 1>,
     <0x0 0x34 0x3 1>,
     <0x0 0x34 0x4 1>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8953_vadc>;
   #thermal-sensor-cells = <1>;

   chan@36 {
    label = "pa_therm0";
    reg = <0x36>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,decimation = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,btm-channel-number = <0x48>;
    qcom,fast-avg-setup = <0>;
    qcom,thermal-node;
   };

   chan@32 {
    label = "xo_therm";
    reg = <0x32>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,decimation = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,btm-channel-number = <0x68>;
    qcom,fast-avg-setup = <0>;
    qcom,thermal-node;
   };
  };

  pm8953_rtc: qcom,pm8953_rtc {
   spmi-dev-container;
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8953_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };

   qcom,pm8953_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1 0>;
   };
  };

  pm8953_typec: qcom,pm8953_typec@bf00 {
   compatible = "qcom,qpnp-typec";
   reg = <0xbf00 0x100>;
   interrupts = <0x0 0xbf 0x0 1>,
     <0x0 0xbf 0x1 1>,
     <0x0 0xbf 0x2 1>,
     <0x0 0xbf 0x3 1>,
     <0x0 0xbf 0x4 1>,
     <0x0 0xbf 0x6 1>,
     <0x0 0xbf 0x7 1>;

   interrupt-names = "vrd-change",
      "ufp-detect",
      "ufp-detach",
      "dfp-detect",
      "dfp-detach",
      "vbus-err",
      "vconn-oc";
  };
 };

 pm8953_1: qcom,pm8953@1 {
  compatible = "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8953_pwm: qcom,pwms@bc00 {
   status = "disabled";
   compatible = "qcom,pwm-lpg";
   reg = <0xbc00 0x100>;
   reg-names = "lpg-base";
   #pwm-cells = <2>;
  };
 };
};

&thermal_zones {
 xo-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm8953_adc_tm 0x32>;
  thermal-governor = "user_space";
  wake-capable-sensor;

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 xo-therm-buf-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm8953_vadc 0x3c>;
  thermal-governor = "user_space";
  wake-capable-sensor;

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 pm8953_tz {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm8953_tz>;
  wake-capable-sensor;

  trips {
   pm8953_trip0: pm8953-trip0 {
    temperature = <105000>;
    hysteresis = <0>;
    type = "passive";
   };
   pm8953_trip1: pm8953-trip1 {
    temperature = <125000>;
    hysteresis = <0>;
    type = "passive";
   };
   pm8953_trip2: pm8953-trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };
};
# 2237 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-regulator.dtsi" 1
# 16 "arch/arm64/boot/dts/qcom/msm8953-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  status = "okay";
  pm8953_s1: regulator-s1 {
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,use-voltage-level;
   status = "okay";
  };
 };


 rpm-regulator-smpa2 {
  status = "okay";
  pm8953_s2_level: regulator-s2-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s2_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,use-voltage-level;
  };

  pm8953_s2_floor_level: regulator-s2-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s2_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  pm8953_s2_level_ao: regulator-s2-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s2_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,use-voltage-level;
  };

  cx_cdev: regulator-cx-cdev {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&pm8953_s2_floor_level>;
   regulator-levels = <256
     16>;
   #cooling-cells = <2>;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8953_s3: regulator-s3 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8953_s4: regulator-s4 {
   regulator-min-microvolt = <1900000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <1900000>;
   status = "okay";
  };
 };


 rpm-regulator-smpa7 {
  status = "okay";
  pm8953_s7_level: regulator-s7-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s7_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,init-voltage-level =
     <16>;
   qcom,use-voltage-level;
   qcom,always-send-voltage;
  };

  pm8953_s7_level_ao: regulator-s7-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s7_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,use-voltage-level;
   qcom,always-send-voltage;
  };

  pm8953_s7_level_so: regulator-s7-level-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_s7_level_so";
   qcom,set = <2>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <384>;
   qcom,init-voltage-level =
     <16>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm8953_l1: regulator-l1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1100000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8953_l2: regulator-l2 {
   regulator-min-microvolt = <975000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <975000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  pm8953_l3: regulator-l3 {
   regulator-min-microvolt = <925000>;
   regulator-max-microvolt = <925000>;
   qcom,init-voltage = <925000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8953_l5: regulator-l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8953_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8953_l7: regulator-l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1900000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };

  pm8953_l7_ao: regulator-l7-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8953_l7_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1900000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8953_l8: regulator-l8 {
   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2900000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8953_l9: regulator-l9 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8953_l10: regulator-l10 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8953_l11: regulator-l11 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8953_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8953_l13: regulator-l13 {
   regulator-min-microvolt = <3125000>;
   regulator-max-microvolt = <3125000>;
   qcom,init-voltage = <3125000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8953_l16: regulator-l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8953_l17: regulator-l17 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm8953_l19: regulator-l19 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1350000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8953_l22: regulator-l22 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8953_l23: regulator-l23 {
   regulator-min-microvolt = <975000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <975000>;
   status = "okay";
  };
 };
};

&spmi_bus {
 qcom,pm8953@1 {

  pm8953_s5: spm-regulator@2000 {
   compatible = "qcom,spm-regulator";
   reg = <0x2000 0x100>;
   regulator-name = "pm8953_s5";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1140000>;

   pm8953_s5_limit: avs-limit-regulator {
    regulator-name = "pm8953_s5_avs_limit";
    regulator-min-microvolt = <400000>;
    regulator-max-microvolt = <1140000>;
   };
  };
 };
};

&soc {
 apc_mem_acc_vreg: regulator@19461d4 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x019461d4 0x4>, <0x019461d8 0x4>;
  reg-names = "acc-sel-l1", "acc-sel-l2";
  regulator-name = "apc_mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <2>;

  qcom,corner-acc-map = <0x1 0x0>;
  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <1>;
  qcom,acc-sel-l2-bit-pos = <0>;
  qcom,acc-sel-l2-bit-size = <1>;
 };

 apc_cpr: cpr4-ctrl@b018000 {
  compatible = "qcom,cpr4-msm8953-apss-regulator";
  reg = <0xb018000 0x4000>, <0xa4000 0x1000>;
  reg-names = "cpr_ctrl", "fuse_base";
  interrupts = <0 15 1>;
  interrupt-names = "cpr";

  qcom,cpr-ctrl-name = "apc";

  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-step-quot-init-min = <12>;
  qcom,cpr-step-quot-init-max = <14>;
  qcom,cpr-count-mode = <0>;
  qcom,cpr-count-repeat = <14>;
  qcom,cpr-down-error-step-limit = <1>;
  qcom,cpr-up-error-step-limit = <1>;

  qcom,apm-ctrl = <&apc_apm>;
  qcom,apm-threshold-voltage = <850000>;
  qcom,apm-hysteresis-voltage = <5000>;

  vdd-supply = <&pm8953_s5>;
  qcom,voltage-step = <5000>;
  vdd-limit-supply = <&pm8953_s5_limit>;
  mem-acc-supply = <&apc_mem_acc_vreg>;

  qcom,cpr-enable;
  qcom,cpr-hw-closed-loop;

  qcom,cpr-panic-reg-addr-list =
   <0xb1d2c18 0xb1d2900 0x0b1112b0 0xb018798>;
  qcom,cpr-panic-reg-name-list =
   "CCI_SAW4_PMIC_STS", "CCI_SAW4_VCTL",
   "APCS_ALIAS0_APM_CTLER_STATUS",
   "APCS0_CPR_CORE_ADJ_MODE_REG";


  qcom,cpr-aging-ref-voltage = <990000>;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <2>;
   qcom,cpr-up-threshold = <2>;
   qcom,cpr-down-threshold = <1>;

   apc_vreg: regulator {
    regulator-name = "apc_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <9>;

    qcom,cpr-fuse-corners = <4>;
    qcom,cpr-fuse-combos = <64>;
    qcom,cpr-speed-bins = <8>;
    qcom,cpr-speed-bin-corners =
     <9 0 7 0 0 0 7 9>;
    qcom,cpr-corners =

     <9 9 9 9 9 9 9 9>,


     <0 0 0 0 0 0 0 0>,


     <7 7 7 7 7 7 7 7>,


     <0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0>,


     <7 7 7 7 7 7 7 7>,


     <9 9 9 9 9 9 9 9>;

    qcom,cpr-corner-fmax-map =

     <1 2 4 9>,


     <0 0 0 0>,


     <1 2 4 7>,


     <0 0 0 0>,
     <0 0 0 0>,
     <0 0 0 0>,


     <1 2 4 7>,


     <1 2 4 9>;

    qcom,cpr-voltage-ceiling =

     <715000 790000 860000 865000 920000
      990000 1065000 1065000 1065000>,


     <715000 790000 860000 865000 920000
      990000 1065000>,


     <715000 790000 860000 865000 920000
      990000 1065000>,


     <715000 790000 860000 865000 920000
      990000 1065000 1065000 1065000>;

    qcom,cpr-voltage-floor =

     <500000 500000 500000 500000 500000
      500000 500000 500000 500000>,


     <500000 500000 500000 500000 500000
      500000 500000>,


     <500000 500000 500000 500000 500000
      500000 500000>,


     <500000 500000 500000 500000 500000
      500000 500000 500000 500000>;

    qcom,cpr-floor-to-ceiling-max-range =

      < 0 0 0 0 0
           0 0 0 0>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,


      < 0 0 0 0 0
           0 0>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,


      < 0 0 0 0 0
           0 0>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000>,


      < 0 0 0 0 0
           0 0 0 0>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>,
      <50000 50000 50000 50000 50000
       50000 50000 50000 50000>;

    qcom,cpr-misc-fuse-voltage-adjustment =

     < 0 0 0 0 0
          0 0 0 0>,
     < 0 0 30000 0 0
          0 0 0 0>,


     < 0 0 0 0 0
          0 0>,
     < 0 0 30000 0 0
          0 0>,


     < 0 0 0 0 0
          0 0>,
     < 0 0 30000 0 0
          0 0>,


     < 0 0 0 0 0
          0 0 0 0>,
     < 0 0 30000 0 0
          0 0 0 0>;

    qcom,mem-acc-voltage =

     <1 1 2 2 2 2 2 2 2>,


     <1 1 2 2 2 2 2>,


     <1 1 2 2 2 2 2>,


     <1 1 2 2 2 2 2 2 2>;

    qcom,corner-frequencies =

     <652800000 1036800000 1401600000
     1689600000 1804800000 1958400000
     2016000000 2150400000 2208000000>,


     <652800000 1036800000 1401600000
     1689600000 1804800000 1958400000
     2016000000>,


     <652800000 1036800000 1401600000
     1689600000 1804800000 1958400000
     2016000000>,


     <652800000 1036800000 1401600000
     1689600000 1804800000 1958400000
     2016000000 2150400000 2208000000>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =

     < 0 0 0 0>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 25000 0 5000 40000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;

    qcom,cpr-closed-loop-voltage-fuse-adjustment =

     < 0 0 0 0>,
     < 10000 (-15000) 0 25000>,
     < 10000 (-15000) 0 25000>,
     <(-5000) (-30000) (-15000) 10000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 10000 (-15000) 0 25000>,
     < 10000 (-15000) 0 25000>,
     <(-5000) (-30000) (-15000) 10000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 10000 (-15000) 0 25000>,
     < 10000 (-15000) 0 25000>,
     <(-5000) (-30000) (-15000) 10000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,


     < 0 0 0 0>,
     < 10000 (-15000) 0 25000>,
     < 10000 (-15000) 0 25000>,
     <(-5000) (-30000) (-15000) 10000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;

    qcom,cpr-ro-scaling-factor =
          <3610 3790 0 2200 2450 2310 2170 2210
           2330 2210 2470 2340 780 2700 2450 2090>,
          <3610 3790 0 2200 2450 2310 2170 2210
           2330 2210 2470 2340 780 2700 2450 2090>,
          <3610 3790 0 2200 2450 2310 2170 2210
           2330 2210 2470 2340 780 2700 2450 2090>,
          <3610 3790 0 2200 2450 2310 2170 2210
           2330 2210 2470 2340 780 2700 2450 2090>;

    qcom,allow-voltage-interpolation;
    qcom,allow-quotient-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;

    qcom,cpr-aging-max-voltage-adjustment = <15000>;
    qcom,cpr-aging-ref-corner = <6>;
    qcom,cpr-aging-ro-scaling-factor = <2800>;
    qcom,allow-aging-voltage-adjustment =

     <0 0 0 1 1 1 1 1>,


     <0 0 0 0 0 0 0 0>,


     <0 0 0 1 1 1 1 1>,


     <0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0>,


     <0 0 0 1 1 1 1 1>,


     <0 0 0 1 1 1 1 1>;
   };
  };
 };

 gfx_mem_acc: regulator@194415c {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x0194415c 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "gfx_mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <2>;

  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <1>;
  qcom,corner-acc-map = <0x1 0x0>;
 };

 gfx_vreg_corner: ldo@185f000 {
  compatible = "qcom,msm8953-gfx-ldo";
  reg = <0x0185f000 0x30>, <0xa4000 0x1000>;
  reg-names = "ldo_addr", "efuse_addr";

  regulator-name = "msm_gfx_ldo";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;

  qcom,ldo-voltage-ceiling = <620000 680000 750000>;
  qcom,ldo-voltage-floor = <510000 510000 600000>;

  qcom,num-corners = <7>;
  qcom,num-ldo-corners = <3>;
  qcom,ldo-enable-corner-map = <1 1 1 0 0 0 0>;
  qcom,init-corner = <4>;

  vdd-cx-supply = <&pm8953_s2_level>;
  qcom,vdd-cx-corner-map = <64>,
     <64>,
     <128>,
     <192>,
     <256>,
     <320>,
     <384>;

  mem-acc-supply = <&gfx_mem_acc>;
  qcom,mem-acc-corner-map = <1 1 1 2 2 2 2>;
  qcom,ldo-init-voltage-adjustment = <35000 25000 0>;
 };

 eldo2_8953: eldo2 {
  compatible = "regulator-fixed";
  regulator-name = "eldo2_8953";
  startup-delay-us = <0>;
  enable-active-high;
  gpio = <&tlmm 50 0>;
  regulator-always-on;
 };

 adv_vreg: adv_vreg {
  compatible = "regulator-fixed";
  regulator-name = "adv_vreg";
  startup-delay-us = <400>;
  enable-active-high;
  gpio = <&pm8953_gpios 5 0>;
 };
};
# 2238 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-gdsc-8916.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_vfe1: qcom,gdsc@185806c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe1";
  reg = <0x185806c 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@1858078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0x1858078 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };

 gdsc_oxili_cx: qcom,gdsc@185904c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_cx";
  reg = <0x185904c 0x4>;
  status = "disabled";
 };

 gdsc_usb30: qcom,gdsc@183f078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0x183f078 0x4>;
  status = "disabled";
 };
};
# 2239 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-thermal.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-thermal.dtsi"
# 1 "include/dt-bindings/thermal/thermal.h" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-thermal.dtsi" 2

&soc {
 qmi-tmd-devices {
  compatible = "qcom,qmi_cooling_devices";

  modem {
   qcom,instance-id = <0x0>;

   modem_pa: modem_pa {
    qcom,qmi-dev-name = "pa";
    #cooling-cells = <2>;
   };

   modem_proc: modem_proc {
    qcom,qmi-dev-name = "modem";
    #cooling-cells = <2>;
   };

   modem_current: modem_current {
    qcom,qmi-dev-name = "modem_current";
    #cooling-cells = <2>;
   };

   modem_vdd: modem_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };
 };
};

&thermal_zones {
 mdm-core-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 1>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 qdsp-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 2>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 camera-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 3>;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc1-cpu0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc1-cpu1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 5>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc1-cpu2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 6>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc1-cpu3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc1-l2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 8>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc0-cpu0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc0-cpu1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 10>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc0-cpu2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 11>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc0-cpu3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 12>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 apc0-l2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 13>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpu0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 14>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpu1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 15>;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 case-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm8953_vadc 0x13>;
  thermal-governor = "user_space";

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpu1-step {
  polling-delay-passive = <250>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 15>;
  thermal-governor = "step_wise";
  trips {
   gpu_trip0: gpu-trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
  cooling-maps {
   gpu_cdev0 {
    trip = <&gpu_trip0>;
    cooling-device =
     <&msm_gpu (~0)
      (~0)>;
   };
  };
 };

 deca-cpu-max-step {
  polling-delay-passive = <50>;
  polling-delay = <100>;
  thermal-governor = "step_wise";
  trips {
   cpu_trip:cpu-trip {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU0 (~0)
      (((~0) - 1)-1)>;
   };
   cpu1_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU1 (~0)
      (((~0) - 1)-1)>;
   };
   cpu2_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU2 (~0)
      (((~0) - 1)-1)>;
   };
   cpu3_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU3 (~0)
      (((~0) - 1)-1)>;
   };
   cpu4_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU4 (~0)
      (((~0) - 1)-1)>;
   };
   cpu5_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU5 (~0)
      (((~0) - 1)-1)>;
   };
   cpu6_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU6 (~0)
      (((~0) - 1)-1)>;
   };
   cpu7_cdev {
    trip = <&cpu_trip>;
    cooling-device =
     <&CPU7 (~0)
      (((~0) - 1)-1)>;
   };
  };
 };

 pop-mem-step {
  polling-delay-passive = <250>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 2>;
  thermal-governor = "step_wise";
  trips {
   pop_trip: pop-trip {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
  cooling-maps {
   pop_cdev0 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU0 (~0)
      (((~0) - 1)-1)>;
   };
   pop_cdev1 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU1 (~0)
      (((~0) - 1)-1)>;
   };
   pop_cdev2 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU2 (~0)
      (((~0) - 1)-1)>;
   };
   pop_cdev3 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU3 (~0)
      (((~0) - 1)-1)>;
   };
   pop_cdev4 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU4 (~0)
      (((~0) - 1)-1)>;
   };
   pop_cdev5 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU5 (~0)
      (((~0) - 1)-1)>;
   };
   pop_cdev6 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU6 (~0)
      (((~0) - 1)-1)>;
   };
   pop_cdev7 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU7 (~0)
      (((~0) - 1)-1)>;
   };
  };
 };

 apc1-cpu0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "step_wise";
  trips {
   apc1_cpu0_trip: apc1-cpu0-trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu4_cdev {
    trip = <&apc1_cpu0_trip>;
    cooling-device =
     <&CPU4 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 apc1-cpu1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 5>;
  thermal-governor = "step_wise";
  trips {
   apc1_cpu1_trip: apc1-cpu1-trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu5_cdev {
    trip = <&apc1_cpu1_trip>;
    cooling-device =
     <&CPU5 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 apc1-cpu2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 6>;
  thermal-governor = "step_wise";
  trips {
   apc1_cpu2_trip: apc1-cpu2-trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu6_cdev {
    trip = <&apc1_cpu2_trip>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 apc1-cpu3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  thermal-governor = "step_wise";
  trips {
   apc1_cpu3_trip: apc1-cpu3-trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu7_cdev {
    trip = <&apc1_cpu3_trip>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 apc0-cpu0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "step_wise";
  trips {
   apc0_cpu0_trip: apc0-cpu0-trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&apc0_cpu0_trip>;
    cooling-device =
     <&CPU0 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 apc0-cpu1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 10>;
  thermal-governor = "step_wise";
  trips {
   apc0_cpu1_trip: apc0-cpu1-trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu1_cdev {
    trip = <&apc0_cpu1_trip>;
    cooling-device =
     <&CPU1 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 apc0-cpu2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 11>;
  thermal-governor = "step_wise";
  trips {
   apc0_cpu2_trip: apc0-cpu2-trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu2_cdev {
    trip = <&apc0_cpu2_trip>;
    cooling-device =
     <&CPU2 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 apc0-cpu3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 12>;
  thermal-governor = "step_wise";
  trips {
   apc0_cpu3_trip: apc0-cpu3-trip {
    temperature = <105000>;
    hysteresis = <15000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu3_cdev {
    trip = <&apc0_cpu3_trip>;
    cooling-device =
     <&CPU3 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 mdm-core-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 1>;
  tracks-low;
  trips {
   mdm_core_trip: mdm-core-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 qdsp-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 2>;
  tracks-low;
  trips {
   qdsp_trip: qdsp-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&qdsp_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&qdsp_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&qdsp_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&qdsp_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 camera-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 3>;
  tracks-low;
  trips {
   camera_trip: camera-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 apc1-cpu0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 4>;
  tracks-low;
  trips {
   cpu4_trip: apc1-cpu0-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&cpu4_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&cpu4_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&cpu4_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu4_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 apc1-cpu1-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 5>;
  tracks-low;
  trips {
   cpu5_trip: apc1-cpu0-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&cpu5_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&cpu5_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&cpu5_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu5_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 apc1-cpu2-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 6>;
  tracks-low;
  trips {
   cpu6_trip: apc1-cpu2-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&cpu6_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&cpu6_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&cpu6_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu6_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 apc1-cpu3-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 7>;
  tracks-low;
  trips {
   cpu7_trip: apc1-cpu3-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&cpu7_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&cpu7_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&cpu7_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu7_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 apc1-l2-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 8>;
  tracks-low;
  trips {
   apc1_l2_trip: apc1-l2-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&apc1_l2_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&apc1_l2_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&apc1_l2_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&apc1_l2_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 apc0-cpu0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 9>;
  tracks-low;
  trips {
   cpu0_trip: apc0-cpu0-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&cpu0_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&cpu0_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&cpu0_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu0_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 apc0-cpu1-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 10>;
  tracks-low;
  trips {
   cpu1_trip: apc0-cpu1-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&cpu1_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&cpu1_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&cpu1_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu1_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 apc0-cpu2-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 11>;
  tracks-low;
  trips {
   cpu2_trip: apc0-cpu2-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&cpu2_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&cpu2_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&cpu2_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu2_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 apc0-cpu3-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 12>;
  tracks-low;
  trips {
   cpu3_trip: apc0-cpu3-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&cpu3_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&cpu3_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&cpu3_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu3_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 apc0-l2-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 13>;
  tracks-low;
  trips {
   apc0_l2_trip: apc0-l2-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&apc0_l2_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&apc0_l2_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&apc0_l2_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&apc0_l2_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 gpu0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 14>;
  tracks-low;
  trips {
   gpu0_trip: gpu0-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&gpu0_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&gpu0_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&gpu0_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&gpu0_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 gpu1-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 15>;
  tracks-low;
  trips {
   gpu1_trip: gpu1-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&gpu1_trip>;
    cooling-device = <&CPU0 (((~0) - 1) - 4)
      (((~0) - 1) - 4)>;
   };
   gpu_vdd_cdev {
    trip = <&gpu1_trip>;
    cooling-device = <&msm_gpu 2 2>;
   };
   cx_vdd_cdev {
    trip = <&gpu1_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&gpu1_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
  };
 };

 pa-therm0 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm8953_adc_tm 0x36>;
  thermal-governor = "user_space";

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 case-therm-step {
  polling-delay-passive = <2000>;
  polling-delay = <0>;
  thermal-sensors = <&pm8953_vadc 0x13>;
  thermal-governor = "step_wise";

  trips {
   cpus_trip: cpus-trip {
    temperature = <43000>;
    hysteresis = <0>;
    type = "passive";
   };
   modem_trip0: modem-trip0 {
    temperature = <45000>;
    hysteresis = <2000>;
    type = "passive";
   };
   modem_trip1: modem-trip1 {
    temperature = <48000>;
    hysteresis = <3000>;
    type = "passive";
   };
   modem_trip2: modem-trip2 {
    temperature = <54000>;
    hysteresis = <4000>;
    type = "passive";
   };
  };

  cooling-maps {
   skin_cpu0 {
    trip = <&cpus_trip>;

    cooling-device = <&CPU0 (~0) 3>;
   };
   skin_cpu1 {
    trip = <&cpus_trip>;
    cooling-device = <&CPU1 (~0) 3>;
   };
   skin_cpu2 {
    trip = <&cpus_trip>;
    cooling-device = <&CPU2 (~0) 3>;
   };
   skin_cpu3 {
    trip = <&cpus_trip>;
    cooling-device = <&CPU3 (~0) 3>;
   };
   skin_cpu4 {
    trip = <&cpus_trip>;
    cooling-device = <&CPU4 (~0) 3>;
   };
   skin_cpu5 {
    trip = <&cpus_trip>;
    cooling-device = <&CPU5 (~0) 3>;
   };
   skin_cpu6 {
    trip = <&cpus_trip>;
    cooling-device = <&CPU6 (~0) 3>;
   };
   skin_cpu7 {
    trip = <&cpus_trip>;
    cooling-device = <&CPU7 (~0) 3>;
   };
   modem_lvl1 {
    trip = <&modem_trip1>;
    cooling-device = <&modem_pa 2 2>;
   };
   modem_lvl2 {
    trip = <&modem_trip2>;
    cooling-device = <&modem_pa 3 3>;
   };
   modem_proc_lvl1 {
    trip = <&modem_trip0>;
    cooling-device = <&modem_proc 1 1>;
   };
   modem_proc_lvl2 {
    trip = <&modem_trip2>;
    cooling-device = <&modem_proc 3 3>;
   };
  };
 };
};
# 2240 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-camera.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-camera.dtsi"
&soc {
 qcom,msm-cam@1b00000 {
  compatible = "qcom,msm-cam";
  reg = <0x1b00000 0x40000>;
  reg-names = "msm-cam";
  status = "ok";
  bus-vectors = "suspend", "svs", "nominal", "turbo";
  qcom,bus-votes = <0 320000000 640000000 640000000>;
 };

 qcom,csiphy@1b34000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x1b34000 0x1000>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0>;
 };

 qcom,csiphy@1b35000 {
  status = "ok";
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x1b35000 0x1000>,
   <0x1b00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x7c0fe23a>,
   <&clock_gcc 0x4d26438f>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0>;
 };

 qcom,csiphy@1b36000 {
  status = "ok";
  cell-index = <2>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x1b36000 0x1000>,
   <0x1b00040 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 315 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x62ffea9c>,
   <&clock_gcc 0xe768898c>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0>;
 };

 qcom,csid@1b30000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,csid-v3.5.1", "qcom,csid";
  reg = <0x1b30000 0x400>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1225000>;
  qcom,mipi-csi-vdd-supply = <&pm8953_s3>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi0_phy_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0 0>;
 };

 qcom,csid@1b30400 {
  status = "ok";
  cell-index = <1>;
  compatible = "qcom,csid-v3.5.1", "qcom,csid";
  reg = <0x1b30400 0x400>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1225000>;
  qcom,mipi-csi-vdd-supply = <&pm8953_s3>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi1_phy_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0 0>;
 };

 qcom,csid@1b30800 {
  status = "ok";
  cell-index = <2>;
  compatible = "qcom,csid-v3.5.1", "qcom,csid";
  reg = <0x1b30800 0x400>;
  reg-names = "csid";
  interrupts = <0 153 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1225000>;
  qcom,mipi-csi-vdd-supply = <&pm8953_s3>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xf3f25940>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xbeeffbcd>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi2_phy_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0 0>;
 };

 qcom,ispif@1b31000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x1b31000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  vfe0-vdd-supply = <&gdsc_vfe>;
  vfe1-vdd-supply = <&gdsc_vfe1>;
  qcom,vdd-names = "vfe0-vdd", "vfe1-vdd";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4e357366>,
   <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xb1ef6e8b>;
  clock-names = "ispif_ahb_clk",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "camss_ahb_src",
   "csi0_src_clk", "csi0_clk",
   "csi0_rdi_clk", "csi0_pix_clk",
   "csi1_src_clk", "csi1_clk",
   "csi1_rdi_clk", "csi1_pix_clk",
   "csi2_src_clk", "csi2_clk",
   "csi2_rdi_clk", "csi2_pix_clk",
   "vfe0_clk_src", "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk", "vfe1_clk_src",
   "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
  qcom,clock-rates = <61540000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   0 0 0
   0 0 0>;
  qcom,clock-cntl-support;
  qcom,clock-control = "SET_RATE","NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE", "SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE";
 };

 vfe0: qcom,vfe0@1b10000 {
  cell-index = <0>;
  compatible = "qcom,vfe40";
  reg = <0x1b10000 0x1000>,
   <0x1b40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0x3c0a858f>;
  clock-names = "camss_top_ahb_clk", "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk",
   "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "iface_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8
   0x2dc 0x2e0>;
  qos-settings = <0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x988 0x98c 0x990 0x994 0x998
   0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0
   0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
  ds-settings = <0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0x00000110>;
  max-clk-nominal = <465000000>;
  max-clk-turbo = <465000000>;
 };

 vfe1: qcom,vfe1@1b14000 {
  cell-index = <1>;
  compatible = "qcom,vfe40";
  reg = <0x1b14000 0x1000>,
   <0x1ba0000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 29 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe1>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e357366>,
   <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xb1ef6e8b>,
   <&clock_gcc 0x634a738a>,
   <&clock_gcc 0xaf7463b3>,
   <&clock_gcc 0x3c0a858f>;
  clock-names = "camss_top_ahb_clk" , "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk",
   "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "iface_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8
   0x2dc 0x2e0>;
  qos-settings = <0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x988 0x98c 0x990 0x994 0x998
   0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0
   0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
  ds-settings = <0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0x00000110>;
  max-clk-nominal = <465000000>;
  max-clk-turbo = <465000000>;
 };

 qcom,adsp {
  status = "disabled";
  compatible = "adsp-shmem-device";
  memory-region = <&adsp_shmem_device_mem>;
 };

 qcom,vfe {
  compatible = "qcom,vfe";
  num_child = <2>;
 };

 qcom,cam_smmu {
  status = "ok";
  compatible = "qcom,msm-cam-smmu";
  msm_cam_smmu_cb1: msm_cam_smmu_cb1 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_iommu 0x400 0x00>,
    <&apps_iommu 0x2800 0x00>;
   label = "vfe";
   qcom,scratch-buf-support;
  };

  msm_cam_smmu_cb3: msm_cam_smmu_cb3 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_iommu 0x1c00 0x00>;
   label = "cpp";
  };

  msm_cam_smmu_cb4: msm_cam_smmu_cb4 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_iommu 0x1800 0x00>;
   label = "jpeg_enc0";
  };
 };

 qcom,jpeg@1b1c000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x1b1c000 0x400>,
   <0x1b60000 0xc30>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  qcom,vdd-names = "vdd";
  clock-names = "core_clk", "iface_clk", "bus_clk0",
   "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3bfa7603>,
   <&clock_gcc 0x3e278896>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>;
  qcom,clock-rates = <266670000 0 0 0 0>;
  qcom,qos-reg-settings = <0x28 0x0000555e>,
   <0xc8 0x00005555>;
  qcom,vbif-reg-settings = <0xc0 0x10101000>,
   <0xb0 0x10100010>;
  qcom,msm-bus,name = "msm_camera_jpeg0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 800000 800000>;
 };

 qcom,irqrouter@1b00000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0x1b00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@1b04000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x1b04000 0x100>,
   <0x1b80000 0x200>,
   <0x1b18000 0x018>,
   <0x1858078 0x4>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_cpp>;
  qcom,vdd-names = "vdd";
  clocks = <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x8382f56d>,
   <&clock_gcc 0x4ac95e14>,
   <&clock_gcc 0xbbf73861>,
   <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_ahb_src", "camss_top_ahb_clk",
   "cpp_core_clk", "camss_vfe_cpp_ahb_clk",
   "camss_vfe_cpp_axi_clk", "camss_vfe_cpp_clk",
   "micro_iface_clk", "camss_ahb_clk";
  qcom,clock-rates = <80000000 0 180000000 0 0 180000000 0 0>;
  qcom,min-clock-rate = <100000000>;
  qcom,bus-master = <1>;
  resets = <&clock_gcc 4>;
  reset-names = "micro_iface_reset";
  qcom,msm-bus,name = "msm_camera_cpp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <106 512 0 0>,
   <106 512 0 0>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,micro-reset;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <156>;
   qcom,plane-base = <141>;
   qcom,stripe-size = <27>;
   qcom,plane-size = <5>;
   qcom,fe-ptr-off = <5>;
   qcom,we-ptr-off = <11>;
  };
 };

 cci: qcom,cci@1b0c000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x1b0c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x822f3d97>,
   <&clock_gcc 0xa81c11ba>,
   <&clock_gcc 0xb7dd8824>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>;
  clock-names = "ispif_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "camss_cci_clk",
   "camss_ahb_clk", "camss_top_ahb_clk";
  qcom,clock-rates = <61540000 19200000 0 0 0 0>,
    <61540000 37500000 0 0 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 29 0>,
   <&tlmm 30 0>,
   <&tlmm 31 0>,
   <&tlmm 32 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
      "CCI_I2C_CLK0",
      "CCI_I2C_DATA1",
      "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };

  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };

 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <32>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_1Mhz {
 qcom,hw-thigh = <16>;
 qcom,hw-tlow = <22>;
 qcom,hw-tsu-sto = <17>;
 qcom,hw-tsu-sta = <18>;
 qcom,hw-thd-dat = <16>;
 qcom,hw-thd-sta = <15>;
 qcom,hw-tbuf = <19>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <3>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};
# 2241 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-audio.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-audio.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi"
&soc {

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <24608>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 msm_dai_mi2s: qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <4>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };

  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
  };

  sb_8_rx: qcom,msm-dai-q6-sb-8-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16400>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <24577>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
  proxy_rx: qcom,msm-dai-q6-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8194>;
  };

  proxy_tx: qcom,msm-dai-q6-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8195>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 audio_apr: qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  qcom,subsys-name = "apr_adsp";
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quin_auxpcm: qcom,msm-quin-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quinary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 msm_audio_ion: qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
  qcom,smmu-version = <2>;
  qcom,smmu-enabled;
  iommus = <&apps_smmu 0x1821 0x0>;
 };

 qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 msm_dai_tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36928>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36929>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };
};
# 15 "arch/arm64/boot/dts/qcom/msm8953-audio.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-wsa881x.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-wsa881x.dtsi"
&slim_msm {
 tasha_codec {
  swr_master {
   compatible = "qcom,swr-wcd";
   qcom,swr-num-dev = <2>;
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x_211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170211>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170212>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170213>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170214>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/msm8953-audio.dtsi" 2

&msm_audio_ion {
 iommus = <&apps_iommu 0x2401 0x0>;
 qcom,smmu-sid-mask = /bits/ 64 <0xf>;
};

&soc {
 qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  msm_audio_apr_dummy {
   compatible = "qcom,msm-audio-apr-dummy";
  };
 };

 qcom,avtimer@c0a300c {
  compatible = "qcom,avtimer";
  reg = <0x0c0a300c 0x4>,
   <0x0c0a3010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <27>;
 };

 int_codec: sound {
  status = "okay";
  compatible = "qcom,msm8952-audio-codec";
  qcom,model = "msm8953-snd-card-mtp";
  reg = <0xc051000 0x4>,
   <0xc051004 0x4>,
   <0xc055000 0x4>,
   <0xc052000 0x4>;
  reg-names = "csr_gp_io_mux_mic_ctl",
   "csr_gp_io_mux_spkr_ctl",
   "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
   "csr_gp_io_mux_quin_ctl";

  qcom,msm-ext-pa = "primary";
  qcom,msm-mclk-freq = <9600000>;
  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,msm-hs-micbias-type = "internal";
  qcom,msm-micbias1-ext-cap;

  qcom,audio-routing =
    "RX_BIAS", "MCLK",
    "SPK_RX_BIAS", "MCLK",
    "INT_LDO_H", "MCLK",
    "RX_I2S_CLK", "MCLK",
    "TX_I2S_CLK", "MCLK",
    "MIC BIAS External", "Handset Mic",
    "MIC BIAS External2", "Headset Mic",
    "MIC BIAS External", "Secondary Mic",
    "AMIC1", "MIC BIAS External",
    "AMIC2", "MIC BIAS External2",
    "AMIC3", "MIC BIAS External",
    "ADC1_IN", "ADC1_OUT",
    "ADC2_IN", "ADC2_OUT",
    "ADC3_IN", "ADC3_OUT",
    "PDM_IN_RX1", "PDM_OUT_RX1",
    "PDM_IN_RX2", "PDM_OUT_RX2",
    "PDM_IN_RX3", "PDM_OUT_RX3",
    "WSA_SPK OUT", "VDD_WSA_SWITCH",
    "SpkrMono WSA_IN", "WSA_SPK OUT";

  qcom,cdc-us-euro-gpios = <&tlmm 63 0>;
  qcom,cdc-us-eu-gpios = <&cdc_us_euro_sw>;
  qcom,cdc-comp-gpios = <&cdc_comp_gpios>;
  qcom,pri-mi2s-gpios = <&cdc_pri_mi2s_gpios>;
  qcom,quin-mi2s-gpios = <&cdc_quin_mi2s_gpios>;

  qcom,afe-rxtx-lb;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_pri_auxpcm>,
   <&dai_mi2s0>, <&dai_mi2s1>,
   <&dai_mi2s2>, <&dai_mi2s3>,
   <&dai_mi2s4>, <&dai_mi2s6>,
   <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
   <&sb_3_rx>, <&sb_3_tx>, <&sb_4_rx>, <&sb_4_tx>,
   <&bt_sco_rx>, <&bt_sco_tx>,
   <&int_fm_rx>, <&int_fm_tx>,
   <&afe_pcm_rx>, <&afe_pcm_tx>,
   <&afe_proxy_rx>, <&afe_proxy_tx>,
   <&incall_record_rx>, <&incall_record_tx>,
   <&incall_music_rx>, <&incall_music_2_rx>,
   <&afe_loopback_tx>,
   <&proxy_rx>, <&proxy_tx>;

  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.6",
    "msm-dai-q6-dev.16384", "msmdai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293",
    "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
    "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
    "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
    "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770",
    "msm-dai-q6-dev.24577",
    "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195";

  asoc-codec = <&stub_codec>, <&msm_digital_codec>,
    <&pmic_analog_codec>;
  asoc-codec-names = "msm-stub-codec.1", "msm-dig-codec",
     "analog-codec";
  asoc-wsa-codec-names = "wsa881x-i2c-codec.2-000f";
  asoc-wsa-codec-prefixes = "SpkrMono";
  msm-vdd-wsa-switch-supply = <&pm8953_l5>;
  qcom,msm-vdd-wsa-switch-voltage = <1800000>;
  qcom,msm-vdd-wsa-switch-current = <10000>;
 };

 cdc_us_euro_sw: msm_cdc_pinctrl_us_euro_sw {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cross_conn_det_act>;
  pinctrl-1 = <&cross_conn_det_sus>;
 };

 cdc_comp_gpios: cdc_comp_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_pdm_comp_lines_act>;
  pinctrl-1 = <&cdc_pdm_comp_lines_sus>;
 };

 cdc_pri_mi2s_gpios: msm_cdc_pinctrl_pri {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_pdm_lines_act &cdc_pdm_lines_2_act>;
  pinctrl-1 = <&cdc_pdm_lines_sus &cdc_pdm_lines_2_sus>;
 };

 cdc_quin_mi2s_gpios: msm_cdc_pinctrl_quin {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&pri_tlmm_lines_act &pri_tlmm_ws_act>;
  pinctrl-1 = <&pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
 };


 i2c@78b6000 {
  status = "okay";
  #address-cells = <1>;
  #size-cells = <0>;
  wsa881x_i2c_f: wsa881x-i2c-codec@f {
   status = "okay";
   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x0f>;
   qcom,wsa-analog-vi-gpio = <&wsa881x_analog_vi_gpio>;
   qcom,wsa-analog-clk-gpio = <&wsa881x_analog_clk_gpio>;
   qcom,wsa-analog-reset-gpio =
    <&wsa881x_analog_reset_gpio>;
  };
  wsa881x_i2c_45: wsa881x-i2c-codec@45 {
   status = "okay";
   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x45>;
  };
 };

 wsa881x_analog_vi_gpio: wsa881x_analog_vi_pctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wsa_vi_on>;
  pinctrl-1 = <&wsa_vi_off>;
 };
 wsa881x_analog_clk_gpio: wsa881x_analog_clk_pctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wsa_clk_on>;
  pinctrl-1 = <&wsa_clk_off>;
 };
 wsa881x_analog_reset_gpio: wsa881x_analog_reset_pctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wsa_reset_on>;
  pinctrl-1 = <&wsa_reset_off>;
 };

 ext_codec: sound-9335 {
  status = "disabled";
  compatible = "qcom,msm8952-audio-slim-codec";
  qcom,model = "msm8953-tasha-snd-card";

  reg = <0xc051000 0x4>,
   <0xc051004 0x4>,
   <0xc055000 0x4>,
   <0xc052000 0x4>;
  reg-names = "csr_gp_io_mux_mic_ctl",
   "csr_gp_io_mux_spkr_ctl",
   "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
   "csr_gp_io_mux_quin_ctl";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "AIF4 VI", "MICBIAS_REGULATOR",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AIF4 MAD", "MICBIAS_REGULATOR",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "AMIC6", "MIC BIAS4",
   "MIC BIAS4", "Analog Mic6",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "MIC BIAS1", "MICBIAS_REGULATOR",
   "MIC BIAS2", "MICBIAS_REGULATOR",
   "MIC BIAS3", "MICBIAS_REGULATOR",
   "MIC BIAS4", "MICBIAS_REGULATOR",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,tasha-mclk-clk-freq = <9600000>;
  qcom,cdc-us-euro-gpios = <&tlmm 63 0>;
  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,cdc-us-eu-gpios = <&cdc_us_euro_sw>;
  qcom,quin-mi2s-gpios = <&cdc_quin_mi2s_gpios>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-cpe-lsm",
    "msm-compr-dsp", "msm-pcm-dsp-noirq";

  asoc-cpu = <&dai_pri_auxpcm>,
    <&dai_mi2s2>, <&dai_mi2s3>, <&dai_mi2s6>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>,
    <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music_2_rx>,
    <&sb_5_rx>, <&bt_sco_rx>, <&bt_sco_tx>,
    <&int_fm_rx>, <&int_fm_tx>, <&sb_6_rx>,
    <&proxy_rx>, <&proxy_tx>;

  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.5", "msm-dai-q6-dev.16384",
    "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386",
    "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388",
    "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390",
    "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392",
    "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395",
    "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
    "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
    "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
    "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770",
    "msm-dai-q6-dev.16394", "msm-dai-q6-dev.12288",
    "msm-dai-q6-dev.12289", "msm-dai-q6-dev.12292",
    "msm-dai-q6-dev.12293", "msm-dai-q6-dev.16396",
    "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195";

  asoc-codec = <&stub_codec>, <&hdmi_dba>;
  asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-dba-codec-rx";

  qcom,wsa-max-devs = <2>;
  qcom,wsa-devs = <&wsa881x_211>, <&wsa881x_212>,
    <&wsa881x_213>, <&wsa881x_214>;
  qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
    "SpkrLeft", "SpkrRight";
 };

 cpe: qcom,msm-cpe-lsm {
  compatible = "qcom,msm-cpe-lsm";
 };

 wcd9xxx_intc: wcd9xxx-irq {
  status = "disabled";
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&tlmm>;
  qcom,gpio-connect = <&tlmm 73 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&wcd_intr_default>;
 };

 clock_audio: audio_ext_clk {
  status = "disabled";
  compatible = "qcom,audio-ref-clk";
  clock-names = "osr_clk";
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
  pinctrl-names = "active", "sleep";
  pinctrl-0 = <&tasha_mclk_default>;
  pinctrl-1 = <&tasha_mclk_default>;
  qcom,audio-ref-clk-gpio = <&pm8953_gpios 1 0>;
  clocks = <&clock_gcc 0xd454019f>;
 };

 wcd_rst_gpio: msm_cdc_pinctrl@67 {
  status = "disabled";
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_reset_active>;
  pinctrl-1 = <&cdc_reset_sleep>;
 };
};

&slim_msm {
 status = "disabled";

 dai_slim: msm_dai_slim {
  status = "disabled";
  compatible = "qcom,msm-dai-slim";
  elemental-addr = [ff ff ff fe 17 02];
 };

 wcd9335: tasha_codec {
  status = "disabled";
  compatible = "qcom,tasha-slim-pgd";
  elemental-addr = [00 01 A0 01 17 02];

  qcom,cdc-slim-ifd = "tasha-slim-ifd";
  qcom,cdc-slim-ifd-elemental-addr = [00 00 A0 01 17 02];

  interrupt-parent = <&wcd9xxx_intc>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
    17 18 19 20 21 22 23 24 25 26 27 28 29 30>;

  qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;

  clock-names = "wcd_clk", "wcd_native_clk";
  clocks = <&clock_audio 0xb7ba2274>,
   <&clock_audio 0xf0fbaf5b>;

  qcom,cdc-static-supplies =
    "cdc-vdd-buck",
    "cdc-buck-sido",
    "cdc-vdd-tx-h",
    "cdc-vdd-rx-h",
    "cdc-vdd-px";

  qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <1800>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  qcom,cdc-dmic-sample-rate = <2400000>;
  qcom,cdc-mclk-clk-rate = <9600000>;

  cdc-vdd-buck-supply = <&eldo2_8953>;
  qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
  qcom,cdc-vdd-buck-current = <650000>;

  cdc-buck-sido-supply = <&eldo2_8953>;
  qcom,cdc-buck-sido-voltage = <1800000 1800000>;
  qcom,cdc-buck-sido-current = <150000>;

  cdc-vdd-tx-h-supply = <&eldo2_8953>;
  qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-tx-h-current = <25000>;

  cdc-vdd-rx-h-supply = <&eldo2_8953>;
  qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
  qcom,cdc-vdd-rx-h-current = <25000>;

  cdc-vdd-px-supply = <&eldo2_8953>;
  qcom,cdc-vdd-px-voltage = <1800000 1800000>;
  qcom,cdc-vdd-px-current = <10000>;

  cdc-vdd-mic-bias-supply = <&pm8953_l13>;
  qcom,cdc-vdd-mic-bias-voltage = <3125000 3125000>;
  qcom,cdc-vdd-mic-bias-current = <15000>;
 };
};
&pm8953_gpios {
 gpio@c000 {
  status = "ok";
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  qcom,out-strength = <2>;
 };

 tasha_mclk {
  tasha_mclk_default: tasha_mclk_default{
   pins = "gpio1";
   function = "func1";
   qcom,drive-strength = <2>;
   power-source = <0>;
   bias-disable;
   output-low;
  };
 };
};

&pm8953_1 {
 pmic_analog_codec: analog-codec@f000 {
  status = "okay";
  compatible = "qcom,pmic-analog-codec";
  reg = <0xf000 0x200>;
  #address-cells = <2>;
  #size-cells = <0>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x1 0xf0 0x0 0>,
   <0x1 0xf0 0x1 0>,
   <0x1 0xf0 0x2 0>,
   <0x1 0xf0 0x3 0>,
   <0x1 0xf0 0x4 0>,
   <0x1 0xf0 0x5 0>,
   <0x1 0xf0 0x6 0>,
   <0x1 0xf0 0x7 0>,
   <0x1 0xf1 0x0 0>,
   <0x1 0xf1 0x1 0>,
   <0x1 0xf1 0x2 0>,
   <0x1 0xf1 0x3 0>,
   <0x1 0xf1 0x4 0>,
   <0x1 0xf1 0x5 0>;
  interrupt-names = "spk_cnp_int",
    "spk_clip_int",
    "spk_ocp_int",
    "ins_rem_det1",
    "but_rel_det",
    "but_press_det",
    "ins_rem_det",
    "mbhc_int",
    "ear_ocp_int",
    "hphr_ocp_int",
    "hphl_ocp_det",
    "ear_cnp_int",
    "hphr_cnp_int",
    "hphl_cnp_int";

  cdc-vdda-cp-supply = <&pm8953_s4>;
  qcom,cdc-vdda-cp-voltage = <1900000 2050000>;
  qcom,cdc-vdda-cp-current = <500000>;

  cdc-vdd-io-supply = <&pm8953_l5>;
  qcom,cdc-vdd-io-voltage = <1800000 1800000>;
  qcom,cdc-vdd-io-current = <5000>;

  cdc-vdd-pa-supply = <&pm8953_s4>;
  qcom,cdc-vdd-pa-voltage = <1900000 2050000>;
  qcom,cdc-vdd-pa-current = <260000>;

  cdc-vdd-mic-bias-supply = <&pm8953_l13>;
  qcom,cdc-vdd-mic-bias-voltage = <3125000 3125000>;
  qcom,cdc-vdd-mic-bias-current = <5000>;

  qcom,cdc-mclk-clk-rate = <9600000>;

  qcom,cdc-static-supplies = "cdc-vdd-io",
     "cdc-vdd-pa",
     "cdc-vdda-cp";

  qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";

  msm_digital_codec: msm-dig-codec {
   compatible = "qcom,msm-digital-codec";
   reg = <0xc0f0000 0x0>;
  };
 };
};
# 2242 "arch/arm64/boot/dts/qcom/msm8953.dtsi" 2

&gdsc_venus {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_gcc 0xcdf4c8f6>,
  <&clock_gcc 0xf76a02bb>;
 status = "okay";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names ="core0_clk";
 clocks = <&clock_gcc 0x83a7f549>;
 status = "okay";
};

&gdsc_mdss {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x22f3521f>,
  <&clock_gcc 0x668f51de>;
 proxy-supply = <&gdsc_mdss>;
 qcom,proxy-consumer-enable;
 status = "okay";
};

&gdsc_oxili_gx {
 clock-names = "core_root_clk";
 clocks =<&clock_gcc_gfx 0x917f76ef>;
 qcom,force-enable-root-clk;
 parent-supply = <&gfx_vreg_corner>;
 status = "okay";
};

&gdsc_jpeg {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x1ed3f032>,
  <&clock_gcc 0x3e278896>;
 status = "okay";
};

&gdsc_vfe {
 clock-names = "core_clk", "bus_clk", "micro_clk",
    "csi_clk";
 clocks = <&clock_gcc 0xaaa3cd97>,
  <&clock_gcc 0x77fe2384>,
  <&clock_gcc 0xfbbee8cf>,
  <&clock_gcc 0xcc73453c>;
 status = "okay";
};

&gdsc_vfe1 {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "csi_clk";
 clocks = <&clock_gcc 0xcaf20d99>,
  <&clock_gcc 0xaf7463b3>,
  <&clock_gcc 0xfbbee8cf>,
  <&clock_gcc 0xb1ef6e8b>;
 status = "okay";
};

&gdsc_cpp {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x7118a0de>,
  <&clock_gcc 0xbbf73861>;
 status = "okay";
};

&gdsc_oxili_cx {
 clock-names = "core_clk";
 clocks = <&clock_gcc_gfx 0x49a51fd9>;
 status = "okay";
};

&gdsc_usb30 {
 status = "okay";
};
# 14 "arch/arm64/boot/dts/qcom/msm8953-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pmi8950.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/pmi8950.dtsi"
# 1 "include/dt-bindings/msm/power-on.h" 1
# 14 "arch/arm64/boot/dts/qcom/pmi8950.dtsi" 2



&spmi_bus {
 qcom,pmi8950@2 {
  compatible ="qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8950_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,secondary-pon-reset;
   qcom,hard-reset-poweroff-type =
    <0x04>;

   pon_perph_reg: qcom,pon_perph_reg {
    regulator-name = "pon_spare_reg";
    qcom,pon-spare-reg-addr = <0x8c>;
    qcom,pon-spare-reg-bit = <1>;
   };
  };

  pmi8950_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   #thermal-sensor-cells = <1>;

   chan@0 {
    label = "usbin";
    reg = <0>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <4>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@1 {
    label = "dcin";
    reg = <1>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <4>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@3 {
    label = "vchg_sns";
    reg = <3>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@d {
    label = "chg_temp";
    reg = <0xd>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <16>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@43 {
    label = "usb_dp";
    reg = <0x43>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@44 {
    label = "usb_dm";
    reg = <0x44>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pmi8950_gpios: gpios {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0x200>;

   interrupts = <0x2 0xc0 0 0>,
    <0x2 0xc1 0 0>;
   interrupt-names = "pmi8950_gpio1", "pmi8950_gpio2";

   gpio-controller;
   #gpio-cells = <2>;
  };

  pmi8950_mpps: mpps {
   compatible = "qcom,spmi-mpp";
   reg = <0xa000 0x400>;

   interrupts = <0x2 0xa0 0 0>,
    <0x2 0xa1 0 0>,
    <0x2 0xa2 0 0>,
    <0x2 0xa3 0 0>;
   interrupt-names = "pmi8950_mpp1", "pmi8950_mpp2",
       "pmi8950_mpp3", "pmi8950_mpp4";

   gpio-controller;
   #gpio-cells = <2>;
  };

  qpnp_smbcharger: qcom,qpnp-smbcharger {
   compatible = "qcom,qpnp-smbcharger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,iterm-ma = <100>;
   qcom,float-voltage-mv = <4200>;
   qcom,resume-delta-mv = <200>;
   qcom,chg-inhibit-fg;
   qcom,rparasitic-uohm = <100000>;
   qcom,bms-psy-name = "bms";
   qcom,thermal-mitigation = <1500 700 600 0>;
   qcom,parallel-usb-min-current-ma = <1400>;
   qcom,parallel-usb-9v-min-current-ma = <900>;
   qcom,parallel-allowed-lowering-ma = <500>;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,force-aicl-rerun;
   qcom,aicl-rerun-period-s = <180>;
   qcom,autoadjust-vfloat;

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x2 0x10 0x0 0>,
      <0x2 0x10 0x1 0>,
      <0x2 0x10 0x2 0>,
      <0x2 0x10 0x3 0>,
      <0x2 0x10 0x4 0>,
      <0x2 0x10 0x5 0>,
      <0x2 0x10 0x6 0>,
      <0x2 0x10 0x7 0>;

    interrupt-names = "chg-error",
       "chg-inhibit",
       "chg-prechg-sft",
       "chg-complete-chg-sft",
       "chg-p2f-thr",
       "chg-rechg-thr",
       "chg-taper-thr",
       "chg-tcc-thr";
   };

   qcom,otg@1100 {
    reg = <0x1100 0x100>;
    interrupts = <0x2 0x11 0x0 0>,
      <0x2 0x11 0x1 0>,
      <0x2 0x11 0x3 0>;
    interrupt-names = "otg-fail",
       "otg-oc",
      "usbid-change";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x2 0x12 0x0 0>,
      <0x2 0x12 0x1 0>,
      <0x2 0x12 0x2 0>,
      <0x2 0x12 0x3 0>,
      <0x2 0x12 0x4 0>,
      <0x2 0x12 0x5 0>,
      <0x2 0x12 0x6 0>,
      <0x2 0x12 0x7 0>;

    interrupt-names = "batt-hot",
       "batt-warm",
       "batt-cold",
       "batt-cool",
      "batt-ov",
       "batt-low",
       "batt-missing",
       "batt-term-missing";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0x2 0x13 0x0 0>,
      <0x2 0x13 0x1 0>,
      <0x2 0x13 0x2 0>,
      <0x2 0x13 0x5 0>;

    interrupt-names = "usbin-uv",
      "usbin-ov",
       "usbin-src-det",
       "aicl-done";
   };

   qcom,dc-chgpth@1400 {
    reg = <0x1400 0x100>;
    interrupts = <0x2 0x14 0x0 0>,
      <0x2 0x14 0x1 0>;
    interrupt-names = "dcin-uv",
       "dcin-ov";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts = <0x2 0x16 0x0 0>,
      <0x2 0x16 0x1 0>,
      <0x2 0x16 0x2 0>,
      <0x2 0x16 0x3 0>,
      <0x2 0x16 0x4 0>,
      <0x2 0x16 0x5 0>;

    interrupt-names = "power-ok",
       "temp-shutdown",
       "wdog-timeout",
       "flash-fail",
       "otst2",
       "otst3";
   };

   smbcharger_charger_otg: qcom,smbcharger-boost-otg {
    regulator-name = "smbcharger_charger_otg";
   };
  };

  qpnp_fg: qcom,fg {
   compatible = "qcom,qpnp-fg";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,resume-soc = <95>;
   status = "okay";
   qcom,bcl-lm-threshold-ma = <127>;
   qcom,bcl-mh-threshold-ma = <405>;
   qcom,fg-iterm-ma = <150>;
   qcom,fg-chg-iterm-ma = <100>;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,fg-cutoff-voltage-mv = <3500>;
   qcom,cycle-counter-en;
   qcom,capacity-learning-on;

   qcom,fg-soc@4000 {
   status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x2 0x40 0x0 0>,
      <0x2 0x40 0x1 0>,
      <0x2 0x40 0x2 0>,
      <0x2 0x40 0x3 0>,
      <0x2 0x40 0x4 0>,
      <0x2 0x40 0x5 0>,
      <0x2 0x40 0x6 0>;

    interrupt-names = "high-soc",
       "low-soc",
       "full-soc",
       "empty-soc",
       "delta-soc",
       "first-est-done",
       "update-soc";
   };

   qcom,fg-batt@4100 {
    reg = <0x4100 0x100>;
    interrupts = <0x2 0x41 0x0 0>,
      <0x2 0x41 0x1 0>,
      <0x2 0x41 0x2 0>,
      <0x2 0x41 0x3 0>,
      <0x2 0x41 0x4 0>,
      <0x2 0x41 0x5 0>,
      <0x2 0x41 0x6 0>,
      <0x2 0x41 0x7 0>;

    interrupt-names = "soft-cold",
       "soft-hot",
       "vbatt-low",
       "batt-ided",
       "batt-id-req",
       "batt-unknown",
       "batt-missing",
       "batt-match";
   };

   qcom,revid-tp-rev@1f1 {
    reg = <0x1f1 0x1>;
   };

   qcom,fg-memif@4400 {
    status = "okay";
    reg = <0x4400 0x100>;
    interrupts = <0x2 0x44 0x0 0>,
      <0x2 0x44 0x2 0>;

    interrupt-names = "mem-avail",
       "data-rcvry-sug";
   };
  };

  bcl@4200 {
   compatible = "qcom,msm-bcl";
   reg = <0x4200 0xFF 0x88E 0x2>;
   reg-names = "fg_user_adc", "pon_spare";
   interrupts = <0x2 0x42 0x0 0>,
     <0x2 0x42 0x1 0>;
   interrupt-names = "bcl-high-ibat-int",
     "bcl-low-vbat-int";
   qcom,vbat-scaling-factor = <39000>;
   qcom,vbat-gain-numerator = <1>;
   qcom,vbat-gain-denominator = <128>;
   qcom,vbat-polling-delay-ms = <100>;
   qcom,ibat-scaling-factor = <39000>;
   qcom,ibat-gain-numerator = <1>;
   qcom,ibat-gain-denominator = <128>;
   qcom,ibat-offset-numerator = <1200>;
   qcom,ibat-offset-denominator = <1>;
   qcom,ibat-polling-delay-ms = <100>;
   qcom,inhibit-derating-ua = <550000>;
  };

  qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };
 };

 qcom,pmi8950@3 {
  compatible ="qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8950_pwm: pwm@b000 {
   status = "disabled";
   compatible = "qcom,qpnp-pwm";
   reg = <0xb000 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };

  labibb: qpnp-labibb-regulator {
   status = "disabled";
   compatible = "qcom,qpnp-labibb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,qpnp-labibb-mode = "lcd";

   ibb_regulator: qcom,ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_reg";
    regulator-name = "ibb_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-ibb-min-voltage = <1400000>;
    qcom,qpnp-ibb-step-size = <100000>;
    qcom,qpnp-ibb-slew-rate = <2000000>;
    qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-voltage = <5500000>;
    qcom,qpnp-ibb-init-amoled-voltage = <4000000>;
    qcom,qpnp-ibb-init-lcd-voltage = <5500000>;

    qcom,qpnp-ibb-soft-start = <1000>;

    qcom,qpnp-ibb-discharge-resistor = <32>;
    qcom,qpnp-ibb-lab-pwrup-delay = <8000>;
    qcom,qpnp-ibb-lab-pwrdn-delay = <8000>;
    qcom,qpnp-ibb-en-discharge;

    qcom,qpnp-ibb-full-pull-down;
    qcom,qpnp-ibb-pull-down-enable;
    qcom,qpnp-ibb-switching-clock-frequency =
         <1480>;
    qcom,qpnp-ibb-limit-maximum-current = <1550>;
    qcom,qpnp-ibb-debounce-cycle = <16>;
    qcom,qpnp-ibb-limit-max-current-enable;
    qcom,qpnp-ibb-ps-enable;
   };

   lab_regulator: qcom,lab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "lab";
    regulator-name = "lab_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-lab-min-voltage = <4600000>;
    qcom,qpnp-lab-step-size = <100000>;
    qcom,qpnp-lab-slew-rate = <5000>;
    qcom,qpnp-lab-use-default-voltage;
    qcom,qpnp-lab-init-voltage = <5500000>;
    qcom,qpnp-lab-init-amoled-voltage = <4600000>;
    qcom,qpnp-lab-init-lcd-voltage = <5500000>;

    qcom,qpnp-lab-soft-start = <800>;

    qcom,qpnp-lab-full-pull-down;
    qcom,qpnp-lab-pull-down-enable;
    qcom,qpnp-lab-switching-clock-frequency =
         <1600>;
    qcom,qpnp-lab-limit-maximum-current = <800>;
    qcom,qpnp-lab-limit-max-current-enable;
    qcom,qpnp-lab-ps-threshold = <40>;
    qcom,qpnp-lab-ps-enable;
    qcom,qpnp-lab-nfet-size = <100>;
    qcom,qpnp-lab-pfet-size = <100>;
    qcom,qpnp-lab-max-precharge-time = <500>;
   };

  };

  wled: qcom,leds@d800 {
   compatible = "qcom,qpnp-wled";
   reg = <0xd800 0x100>,
    <0xd900 0x100>,
    <0xdc00 0x100>,
    <0xde00 0x100>;
   reg-names = "qpnp-wled-ctrl-base",
     "qpnp-wled-sink-base",
     "qpnp-wled-ibb-base",
     "qpnp-wled-lab-base";
   interrupts = <0x3 0xd8 0x2 1>;
   interrupt-names = "sc-irq";
   status = "okay";
   linux,name = "wled";
   linux,default-trigger = "bkl-trigger";
   qcom,fdbk-output = "auto";
   qcom,vref-mv = <350>;
   qcom,switch-freq-khz = <800>;
   qcom,ovp-mv = <29500>;
   qcom,ilim-ma = <980>;
   qcom,boost-duty-ns = <26>;
   qcom,mod-freq-khz = <9600>;
   qcom,dim-mode = "hybrid";
   qcom,dim-method = "linear";
   qcom,hyb-thres = <625>;
   qcom,sync-dly-us = <800>;
   qcom,fs-curr-ua = <20000>;
   qcom,led-strings-list = [00 01];
   qcom,en-ext-pfet-sc-pro;
   qcom,pmic-revid = <&pmi8950_revid>;
   qcom,cons-sync-write-delay-us = <1000>;
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   qcom,headroom = <500>;
   qcom,startup-dly = <128>;
   qcom,clamp-curr = <200>;
   qcom,pmic-charger-support;
   qcom,self-check-enabled;
   qcom,thermal-derate-enabled;
   qcom,thermal-derate-threshold = <100>;
   qcom,thermal-derate-rate = "5_PERCENT";
   qcom,current-ramp-enabled;
   qcom,ramp_up_step = "6P7_US";
   qcom,ramp_dn_step = "6P7_US";
   qcom,vph-pwr-droop-enabled;
   qcom,vph-pwr-droop-threshold = <3000>;
   qcom,vph-pwr-droop-debounce-time = <10>;
   qcom,headroom-sense-ch0-enabled;
   qcom,headroom-sense-ch1-enabled;
   qcom,pmic-revid = <&pmi8950_revid>;

   pmi8950_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,default-led-trigger =
      "flash0_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <0>;
    qcom,current = <625>;
   };

   pmi8950_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,default-led-trigger =
      "flash1_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <1>;
    qcom,current = <625>;
   };

   pmi8950_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,default-led-trigger =
      "torch0_trigger";
    qcom,max-current = <200>;
    qcom,id = <0>;
    qcom,current = <120>;
   };

   pmi8950_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,default-led-trigger =
      "torch1_trigger";
    qcom,max-current = <200>;
    qcom,id = <1>;
    qcom,current = <120>;
   };

   pmi8950_switch: qcom,switch {
    label = "switch";
    qcom,led-name = "led:switch";
    qcom,default-led-trigger =
      "switch_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <2>;
    qcom,current = <625>;
    reg0 {
     regulator-name = "pon_spare_reg";
    };
   };
  };

  pmi_haptic: qcom,haptics@c000 {
   compatible = "qcom,qpnp-haptics";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0 (2 | 1)>,
     <0x3 0xc0 0x1 (2 | 1)>;
   interrupt-names = "hap-sc-irq", "hap-play-irq";
   qcom,pmic-revid = <&pmi8950_revid>;
   vcc_pon-supply = <&pon_perph_reg>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,play-mode = "direct";
   qcom,wave-play-rate-us = <5263>;
   qcom,actuator-type = <0>;
   qcom,wave-shape = "square";
   qcom,vmax-mv = <2000>;
   qcom,ilim-ma = <800>;
   qcom,sc-deb-cycles = <8>;
   qcom,en-brake;
   qcom,brake-pattern = <0x3 0x3 0x0 0x0>;
   qcom,wave-samples = <0x3e 0x3e 0x3e 0x3e 0x3e
       0x3e 0x3e 0x3e>;
   qcom,wave-rep-cnt = <1>;
   qcom,wave-samp-rep-cnt = <1>;
  };
 };
};

&thermal_zones {
 chg-temp-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pmi8950_vadc 0xd>;
  thermal-governor = "user_space";

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };
};

&soc {
 led_flash0: qcom,camera-flash {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&pmi8950_flash0 &pmi8950_flash1>;
  qcom,torch-source = <&pmi8950_torch0 &pmi8950_torch1>;
  qcom,switch-source = <&pmi8950_switch>;
 };
};
# 15 "arch/arm64/boot/dts/qcom/msm8953-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-pinctrl.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8953-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  compatible = "qcom,msm8953-pinctrl";
  reg = <0x1000000 0x300000>;
  reg-names = "pinctrl_regs";
  interrupts = <0 208 0>;
  interrupts-extended = <&wakegic 0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  interrupt-parent = <&wakegpio>;
  #interrupt-cells = <2>;

  pmx-uartconsole {
   uart_console_active: uart_console_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart_console_sleep: uart_console_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   uart1_console_active: uart1_console_active {
    mux {
     pins = "gpio20", "gpio21";
     function = "blsp_uart6";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart1_console_sleep: uart1_console_sleep {
    mux {
     pins = "gpio20", "gpio21";
     function = "blsp_uart6";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };
  cci {
   cci0_active: cci0_active {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci0_suspend: cci0_suspend {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_active: cci1_active {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_suspend: cci1_suspend {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  cam_sensor_mclk0_default: cam_sensor_mclk0_default {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_default: cam_sensor_rear_default {

   mux {
    pins = "gpio40", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40","gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_sleep: cam_sensor_rear_sleep {

   mux {
    pins = "gpio40","gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio40","gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_ir_cut_default: cam_sensor_ir_cut_default {

   mux {
    pins = "gpio38", "gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio39";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cam_sensor_ir_cut_sleep: cam_sensor_ir_cut_sleep {

   mux {
    pins = "gpio38","gpio39";
    function = "gpio";
   };

   config {
    pins = "gpio38","gpio39";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana: cam_sensor_rear_vdig {

   mux {
    pins = "gpio134";
    function = "gpio";
   };

   config {
    pins = "gpio134";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_vana_sleep: cam_sensor_rear_vdig_sleep {

   mux {
    pins = "gpio134";
    function = "gpio";
   };

   config {
    pins = "gpio134";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_default: cam_sensor_mclk1_default {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {

   mux {

    pins = "gpio27";
    function = "cam_mclk";
   };

   config {
    pins = "gpio27";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_default: cam_sensor_front_default {

   mux {
    pins = "gpio131","gpio132";
    function = "gpio";
   };

   config {
    pins = "gpio131","gpio132";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_sleep: cam_sensor_front_sleep {

   mux {
    pins = "gpio131","gpio132";
    function = "gpio";
   };

   config {
    pins = "gpio131","gpio132";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_default: cam_sensor_mclk2_default {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_default: cam_sensor_front1_default {

   mux {
    pins = "gpio129", "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio129", "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front1_sleep: cam_sensor_front1_sleep {

   mux {
    pins = "gpio129", "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio129", "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_adv7533_int: pmx_adv7533_int {
   adv7533_int_active: adv7533_int_active {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <16>;
     bias-disable;
    };
   };

   adv7533_int_suspend: adv7533_int_suspend {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <16>;
     bias-disable;
    };
   };

  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio61", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio61", "gpio59";
     drive-strength = <8>;
     bias-disable = <0>;
     output-high;
    };
   };

   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio61", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio61", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   mdss_dsi_gpio: mdss_dsi_gpio {
    mux {
     pins = "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio141";
     drive-strength = <8>;
     bias-pull-down;
     output-low;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };
    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  ext_amp_ctrl {
   label = "ext_amp_ctrl";
   ext_amp_ctrl_active: ext_amp_ctrl_active {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <8>;
     bias-pull-up;
     output-high;
    };
   };

   ext_amp_ctrl_sleep: ext_amp_ctrl_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    configs {
     pins = "gpio68";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  cdc_dmic0_clk_act: cdc_dmic0_clk_act_default {
    mux {
      pins = "gpio89";
      function = "dmic0_clk";
    };

    config {
      pins = "gpio89";
      drive-strength = <8>;
    };
   };

  cdc_dmic0_clk_sus: cdc_dmic0_clk_sus_sleep {
    mux {
      pins = "gpio89";
      function = "gpio";
    };

    config {
      pins = "gpio89";
      drive-strength = <2>;
      bias-disable;
    };
  };

  cdc_dmic0_data_act: cdc_dmic0_data_act_default {
    mux {
      pins = "gpio90";
      function = "dmic0_data";
    };

    config {
      pins = "gpio90";
      drive-strength = <8>;
    };
  };

  cdc_dmic0_data_sus: cdc_dmic0_data_sus_sleep {
    mux {
      pins = "gpio90";
      function = "gpio";
    };

    config {
      pins = "gpio90";
      drive-strength = <2>;
      bias-disable;
    };
  };

  sec-tlmm-lines {
   sec_tlmm_lines_act: sec_tlmm_lines_act {
    mux {
     pins = "gpio135", "gpio136",
            "gpio137", "gpio138";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio135", "gpio136",
            "gpio137", "gpio138";
     drive-strength = <8>;
    };
   };

   sec_tlmm_lines_sus: sec_tlmm_lines_sus {
    mux {
     pins = "gpio135", "gpio136",
            "gpio137", "gpio138";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio135", "gpio136",
            "gpio137", "gpio138";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  hsuart_active: default {
   mux {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    function = "blsp_uart4";
   };

   config {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    drive-strength = <16>;
    bias-disable;
   };
  };

  hsuart_sleep: sleep {
   mux {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    function = "gpio";
   };

   config {
    pins = "gpio12", "gpio13", "gpio14", "gpio15";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart0_active: blsp2_uart0_active {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "blsp_uart5";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <16>;
    bias-disable;
   };
  };

  blsp2_uart0_sleep: blsp2_uart0_sleep {
   mux {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    function = "gpio";
   };

   config {
    pins = "gpio16", "gpio17", "gpio18", "gpio19";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart1_active: blsp2_uart1_active {
   mux {
    pins = "gpio20", "gpio21", "gpio22", "gpio23";
    function = "blsp_uart6";
   };

   config {
    pins = "gpio20", "gpio21", "gpio22", "gpio23";
    drive-strength = <16>;
    bias-disable;
   };
  };

  blsp2_uart1_sleep: blsp2_uart1_sleep {
   mux {
    pins = "gpio20", "gpio21", "gpio22", "gpio23";
    function = "gpio";
   };

   config {
    pins = "gpio20", "gpio21", "gpio22", "gpio23";
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc1_clk_on: sdc1_clk_on {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc1_clk_off: sdc1_clk_off {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc1_cmd_on: sdc1_cmd_on {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_cmd_off: sdc1_cmd_off {
   config {
    pins = "sdc1_cmd";
    num-grp-pins = <1>;
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_data_on: sdc1_data_on {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_data_off: sdc1_data_off {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_rclk_on: sdc1_rclk_on {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_rclk_off: sdc1_rclk_off {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    drive-strength = <16>;
    bias-disable;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: cd_on {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  sdc2_cd_off: cd_off {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    drive-strength = <2>;
    bias-disable;
   };
  };

  i2c_1 {
   i2c_1_active: i2c_1_active {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };
    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   i2c_1_sleep: i2c_1_sleep {
    mux {
     pins = "gpio2", "gpio3";
     function = "blsp_i2c1";
    };
    config {
     pins = "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_2 {
   i2c_2_active: i2c_2_active {

    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {

    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {

    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {

    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {

    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {

    mux {
     pins = "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_disable_active: nfc_disable_active {

    mux {


     pins = "gpio16", "gpio62", "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio62", "gpio141";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_disable_suspend: nfc_disable_suspend {

    mux {


     pins = "gpio16", "gpio62", "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio62", "gpio141";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  wcnss_pmux_5wire {

   wcnss_default: wcnss_default {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   wcnss_sleep: wcnss_sleep {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {
   wcnss_gpio_default: wcnss_gpio_default {

    mux {

     pins = "gpio76", "gpio77",
     "gpio78", "gpio79",
     "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio76", "gpio77",
      "gpio78", "gpio79",
      "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio73";
     function = "gpio";
    };

    config {
     pins = "gpio73";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio67";
     function = "gpio";
    };
    config {
     pins = "gpio67";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  cdc_mclk2_pin {
   cdc_mclk2_sleep: cdc_mclk2_sleep {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   cdc_mclk2_active: cdc_mclk2_active {
    mux {
     pins = "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio66";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  cdc-pdm-2-lines {
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <8>;
    };
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-lines {
   cdc_pdm_lines_act: pdm_lines_on {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <8>;
    };
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-comp-lines {
   cdc_pdm_comp_lines_act: pdm_comp_lines_on {
    mux {
     pins = "gpio67", "gpio68";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <8>;
    };
   };

   cdc_pdm_comp_lines_sus: pdm_comp_lines_off {
    mux {
     pins = "gpio67", "gpio68";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio67", "gpio68";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cross-conn-det {
   cross_conn_det_act: lines_on {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     output-low;
     bias-pull-down;
    };
   };

   cross_conn_det_sus: lines_off {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa-vi {
   wsa_vi_on: wsa_vi_on {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <8>;
     bias-disable;
    };
   };

   wsa_vi_off: wsa_vi_off {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa_reset {
   wsa_reset_on: wsa_reset_on {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-high;
    };
   };

   wsa_reset_off: wsa_reset_off {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-low;
    };
   };
  };


  wsa_clk {
   wsa_clk_on: wsa_clk_on {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
    };
   };

   wsa_clk_off: wsa_clk_off {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-lines {
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    mux {
     pins = "gpio91", "gpio93";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio91", "gpio93";
     drive-strength = <8>;
    };
   };

   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    mux {
     pins = "gpio91", "gpio93";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio91", "gpio93";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-ws-lines {
   pri_tlmm_ws_act: pri_tlmm_ws_act {
    mux {
     pins = "gpio92";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio92";
     drive-strength = <8>;
    };
   };

   pri_tlmm_ws_sus: pri_tlmm_ws_sus {
    mux {
     pins = "gpio92";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio92";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  spi3 {
   spi3_default: spi3_default {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <12>;
     bias-disable = <0>;
    };
   };

   spi3_sleep: spi3_sleep {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi3_cs0_active: cs0_active {

    mux {
     pins = "gpio10";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi3_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };

  spi6 {
   spi6_default: spi6_default {

    mux {

     pins = "gpio20", "gpio21", "gpio23";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio20", "gpio21", "gpio23";
     drive-strength = <12>;
     bias-disable = <0>;
    };
   };

   spi6_sleep: spi6_sleep {

    mux {

     pins = "gpio20", "gpio21", "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio20", "gpio21", "gpio23";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi6_cs0_active: cs0_active {

    mux {
     pins = "gpio22";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio22";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi6_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio22";
     function = "gpio";
    };

    config {
     pins = "gpio22";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };


  ts_int_default: ts_int_default {
   mux {
    pins = "gpio65";
    function = "gpio";
   };
   config {
    pins = "gpio65";
    drive-strength = <16>;

    input-enable;
    bias-disable;
   };
  };

  ts_int_output_high: ts_int_output_high {
   mux {
    pins = "gpio65";
    function = "gpio";
   };
   config {
    pins = "gpio65";
    output-high;
   };
  };

  ts_int_output_low: ts_int_output_low {
   mux {
    pins = "gpio65";
    function = "gpio";
   };
   config {
    pins = "gpio65";
    output-low;
   };
  };

  ts_int_input: ts_int_input {
   mux {
    pins = "gpio65";
    function = "gpio";
   };
   config {
    pins = "gpio65";
    input-enable;
    bias-disable;
   };
  };

  ts_rst_default: ts_rst_default {
   mux {
    pins = "gpio64";
    function = "gpio";
   };
   config {
    pins = "gpio64";
    drive-strength = <16>;

    input-enable;
    bias-disable;
   };
  };

  ts_rst_output_high: ts_rst_output_high {
   mux {
    pins = "gpio64";
    function = "gpio";
   };
   config {
    pins = "gpio64";
    output-high;
   };
  };

  ts_rst_output_low: ts_rst_output_low {
   mux {
    pins = "gpio64";
    function = "gpio";
   };
   config {
    pins = "gpio64";
    output-low;
   };
  };

  ts_rst_input: ts_rst_input {
   mux {
    pins = "gpio64";
    function = "gpio";
   };
   config {
    pins = "gpio64";
    input-enable;
    bias-disable;
   };
  };


  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio65", "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio65", "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio85", "gpio86", "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio85", "gpio86", "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };
  pmx_qdsd_clk {
   qdsd_clk_sdcard: clk_sdcard {
    config {
     pins = "qdsd_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };
   qdsd_clk_trace: clk_trace {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_spmi: clk_spmi {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_cmd {
   qdsd_cmd_sdcard: cmd_sdcard {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_trace: cmd_trace {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swduart: cmd_uart {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_jtag: cmd_jtag {
    config {
     pins = "qdsd_cmd";
     bias-disable;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_spmi: cmd_spmi {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <10>;
    };
   };
  };

  pmx_qdsd_data0 {
   qdsd_data0_sdcard: data0_sdcard {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_trace: data0_trace {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_swduart: data0_uart {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_jtag: data0_jtag {
    config {
     pins = "qdsd_data0";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data0_spmi: data0_spmi {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data1 {
   qdsd_data1_sdcard: data1_sdcard {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_trace: data1_trace {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_swduart: data1_uart {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_jtag: data1_jtag {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data2 {
   qdsd_data2_sdcard: data2_sdcard {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_trace: data2_trace {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_swduart: data2_uart {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_jtag: data2_jtag {
    config {
     pins = "qdsd_data2";
     bias-pull-up;
     drive-strength = <8>;
    };
   };
  };

  pmx_qdsd_data3 {
   qdsd_data3_sdcard: data3_sdcard {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_trace: data3_trace {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_swduart: data3_uart {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_jtag: data3_jtag {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_spmi: data3_spmi {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
  };

  typec_ssmux_config: typec_ssmux_config {
   mux {
    pins = "gpio139";
    function = "gpio";
   };

   config {
    pins = "gpio139";
    drive-strength = <2>;
    bias-disable;
   };
  };

  ssusb_mode_sel: ssusb_mode_sel {
   mux {
    pins = "gpio12";
    function = "gpio";
   };

   config {
    pins = "gpio12";
    drive-strength = <2>;
    bias-disable;
    input-disable;
   };
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/msm8953-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-moto-pinctrl.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-moto-pinctrl.dtsi"
&tlmm{
 fps: fps {
  rst_active: rst_active {

   mux {
    pins = "gpio47";
    function = "gpio";
   };

   config {
    pins = "gpio47";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  rst_suspend: rst_suspend{

   mux {
    pins = "gpio47";
    function = "gpio";
   };

   config {
    pins = "gpio47";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  int_active: int_active {

   mux {
    pins = "gpio42";
    function = "gpio";
   };

   config {
    pins = "gpio42";
    drive-strength = <2>;
    input-enable;
   };
  };

  int_suspend: int_suspend{

   mux {
    pins = "gpio42";
    function = "gpio";
   };

   config {
    pins = "gpio42";
    drive-strength = <2>;
    input-enable;
   };
  };
 };

 i2c_1 {
  i2c_1_active: i2c_1_active {
   i2c_1 {
    pins = "gpio2", "gpio3";
    function = "blsp_i2c1";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 i2c_2 {
  i2c_2_active: i2c_2_active {

   mux {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c2";
   };

   config {
    pins = "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };
  };

  i2c_2_sleep: i2c_2_sleep {

   mux {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c2";
   };

   config {
    pins = "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };
  };

  laser_active: laser_active {
   mux {
    pins = "gpio86", "gpio43";
    function = "gpio";
   };

   config {
    pins = "gpio86", "gpio43";
    drive-strength = <2>;
    bias-disable;
   };
  };
  laser_suspend: laser_suspend{
   mux {
    pins = "gpio86", "gpio43";
    function = "gpio";
   };

   config {
    pins = "gpio86", "gpio43";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 i2c_3 {
  i2c_3_active: i2c_3_active {

   mux {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c3";
   };

   config {
    pins = "gpio10", "gpio11";
    drive-strength = <2>;
    bias-disable;
   };
  };

  i2c_3_sleep: i2c_3_sleep {

   mux {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c3";
   };

   config {
    pins = "gpio10", "gpio11";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };
 i2c_4 {
  i2c_4_active: i2c_4_active {
   i2c_4 {
    pins = "gpio14", "gpio15";
    function = "blsp_i2c4";
    drive-strength = <2>;
    bias-disable;
   };
  };

  i2c_4_sleep: i2c_4_sleep {
   i2c_4 {
    pins = "gpio14", "gpio15";
    function = "blsp_i2c4";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 spi_8 {
  spi_8_active: spi_8_active {
   mux {

    pins = "gpio96", "gpio97", "gpio99";
    function = "blsp_spi8";
   };

   config {
    pins = "gpio96", "gpio97", "gpio99";
    drive-strength = <12>;
    bias-disable = <0>;
   };
  };

  spi_8_sleep: spi_8_sleep {
   mux {

    pins = "gpio96", "gpio97", "gpio99";
    function = "blsp_spi8";
   };

   config {
    pins = "gpio96", "gpio97", "gpio99";
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  spi8_cs0_active: cs0_active {
   mux {
    pins = "gpio98";
    function = "blsp_spi8";
   };

   config {
    pins = "gpio98";
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  spi8_cs0_sleep: cs0_sleep {
   mux {
    pins = "gpio98";
    function = "blsp_spi8";
   };

   config {
    pins = "gpio98";
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };
 };

 spi_6 {
  spi_6_active: spi_6_active {
   mux {

    pins = "gpio20", "gpio21", "gpio23";
    function = "blsp_spi6";
   };

   config {
    pins = "gpio20", "gpio21", "gpio23";
    drive-strength = <12>;
    bias-disable = <0>;
   };
  };

  spi_6_sleep: spi_6_sleep {
   mux {

    pins = "gpio20", "gpio21", "gpio23";
    function = "blsp_spi6";
   };

   config {
    pins = "gpio20", "gpio21", "gpio23";
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  spi6_cs0_active: cs0_active {
   mux {
    pins = "gpio22";
    function = "blsp_spi6";
   };

   config {
    pins = "gpio22";
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  spi6_cs0_sleep: cs0_sleep {
   mux {
    pins = "gpio22";
    function = "blsp_spi6";
   };

   config {
    pins = "gpio22";
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };
 };

 spi_1 {
  spi_1_active: spi_1_active {
   mux {

    pins = "gpio0", "gpio1", "gpio3";
    function = "blsp_spi1";
   };

   config {
    pins = "gpio0", "gpio1", "gpio3";
    drive-strength = <12>;
    bias-disable = <0>;
   };
  };

  spi_1_sleep: spi_1_sleep {
   mux {

    pins = "gpio0", "gpio1", "gpio3";
    function = "gpio";
   };

   config {
    pins = "gpio0", "gpio1", "gpio3";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };
  };

  spi1_cs0_active: cs0_active {
   mux {
    pins = "gpio2";
    function = "blsp_spi1";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  spi1_cs0_sleep: cs0_sleep {
   mux {
    pins = "gpio2";
    function = "gpio";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  spi1_cs1_active: cs1_active {
   mux {
    pins = "gpio35";
    function = "blsp1_spi";
   };

   config {
    pins = "gpio35";
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  spi1_cs1_sleep: cs1_sleep {
   mux {
    pins = "gpio35";
    function = "gpio";
   };

   config {
    pins = "gpio35";
    input-enable;
    bias-pull-down;
    drive-strength = <2>;
   };
  };
  spi_1_mosi_ack: spi_1_mosi_ack {
   mux {
    pins = "gpio0";
    function = "gpio";
   };

   config {
    pins = "gpio0";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };
  spi_1_miso_ack: spi_1_miso_ack {
   mux {
    pins = "gpio1";
    function = "gpio";
   };

   config {
    pins = "gpio1";
    drive-strength = <2>;
    bias-disable;
    input-enable;
   };
  };
 };

 muc_spi_ctrl: muc_spi_ctrl@0 {
  config {
   pins = "gpio38", "gpio72", "gpio59";
   bias-disable;
  };
 };

 blsp2_uart1_active: blsp2_uart1_active {
  mux {
   pins = "gpio16", "gpio17", "gpio18", "gpio19";
   function = "blsp_uart5";
  };

  config {
   pins = "gpio16", "gpio17", "gpio18", "gpio19";
   drive-strength = <2>;
   bias-disable;
  };
 };

 blsp2_uart1_sleep: blsp2_uart1_sleep {
  mux {
   pins = "gpio16", "gpio17", "gpio18", "gpio19";
   function = "gpio";
  };
  config {
   pins = "gpio16", "gpio17", "gpio18", "gpio19";
   drive-strength = <2>;
   bias-disable;
  };
 };

 cs35l34_reset_default: cs35l34_reset_default {
  config {
   pins = "gpio94";
   output-high;
   bias-pull-up;
   drive-strength = <2>;
  };
 };

 marley_irq_default: marley_irq_default {
  config {
   pins = "gpio46";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 marley_reset_default: marley_reset_default {
  config {
   pins = "gpio68";
   output-high;
   bias-pull-up;
   drive-strength = <2>;
  };
 };

 touch_reset_n {


  touch_reset_default: default {
   mux {
    pins = "gpio64";
    function = "gpio";
   };

   config {
    pins = "gpio64";
    output-low;
   };
  };

  touch_reset_active: active {
   mux {
    pins = "gpio64";
    function = "gpio";
   };

   config {
    pins = "gpio64";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };

 touch_int_n {


  touch_int_default: default {
   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    bias-disable;
   };
  };

  touch_int_active: active {
   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };

 pmx_motosh_out: pmx_motosh_out {
  config {
   pins ="gpio8", "gpio128", "gpio31";
   function = "gpio";
   output-low;
   drive-strength = <2>;
   bias-disable;
  };
 };

 pmx_motosh_in: pmx_motosh_in {
  config {
   pins = "gpio9", "gpio12", "gpio129";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 fusb302_int{


  fusb302_int_default: default {
   mux {
    pins = "gpio67";
    function = "gpio";
   };

   config {
    pins = "gpio67";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  fusb302_int_active: active {
   mux {
    pins = "gpio67";
    function = "gpio";
   };

   config {
    pins = "gpio67";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };


 cdc_1p2_en {
  cdc_1p2_en_default: cdc_1p2_en_default {
   mux {
    pins = "gpio126";
    function = "gpio";
   };

   config {
    pins = "gpio126";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 muc_attach: muc_attach@0 {
  config {
   pins = "gpio60", "gpio72";
   bias-disable;
   drive-strength = <16>;
  };
 };

 muc_bplus_ilim: muc_bplus_ilim@0 {
  mux {
   pins = "gpio114";
   function = "gpio";
  };
  config {
   pins = "gpio114";
   drive-strength = <2>;
   bias-disable;
  };
 };

 apba_default: apba_default@0 {
  apba_1p1_en {
   pins = "gpio39";
   drive-strength = <2>;
   bias-pull-down;
  };
  apba_bootret {
   pins = "gpio140";
   drive-strength = <2>;
   bias-pull-down;
  };

  apba_reset_n {
   pins = "gpio132";
   drive-strength = <2>;
   bias-pull-down;
  };

  apba_wake {
   pins = "gpio141";
   drive-strength = <2>;
   bias-pull-up;
  };

  apba_int_n {
   pins = "gpio62";
   drive-strength = <2>;
   bias-pull-up;
  };

  apba_sflash_en {
   pins = "gpio41";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 nfc_irq_default: nfc_irq_default {
  config {
   pins = "gpio13";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 nfc_en_default: nfc_en_default {
  config {
   pins = "gpio89";
   drive-strength = <2>;
   bias-pull-down;
   output-low;
  };
 };

 nfc_firm_default: nfc_firm_default {
  config {
   pins = "gpio87";
   drive-strength = <2>;
   bias-pull-down;
   output-low;
  };
 };

 hd3ss460_amsel{

  hd3ss460_amsel_default: default {
   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    drive-strength = <2>;
    bias-pull-up;
    output-low;
   };
  };

  hd3ss460_amsel_active: active {
   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };

 hub_reset_n_default: hub_reset_n_default {
  config {
   pins = "gpio74";
   drive-strength = <2>;
   bias-pull-down;
   output-low;
  };
 };

 hub_int_n_default: hub_int_n_default {
  config {
   pins = "gpio48";
   drive-strength = <2>;
   bias-disable;
  };
 };

 factory_default: factory_default {
  config {
   pins = "gpio110";
   drive-strength = <2>;
   bias-pull-down;
   output-low;
  };
 };


 /delete-node/ tlmm_gpio_key;
 tlmm_gpio_key {
  gpio_key: gpio_key {
   mux {
    pins = "gpio85";
    function = "gpio";
   };
   config {
    pins = "gpio85";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };

 otg_en_default: otg_en_default {
  config {
   pins = "gpio109";
   drive-strength = <2>;
   bias-pull-down;
  };
 };
 otg_fault_default: otg_fault_default {
  config {
   pins = "gpio34";
   drive-strength = <2>;
   bias-disable;
  };
 };

 sec-tlmm-lines {
  sec_tlmm_lines_sus: sec_tlmm_lines_sus {
   mux {
    function = "gpio";
   };
   config {
    input-enable;
   };
  };
 };

 anx_rst_active: anx_rst_active {
  mux {
   pins = "gpio139";
   function = "gpio";
  };
  config {
   pins = "gpio139";
   drive-strength = <2>;
   bias-disable = <0>;
  };
 };

 anx_rst_suspend: anx_rst_suspend {
  mux {
   pins = "gpio139";
   function = "gpio";
  };
  config {
   pins = "gpio139";
   drive-strength = <2>;
   bias-disable = <0>;
  };
 };

 anx_chip_pd_active: anx_chip_pd_active {
  mux {
   pins = "gpio50";
   function = "gpio";
  };
  config {
   pins = "gpio50";
   drive-strength = <2>;
   bias-disable;
  };
 };

 anx_chip_pd_suspend: anx_chip_pd_suspend {
  mux {
   pins = "gpio50";
   function = "gpio";
  };
  config {
   pins = "gpio50";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 anx_cbl_det_active: anx_cbl_det_active {
  mux {
   pins = "gpio44";
   function = "gpio";
  };
  config {
   pins = "gpio44";
   drive-strength = <2>;
   bias-disable;
  };
 };

 anx_irq_active: anx_irq_active {
  mux {
   pins = "gpio73";
   function = "gpio";
  };
  config {
   pins = "gpio73";
   drive-strength = <2>;
   bias-disable = <0>;
  };
 };
};

/delete-node/ &hsuart_active;
/delete-node/ &hsuart_sleep;
/delete-node/ &blsp2_uart0_active;
/delete-node/ &blsp2_uart0_sleep;
# 17 "arch/arm64/boot/dts/qcom/msm8953-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-dummy-qhd-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-mot-dummy-qhd-video.dtsi"
&mdss_mdp {
 mot_dummy_vid_qhd: qcom,mdss_dsi_mot_dummy_qhd_video {
  qcom,mdss-dsi-panel-name = "mipi_mot_video_dummy_qhd";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-supplier = "video_dummy";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <540>;
  qcom,mdss-dsi-panel-height = <960>;
  qcom,mdss-pan-physical-width-dimension = <54>;
  qcom,mdss-pan-physical-height-dimension = <95>;
  qcom,mdss-dsi-h-front-porch = <32>;
  qcom,mdss-dsi-h-back-porch = <4>;
  qcom,mdss-dsi-h-pulse-width = <32>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <15>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-panel-timings = [00 06 02 01 02 09 02 02 01 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x0c>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>;

  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-no-panel-read-support;
 };
};
# 18 "arch/arm64/boot/dts/qcom/msm8953-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/carrier-channel-ids.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/carrier-channel-ids.dtsi"
/ {
 channel-id-map =
  "acg",
  "amxbr",
  "amxpr",
  "amxmx",
  "amxcl",
  "amxar",
  "amxla",
  "amxpe",
  "amxco",
  "tefbr",
  "tefmx",
  "tefar",
  "tefcl",
  "tefpe",
  "tefco",
  "perar",
  "entcl",
  "iusmx",
  "niibr",
  "niicl",
  "niimx",
  "niipe",
  "oibr",
  "timbr",
  "tigco",
  "retbr",
  "retar",
  "retla",
  "retcl",
  "tefla",
  "retla1st",
  "tefunl",
  "tigca",
  "tigca1st",
  "retmx",
  "attmx",
  "womcl",
  "avaco",
  "retpe",
  "openla",
  "opencl",
  "openmx",
  "altmx",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "reteu",
  "retgb",
  "retfr",
  "retes",
  "retie",
  "retde",
  "vfgb",
  "vfde",
  "vffr",
  "o2gb",
  "o2de",
  "orafr",
  "bouyfr",
  "eegb",
  "tescogb",
  "yoigo",
  "oraes",
  "retapac",
  "retmea",
  "vfit",
  "vfes",
  "vfeu",
  "3gb",
  "tescoie",
  "altfr",
  "3ie",
  "altpt",
  "timit",
  "retma",
  "windit",
  "vfhu",
  "vfro",
  "telhu",
  "playpl",
  "oraeu",
  "dteu",
  "teleu",
  "pluspl",
  "dtpl",
  "tefes",
  "altice",
  "vipeu",
  "veoneu",
  "openeu",
  "reteu2",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "retca",
  "bwaca",
  "tkpca",
  "vzw",
  "att",
  "tmo",
  "sprint",
  "repw",
  "attpre",
  "cricket",
  "cc",
  "usc",
  "tracfone",
  "retus",
  "metropcs",
  "rcica",
  "wndca",
  "dmc",
  "bby",
  "amz",
  "acg",
  "lra",
  "comcast",
  "fi",
  "vzwpre",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "retin",
  "retcn",
  "telstra",
  "vfau",
  "amzin",
  "jioin",
  "airin",
  "retid",
  "cmcc",
  "ctcn",
  "cucn",
  "retmm",
  "gt4gtw",
  "retth",
  "retru",
  "trueth",
  "smarthk",
  "mobilpk",
  "retsea",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined",
  "undefined";
};
# 19 "arch/arm64/boot/dts/qcom/msm8953-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/include/moto-mem-reserve.h" 1
# 20 "arch/arm64/boot/dts/qcom/msm8953-moto-common.dtsi" 2

/ {
 aliases {
  i2c1 = &i2c_1;
  i2c2 = &i2c_2;
  i2c3 = &i2c_3;
  i2c4 = &i2c_4;
  spi1 = &spi_1;
  spi6 = &spi_6;
  spi8 = &spi_8;
  uart5 = &blsp2_uart1;
  /delete-property/ spi3;
  /delete-property/ i2c5;
 };

 utags {
  compatible = "mmi,utags";
  mmi,main-utags = "/dev/block/bootdevice/by-name/utags";
  mmi,backup-utags = "/dev/block/bootdevice/by-name/utagsBackup";
 };

 hw {
  compatible = "mmi,utags";
  mmi,dir-name = "hw";
  mmi,main-utags = "/dev/block/bootdevice/by-name/hw";
 };
};

&reserved_memory {
 ramoops_mem: ramoops_mem_region {
  compatible = "ramoops";
  ramoops-annotate-size = <0x800>;
  no-map;
  console-size = <0x40000>;
  pmsg-size = <0x40000>;
  record-size = <0x3f800>;
  reg = <0x0 0xef000000 0x0 (0x40000 + 0x40000 + 0x3f800)>;
  label = "ramoops_mem";
 };
 tzlog_dump_mem: tzlog_dump_mem_region {
  no-map;
  reg = <0x0 ((0xef000000 - (0x5c00 * 8)) - 0x2000)
   0x0 0x30000>;
  label = "tzlog_bck_mem";
 };
 wdog_cpuctx_mem: wdog_cpuctx_region {
  no-map;
  reg = <0x0 (0xef000000 - (0x5c00 * 8))
   0x0 (0x5c00 * 8)>;
 };
 mmi_annotate_mem: mmi_annotate_mem_region {
   no-map;
   reg = <0x0 (((0xae000000 -0x400000) - 0x400000) - 0x800)
     0x0 0x800>;
 };
};

&soc{
 /delete-node/ uart@78b0000;
 /delete-node/ uart@7aef000;
 /delete-node/ i2c@7af5000;
 /delete-node/ spi@78b7000;
 /delete-node/ adv_vreg;
 /delete-node/ sound-9335;

 alsa_to_h2w {
  compatible = "mmi,alsa-to-h2w";
 };

 dummy_vreg: dummy_vreg {
  compatible = "regulator-fixed";
  status = "ok";
  regulator-name = "dummy_vreg";
  regulator-always-on;
 };

 i2c_2: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b6000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 96 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x1076f220>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
   <&dma_blsp1 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  cs35l34@40 {
   compatible = "cirrus,cs35l34";
   reg = <0x40>;

   cirrus,gain-zc = <1>;
   pinctrl-names = "default";
   pinctrl-0 = <&cs35l34_reset_default>;
  };

  stmvl53l0@29 {
   compatible = "st,stmvl53l0_i2c";
   reg = <0x29>;
   vdd-supply = <&pm8950_l22>;
   gpios = <&tlmm 86 0>, <&tlmm 43 0>;
   qcom,gpio-reset = <0>;
   qcom,gpio-req-tbl-num = <0 1>;
   qcom,gpio-req-tbl-flags = <0 1>;
   qcom,gpio-req-tbl-label ="TOF_XSHUTDOWN","TOF_INT";
   pinctrl-names = "laser_default", "laser_suspend";
   pinctrl-0 = <&laser_active >;
   pinctrl-1 = <&laser_suspend >;
   st,sensorthreshold = <60 65>;
   st,xtalkval = <19>;
  };

  fusb302@22 {
   compatible = "fairchild,fusb302";
   reg = <0x22>;
   gpios = <&tlmm 67 1>;
   fusb,gpio-labels = "gpio_fusb_int_n";
   pinctrl-names = "default", "active";
   pinctrl-0 = <&fusb302_int_default>;
   pinctrl-1 = <&fusb302_int_active>;
  };

  pnxxx: pnxxx@28 {
   compatible = "nxp,pn544";
   reg = <0x28>;
   interrupt-parent = <&tlmm>;
   interrupts = <13 0>;
   gpios = <&tlmm 13 0>,
   <&tlmm 89 0>,
   <&tlmm 87 0>;

   nxp,pnxxx-discharge-delay = <100>;
   nxp,pnxxx-ven-inv-polarity = <0>;

   pinctrl-names = "default";
   pinctrl-0 = <&nfc_irq_default &nfc_en_default &nfc_firm_default>;
  };

  /delete-node/ adv7533@39;

  usb3813@2D {
   compatible = "microchip,usb3813";
   reg = <0x2D>;
   pinctrl-0 = <&hub_reset_n_default &hub_int_n_default>;
   pinctrl-names = "default";
   gpios = <&tlmm 74 0x20>,
    <&tlmm 48 1>;
   gpio-labels = "gpio_hub_reset_n",
    "gpio_hub_int_n";
   clock-names = "hub_clk";
   clocks = <&clock_gcc 0xfe15cb87>;
   switch-usbhost;
   vdd-hsic-supply = <&pm8953_l23>;
  };
 };

 i2c_3: i2c@78b7000 {
  status = "okay";
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b7000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 97 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x9e25ac82>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_3_active>;
  pinctrl-1 = <&i2c_3_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
   <&dma_blsp1 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  synaptics_dsx_i2c@20 {
   compatible = "synaptics,synaptics_dsx_i2c";
   reg = <0x20>;
   interrupt-parent = <&tlmm>;
   interrupts = <65 0x2008>;
   gpios = <&tlmm 65 0x2008>,
    <&tlmm 64 0>;
   synaptics,gpio-config;
   pinctrl-names = "default", "active";
   pinctrl-0 = <&touch_reset_default &touch_int_default>;
   pinctrl-1 = <&touch_reset_active &touch_int_active>;
   config_modifier-names = "aod", "fps";
   config_modifier-aod {
    aod-suspended {

     patch-data = "S";
    };
   };
   config_modifier-fps {
    enable-notification;
    fps-active {
     touch-clip-area = <400 1870 700 1919 1>;
    };
   };
  };

 };


 i2c_4: i2c@78b8000 {



  status = "okay";
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b8000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 98 0>;
  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,
   <&dma_blsp1 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xd7f40f6f>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;

  motosh@43 {
   compatible = "stm,motosh";
   reg = <0x43>;
   gpios = <&tlmm 129 0>,
    <&tlmm 31 0>,
    <&tlmm 8 0>,
    <&tlmm 9 0>,
    <&tlmm 128 0>,
    <&tlmm 12 0>;
   motosh_fw_version = "stml47x";
   lux_table = <7 60 120 1800 4245 11350>;
   brightness_table = <5 15 23 48 70 102 168>;
   qd_pm_qos_latency = <350>;
   qd_pm_qos_timeout = <500000>;
   bslen_pin_active_value = <1>;
   ct406_detect_threshold = <0x0096>;
   ct406_undetect_threshold = <0x0050>;
   ct406_recalibrate_threshold = <0x0064>;
   ct406_pulse_count = <0x03>;
   ct406_prox_gain = <0x02>;
   ct406_als_lux1_c0_mult = <0x49C>;
   ct406_als_lux1_c1_mult = <0x8CC>;
   ct406_als_lux1_div = <0x80>;
   ct406_als_lux2_c0_mult = <0x129>;
   ct406_als_lux2_c1_mult = <0x1E6>;
   ct406_als_lux2_div = <0x80>;
   sensor1-supply = <&pm8953_l6>;
   sensor2-supply = <&pm8953_l22>;
   accel_orient = <3>;
   gyro_orient = <3>;
   mag_orient = <11>;
   mag_config = <5>;
   panel_type = <1>;
   IR_config = <1>;
   cover_detect_polarity = <1>;
   pinctrl-names = "default";
   pinctrl-0 = <&pmx_motosh_out &pmx_motosh_in>;
   antcap_cfg = [54 21 03 00 00 0a 52 00 00 0b e7 00 00 09 9f 00 00 12 74 13 88 00 00 00 00 80 00 14 1e 00 a4 13 ec 00 00 00 00 00 de ad be ef 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ];
   headset_detect_enable = <1>;
   headset_insertion_debounce = <0x01F4>;
   headset_removal_debounce = <0x0080>;
   headset_button_down_debounce = <0x0032>;
   headset_button_up_debounce = <0x0032>;
   headset_button_0-1_threshold = <0x009D>;
   headset_button_1-2_threshold = <0x0145>;
   headset_button_2-3_threshold = <0x0201>;
   headset_button_3-upper_threshold = <0x03B0>;
   headset_button_1_keycode = <0xE2>;
   headset_button_2_keycode = <0x246>;
   headset_button_3_keycode = <0x73>;
   headset_button_4_keycode = <0x72>;
  };
 };

 spi_6: spi@7af6000 {
  status = "ok";
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x07af6000 0x600>,
  <0x07ac4000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 300 0>, <0 239 0>;
  spi-max-frequency = <19200000>;

  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <6>;
  qcom,bam-producer-pipe-index = <7>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_6_active &spi6_cs0_active>;
  pinctrl-1 = <&spi_6_sleep &spi6_cs0_sleep>;

  clock-names = "iface_clk", "core_clk";

  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0xbf54ca6d>;

  marley: marley@0 {
   compatible = "cirrus,cs47l35";
   spi-max-frequency = <26000000>;
   reg = <0x0>;
   interrupt-parent = <&tlmm>;
   interrupts = <46 0>;
   interrupt-controller;
   #interrupt-cells = <2>;
   wlf,reset = <&tlmm 68 0>;
   wlf,out-mono = <1 0 0 0 0 0>;
   wlf,micbias1 = <1800 1 1 1 1 0>;
   wlf,micbias2 = <1800 1 1 1 1 0>;
   pinctrl-names = "default";
   pinctrl-0 = <&marley_irq_default &marley_reset_default>;

   AVDD-supply = <&pm8953_l6>;
   DBVDD1-supply = <&pm8953_l6>;
   DBVDD2-supply = <&pm8953_l6>;
   CPVDD-supply = <&pm8953_l6>;
   CPVDD1-supply = <&pm8953_l6>;
   CPVDD2-supply = <&pm8953_l6>;
   DCVDD-supply = <&pm8953_l6>;
   SPKVDD-supply = <&dummy_vreg>;

   gpio-controller;
   #gpio-cells = <2>;

   wlf,gpio-defaults = <
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00000040 0x00000000
    0x00002000 0x0000f000
    0xffffffff 0xffffffff
    0xffffffff 0xffffffff
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
   >;

   adsps {
    #address-cells = <1>;
    #size-cells = <0>;
    adsp@0ffe00 {
     reg = <0x0ffe00>;
     firmware {
      ultrasound {
       wlf,wmfw-file = "ultrasound";
       wlf,bin-file = "ultrasound";
       wlf,compr-caps = <1 1 4 1 96000>;
      };
     };
    };
    adsp@17fe00 {
     reg = <0x17fe00>;
     firmware {
      frontend {
       wlf,wmfw-file = "aov-frontend";
       wlf,bin-file = "aov-vrgain";
       wlf,compr-caps = <1 1 4 1 16000>;
      };
     };
    };
    adsp@1ffe00 {
     reg = <0x1ffe00>;
     firmware {
      aov {
       wlf,wmfw-file = "aov-control";
       wlf,bin-file = "aov-model";
       wlf,compr-caps = <1 1 4 1 16000>;
      };
     };
    };
   };
  };
 };

 spi_8: spi@7af8000 {
  compatible = "qcom,spi-qup-v2";
  status = "ok";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical";
  reg = <0x07af8000 0x600>;
  interrupt-names = "spi_irq";
  interrupts = <0 302 0>;
  spi-max-frequency = <19200000>;

  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_8_active>;
  pinctrl-1 = <&spi_8_sleep>;
  qcom,infinite-mode = <0>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;

  fpc_fpc1020@0{
   compatible = "fpc,fpc1020";
   status = "ok";
   reg = <0>;
   interrupts = <42 0x0>;
   spi-max-frequency = <4800000>;
   fpc,gpio_irq = <&tlmm 42 0>;
   fpc,gpio_rst = <&tlmm 47 0>;
   fpc,txout_boost_enable;
   vcc_spi-supply = <&pm8953_s3>;
   vcc_ana-supply = <&pm8953_l6>;
   vcc_io-supply = <&pm8953_l6>;
   clock-names = "iface_clk", "core_clk";
   clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x01a72b93>;
  };
 };


 cdc_1p2v: cdc_1p2v {
  status = "disabled";
  compatible = "regulator-fixed";
  regulator-name = "cdc_1p2v";
  enable-active-high;
  gpio = <&tlmm 126 0>;
 };

 blsp2_uart1: uart@7aef000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x7aef000 0x200>,
   <0x7ac4000 0x1f000>;
  reg-names = "core_mem", "bam_mem";

  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart1>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 306 0
    1 &intc 0 239 0
    2 &tlmm 17 0>;

  qcom,tx-gpio = <&tlmm 16 0>;
  qcom,rx-gpio = <&tlmm 17 1>;
  qcom,cts-gpio = <&tlmm 18 0>;
  qcom,rts-gpio = <&tlmm 19 1>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x8c3512ff>,
   <&clock_gcc 0x8f283c1d>;
  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,msm-bus,name = "blsp2_uart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <84 512 0 0>,
    <84 512 500 800>;
  status = "ok";
 };

 mod_uart {
  compatible = "mmi,mod-uart";
  mmi,tty = "ttyHS5";
  mmi,tty_speed = <115200>;
  mmi,intf-id = /bits/ 8 <5>;

  pinctrl-names = "default", "active";
  pinctrl-0 = <&blsp2_uart1_sleep>;
  pinctrl-1 = <&blsp2_uart1_active>;
 };

 muc: muc {
  compatible = "mmi,muc";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0xffffffff>;

  gpios = <&tlmm 60 1>,
   <&pmi8950_gpios 1 0>,
   <&tlmm 72 1>,
   <&tlmm 38 2>,
   <&tlmm 59 1>,
   <&pmi8950_mpps 1 0>,
   <&tlmm 0 0>,
   <&tlmm 1 1>,
   <&tlmm 114 2>,
   <0>,
   <&pmi8950_mpps 4 1>,
   <&tlmm 3 1>;

  mmi,muc-ctrl-gpio-labels = "gpio_muc_det_n",
     "gpio_muc_bplus_en",
     "gpio_muc_int_n",
     "gpio_muc_wake_n",
     "gpio_muc_rdy_n",
     "gpio_muc_ff",
     "gpio_muc_spi_mosi",
     "gpio_muc_spi_miso",
     "gpio_muc_bplus_iset",
     "gpio_muc_bplus_discharg",
     "gpio_muc_bplus_fault_n",
     "gpio_muc_clk";


  mmi,spi-shared-with-flash;

  mmi,muc-ctrl-det-hysteresis = <200>;
  mmi,muc-ctrl-rm-hysteresis = <5>;
  mmi,muc-ctrl-en-seq = <1 1 100>;
  mmi,muc-ctrl-dis-seq = <1 0 505>;


  mmi,muc-ctrl-ff-seq-v1 = <5 1 20>, <1 0 100>,
     <1 1 100>, <5 0 20>;


  mmi,muc-ctrl-ff-seq-v2 = <1 1 100>, <5 1 20>,
     <5 0 20>;

  pinctrl-names = "disconnected", "spi_active", "spi_ack", "i2c_active";
  pinctrl-0 = <&muc_attach &spi_1_sleep &muc_spi_ctrl &spi1_cs0_sleep &muc_bplus_ilim>;
  pinctrl-1 = <&muc_attach &spi_1_active &muc_spi_ctrl &spi1_cs0_active &muc_bplus_ilim>;
  pinctrl-2 = <&spi_1_mosi_ack &spi_1_miso_ack>;
  pinctrl-3 = <&muc_attach &i2c_1_active &muc_spi_ctrl &muc_bplus_ilim>;

  transports {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0xffffffff>;


   spi_1: spi@78b5000 { };


   i2c_1: i2c@78b5000 { };
  };
 };

 muc_svc: muc_svc@0 {
  compatible = "mmi,muc_svc";

  mmi,use-authentication;
  mmi,endo-mask = <0x4755>;
  mmi,default-root-ver = /bits/ 8 <2>;
 };

 apba_ctrl {
  compatible = "mmi,apba-ctrl";
  reg = <0 0>;
  clock-names = "apba_mclk";
  clocks = <&clock_gcc 0xfe15cb87>;
  pinctrl-names = "default", "spi_active";
  pinctrl-0 = <&apba_default &spi1_cs1_sleep>;
  pinctrl-1 = <&apba_default &spi1_cs1_active>;
  gpios = <&tlmm 39 0>,
   <&tlmm 140 0>,
   <&pmi8950_mpps 2 2>,
   <&tlmm 132 0>,
   <&tlmm 62 1>,
   <&tlmm 141 0>,
   <&tlmm 41 0>;
  mmi,gpio-labels = "gpio_apba_1p1_en",
      "gpio_apba_bootret",
      "gpio_mphy_i2s_sel",
      "gpio_apba_rst_n",
      "gpio_apba_int_n",
      "gpio_apba_wake",
      "gpio_apba_sflash_en";
  mmi,int-index = <4>;






  mmi,enable-preclk-seq = <6 0 0>, <3 0 0>, <5 1 0>, <0 1 0>,
     <1 0 0>, <2 0 1>;
  mmi,enable-postclk-seq = <3 1 0>;
  mmi,disable-seq = <1 0 0>, <2 1 0>, <3 0 1>, <5 0 0>, <0 0 0>;
  mmi,wake-assert-seq = <5 0 0>;
  mmi,wake-deassert-seq = <5 1 0>;
  mmi,flash-start-seq = <6 1 0>, <0 1 11>;
  mmi,flash-end-seq = <0 0 0>, <6 0 0>;
  mmi,apba-unipro-mid = <0x00000126>;
  mmi,apba-unipro-pid = <0x00001001>;
  mmi,apba-ara-vid = <0xfed70128>;
  mmi,apba-ara-pid = <0xfffe0001>;
 };

 mods_camera_ext {
  compatible = "mmi,mods-camera-ext";
  camera_ext_cdsi-supply = <&pm8953_l23>;
 };

 mods_v4l2_hal {
  compatible = "mmi,mods-v4l2_hal";
 };

 mods_codec_shim {
  compatible = "mmi,mods-codec-shim";
 };

 usb3: ssusb@7000000{
  mmi,qos_latency = <10999>;
  vbus_dwc3-supply = <&usb_otg_switch>;
  pinctrl-names = "default";
  pinctrl-0 = <&otg_en_default &otg_fault_default>;
  qcom,otg-fault-gpio = <&tlmm 34 0x1>;
  psy,type-c;
  qcom,ssusb-compliance;
  dwc3@7000000 {
   controller-number = /bits/ 8 <1>;
  };
 };

 sound {
  status = "ok";
  compatible = "qcom,msm8952-audio-slim-codec";
  qcom,model = "msm8952-marley-card";


  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
   <&loopback>, <&compress>, <&hostless>,
   <&afe>, <&lsm>, <&routing>, <&cpe>, <&lpa>, <&marley>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
   "msm-pcm-dsp.2", "msm-voip-dsp",
   "msm-pcm-voice", "msm-pcm-loopback",
   "msm-compress-dsp", "msm-pcm-hostless",
   "msm-pcm-afe", "msm-lsm-client",
   "msm-pcm-routing", "msm-cpe-lsm",
   "msm-pcm-lpa", "marley-codec";
  asoc-cpu = <&dai_pri_auxpcm>, <&dai_mi2s3>, <&dai_mi2s5>,
   <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
   <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
   <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
   <&afe_pcm_rx>, <&afe_pcm_tx>,
   <&afe_proxy_rx>, <&afe_proxy_tx>,
   <&incall_record_rx>, <&incall_record_tx>,
   <&incall_music_rx>, <&incall_music_2_rx>,
   <&sb_5_rx>, <&bt_sco_rx>, <&bt_sco_tx>,
   <&int_fm_rx>, <&int_fm_tx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
   "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.5",
   "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
   "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
   "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
   "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
   "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
   "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
   "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
   "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
   "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
   "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
   "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
   "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293";
  asoc-codec = <&stub_codec>;
  asoc-codec-names = "msm-stub-codec.1";
 };

 qcom,msm-dai-mi2s {
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   status = "disabled";
  };
  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   status = "disabled";
  };
  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   status = "disabled";
  };
  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   pinctrl-names = "default", "idle";
   pinctrl-0 = <&sec_tlmm_lines_act>;
   pinctrl-1 = <&sec_tlmm_lines_sus>;
  };
  dai_mi2s5: qcom,msm-dai-q6-mi2s-quin {
   qcom,msm-mi2s-rx-lines = <2>;
   pinctrl-names = "default", "idle";
   pinctrl-0 = <&pri_tlmm_lines_act>, <&pri_tlmm_ws_act>;
   pinctrl-1 = <&pri_tlmm_lines_sus>, <&pri_tlmm_ws_sus>;
  };
  dai_mi2s6: qcom,msm-dai-q6-mi2s-senary {
   status = "disabled";
  };
 };

 qcom,msm-thermal {
  qcom,config-info = "addison";
 };

 qcom,sensor-information {
  sensor_information18: qcom,sensor-information-18 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "chg_therm";
  };

  sensor_information21: qcom,sensor-information-21 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "msm_therm";
  };

  sensor_information22: qcom,sensor-information-22 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "battery";
   qcom,alias-name = "batt_therm";
   qcom,scaling-factor = <1000>;
  };
  sensor_information23: qcom,sensor-information-23 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "front_temp";
   qcom,scaling-factor = <1000>;
  };
  sensor_information24: qcom,sensor-information-24 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "back_temp";
   qcom,scaling-factor = <1000>;
  };
 };

 ramoops {
  compatible = "ramoops";
  status = "ok";

  android,ramoops-buffer-start = <0xef000000>;
  android,ramoops-buffer-size = <0xC0000>;
  android,ramoops-console-size = <0x40000>;
  android,ramoops-pmsg-size = <0x40000>;
  android,ramoops-record-size = <0x3f800>;
  android,ramoops-annotate-size = <0x800>;
  android,ramoops-dump-oops = <0x1>;

  linux,contiguous-region = <&ramoops_mem>;
 };

 wdog_cputctx {
  compatible = "mmi,watchdog_cpu_ctx";
  memory-region = <&wdog_cpuctx_mem>;
 };

 tzlog_dump {
  compatible = "mmi,tzlog-dump";
  memory-region = <&tzlog_dump_mem>;
 };

 mmi_annotate {
  compatible = "mmi,annotate";
  memory-region = <&mmi_annotate_mem>;
  mem-size = <0x20000>;
 };

 wdog: qcom,wdt@b017000 {
  qcom,bark-time = <22000>;
  linux,contiguous-region = <&wdog_cpuctx_mem>;
 };

 qcom_tzlog: tz-log@08600720 {
  status = "okay";
  linux,contiguous-region = <&tzlog_dump_mem>;
 };

 fsusb42 {
  compatible = "fairchild,fsusb42";
  gpios = <&pm8953_gpios 6 0>;
  gpio-names = "gpio_fsusb_select";
  vdd-fsusb42-supply = <&pm8953_l13>;
  status = "okay";
 };

 hd3ss460 {
  compatible = "ti,hd3ss460";
  pinctrl-names = "default", "active";
  pinctrl-0 = <&hd3ss460_amsel_default>;
  pinctrl-1 = <&hd3ss460_amsel_active>;
  gpios = <&pm8953_gpios 7 0>,
   <&tlmm 130 0>,
   <&pm8953_gpios 8 0>;
  hd3-gpio-labels = "gpio_hd3ss460_pol",
    "gpio_hd3ss460_amsel",
    "gpio_hd3ss460_en";
  vdd-hd3ss460-supply = <&pm8953_l6>;
  vdd-voltage-level = <1800000 1800000>;
  vdd-current-level = <200 30000>;
 };

 qusb_phy: qusb@79000 {
  qcom,qusb-phy-init-seq = <0x73 0x80
     0x72 0x84
     0x07 0x88
     0x13 0x8C
     0x30 0x08
     0x79 0x0C
     0x21 0x10
     0x14 0x9C
     0x9F 0x1C
     0x00 0x18>;
 };

 usb_otg_switch: usb-otg-switch {
  compatible = "regulator-fixed";
  regulator-name = "usb_otg_vreg";
  vin-supply = <&smbcharger_external_otg>;
  enable-active-high;
  gpio = <&tlmm 109 0>;
  status = "okay";
 };

 sys_temp_support {
  compatible = "mmi,sys-temp";
  mmi,temperature-names = "front_temp",
     "back_temp";
  status = "ok";
 };
};

&spi_1 {
 status = "ok";
 compatible = "qcom,spi-qup-v2", "moto,mod-spi-transfer";
 #address-cells = <1>;
 #size-cells = <0>;
 reg-names = "spi_physical", "spi_bam_physical";
 reg = <0x078b5000 0x600>,
 <0x07884000 0x1f000>;
 interrupt-names = "spi_irq", "spi_bam_irq";
 interrupts = <0 95 0>, <0 238 0>;
 spi-max-frequency = <48000000>;

 qcom,infinite-mode = <0>;
 qcom,use-bam;
 qcom,ver-reg-exists;
 qcom,bam-consumer-pipe-index = <4>;
 qcom,bam-producer-pipe-index = <5>;
 qcom,master-id = <86>;
 qcom,rt-priority;
 qcom,active-only;

 clock-names = "iface_clk", "core_clk";

 clocks = <&clock_gcc 0x8caa5b4f>,
  <&clock_gcc 0x759a76b0>;


 muc_spi: muc_spi@0 {
  compatible = "moto,muc_spi";
  reg = <0>;
  interrupt-parent = <&tlmm>;
  interrupts = <72 0>;
  spi-max-frequency = <4800000>;

  mmi,intf-id = /bits/ 8 <3>;
 };

 apba_flash: m25p80@1 {
  compatible = "w25q40ew";
  reg = <1>;
  spi-max-frequency = <4800000>;
  #address-cells = <1>;
  #size-cells = <1>;

  partition@0 {
   label = "apba";
   reg = <0x0 0x40000>;
  };
  partition@1 {
   label = "es2_apbaboot";
   reg = <0x0 0x4000>;
  };
  partition@2 {
   label = "es2_apba";
   reg = <0x4000 0x3C000>;
  };
 };
};


&i2c_1 {
 compatible = "qcom,i2c-msm-v2", "moto,mod-i2c-transfer";
 #address-cells = <1>;
 #size-cells = <0>;
 reg-names = "qup_phys_addr";
 reg = <0x78b5000 0x600>;
 interrupt-names = "qup_irq";
 interrupts = <0 95 0>;
 dmas = <&dma_blsp1 4 64 0x20000020 0x20>,
  <&dma_blsp1 5 32 0x20000020 0x20>;
 dma-names = "tx", "rx";
 qcom,master-id = <86>;
 qcom,clk-freq-out = <400000>;
 qcom,clk-freq-in = <19200000>;
 clock-names = "iface_clk", "core_clk";
 clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xc303fae9>;

 muc_i2c@42 {
  compatible = "moto,muc_i2c";
  reg = <0x42>;
  interrupt-parent = <&tlmm>;
  interrupts = <72 0>;

  mmi,intf-id = /bits/ 8 <3>;
 };
};

&pmi8950_mpps {
 mpp@a000 {
  qcom,mode = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  qcom,invert = <0>;
  status = "okay";
 };

 mpp@a100 {
  qcom,mode = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  qcom,invert = <1>;
  status = "okay";
 };

 mpp@a300 {
  qcom,mode = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&pmi_haptic{
 qcom,actuator-type = "lra";
 qcom,lra-auto-res-mode="none";
 qcom,wave-shape = "sine";
 qcom,lra-high-z="opt1";
 qcom,lra-res-cal-period = <4>;

 qcom,wave-play-rate-us = <5714>;
 qcom,vmax-mv = <2900>;
 qcom,brake-pattern = [03 03 02 00];
 qcom,misc-trim-error-rc19p2-clk-reg-present;
};

&blsp1_uart0 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_active>;
};

&sdhc_1 {

 vdd-supply = <&pm8953_l8>;
 qcom,vdd-voltage-level = <2900000 2900000>;
 qcom,vdd-current-level = <200 570000>;


 vdd-io-supply = <&pm8953_l5>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off &sdc1_rclk_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 192000000
        384000000>;
 qcom,nonremovable;
 qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

 status = "ok";
};

&sdhc_2 {

 vdd-supply = <&pm8953_l11>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <15000 800000>;


 vdd-io-supply = <&pm8953_l12>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_off>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
  1 &intc 0 221 0
  2 &tlmm 133 0>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&tlmm 133 0x0>;
 qcom,cd-wakeup;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
        192000000>;
 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";

 status = "ok";
};


&pmi8950_gpios {
 gpio@c000 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  qcom,invert = <0>;
  status = "okay";
 };

 gpio@c100 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  qcom,invert = <0>;
  status = "okay";
 };
};

&pmi8950_mpps {
 mpp@a000 {
  qcom,mode = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  qcom,invert = <0>;
  status = "okay";
 };
};

&pm8953_gpios {
 gpio@c100 {
  status = "okay";
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,pull = <5>;
  qcom,invert = <0>;
  qcom,vin-sel = <3>;
  qcom,src-sel = <0x6>;
  qcom,out-strength = <2>;
  qcom,master-en = <1>;
  reg = <0xc100 0x100>;
  qcom,pin-num = <2>;
 };

 gpio@c400 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c500 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c600 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c700 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&qpnp_smbcharger {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&factory_default>;
 gpios = <&pmi8950_gpios 2 0x0>,
  <&pm8953_gpios 5 0x1>,
  <&tlmm 110 0x0>;
 gpio-names = "eb_vbus_en",
       "factory_warn",
       "togl_rst";
 /delete-property/ qcom,iterm-ma;
 qcom,iterm-disabled;
 /delete-property/ qcom,autoadjust-vfloat;
 /delete-property/ qcom,dc-psy-type;
 qcom,dc-psy-ma = <900>;
 qcom,dc-psy-eff-ma = <500>;
 qcom,fastchg-current-ma = <3000>;
 qcom,max-usbin-current-ma = <2600>;
 qcom,float-voltage-mv = <4400>;
 qcom,resume-delta-mv = <200>;
 qcom,chg-inhibit-fg;
 qcom,rparasitic-uohm = <100000>;
 qcom,bms-psy-name = "bms";
 qcom,eb-batt-psy-name = "gb_battery";
 qcom,eb-pwr-psy-name = "gb_ptp";
 qcom,charge-unknown-battery;
 qcom,chg-thermal-mitigation = <3000 0>,
          <2500 0>,
          <2000 0>,
          <1500 0>,
          <1000 0>,
          <500 0>;
 qcom,dc-thermal-mitigation = <2000>,
         <1500>,
         <900>,
         <600>,
         <300>;
 qcom,thermal-mitigation = <3000 0>,
      <2500 0>,
      <2000 0>,
      <1500 0>,
      <1000 0>,
      <500 0>,
      <300 0>;
 qcom,step-chg-steps = <4200 3000 2400>,
    <4400 2400 2000>;
 qcom,stepchg-iterm-ma = <170>;
 qcom,hot-temp-c = <60>;
 qcom,cold-temp-c = <(-20)>;
 qcom,warm-temp-c = <45>;
 qcom,cool-temp-c = <0>;
 qcom,ext-temp-volt-mv = <4200>;
 qcom,hotspot-thrs-c = <50>;
 qcom,charging-timeout-mins = <0>;
 qcom,precharging-timeout-mins = <0>;
 qcom,bmd-algo-disabled;
 qcom,bmd-pin-src = "bpd_none";
 qcom,usbid-disabled;
 qcom,force-aicl-rerun;
 mmi,fake-factory-type;
 qcom,auto-voltage-comp-mv = <75>;
 qcom,usbin-vadc = <&pmi8950_vadc>;
 qcom,dcin-vadc = <&pmi8950_vadc>;

 smbcharger_external_otg: qcom,smbcharger-external-otg {
  status = "okay";
  regulator-name = "smbcharger_external_otg";
 };
};

/{
 mot_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <100>;
  df-serialnum = "SNN5975";
# 1 "arch/arm64/boot/dts/qcom/batterydata-gl40-sony.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/batterydata-gl40-sony.dtsi"
qcom,gl40-sony {
 serialnum = "SNN5975";

 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <3510>;
 qcom,batt-id-kohm = <243>;
 qcom,battery-beta = <3900>;
 qcom,battery-type = "GL40-SONY-3510mah";
 qcom,chg-rslow-comp-c1 = <3181483>;
 qcom,chg-rslow-comp-c2 = <5106101>;
 qcom,chg-rs-to-rslow = <886839>;
 qcom,chg-rslow-comp-thr = <0xAF>;
 qcom,checksum = <0x0FC7>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   E7 83 FD 7C
   28 81 57 77
   3A 83 37 70
   B4 6A 2E 7D
   FA 81 D5 99
   5E BC 8E C8
   51 0F E4 83
   78 7C BD 80
   89 76 42 83
   A7 6B 95 7A
   7D 8C 13 82
   34 9A 65 BD
   BC CA 55 0E
   FB 0D 04 5A
   14 70 A6 FB
   AF 33 47 45
   00 00 00 00
   C7 3E 10 30
   FD 16 00 00
   00 00 00 00
   00 00 00 00
   03 70 D3 6A
   E2 75 DB 7B
   07 7C C8 6B
   AD 74 D2 7A
   00 7C A3 6B
   3A 86 8F BA
   0F AD 5A 85
   55 A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 1223 "arch/arm64/boot/dts/qcom/msm8953-moto-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/batterydata-gl40-atl.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/batterydata-gl40-atl.dtsi"
qcom,gl40-atl {
 serialnum = "SNN5974";

 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <3510>;
 qcom,batt-id-kohm = <243>;
 qcom,battery-beta = <3900>;
 qcom,battery-type = "GL40-ATL-3510mah";
 qcom,chg-rslow-comp-c1 = <4357052>;
 qcom,chg-rslow-comp-c2 = <9260418>;
 qcom,chg-rs-to-rslow = <894570>;
 qcom,chg-rslow-comp-thr = <0xC3>;
 qcom,checksum = <0xB700>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   DE 83 AB 7C
   EF 80 F1 76
   60 83 B8 6E
   E4 88 21 94
   4C 82 AA 98
   CD B6 A3 C2
   52 16 F7 83
   1F 7D 29 81
   3E 77 63 83
   A2 65 5F 88
   36 94 51 82
   DC 99 3F BD
   54 CA 52 0D
   0D 0E 1D 5A
   14 70 A6 FB
   4B 3D 19 45
   3A 42 00 00
   9F 46 74 24
   DE 3B 00 00
   00 00 00 00
   00 00 00 00
   82 6B 7A 6A
   66 69 94 8A
   F1 77 1A 70
   2C 6C 1B 81
   A0 76 F9 69
   4C 6D 5A AA
   1A BF 61 46
   5F A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 1224 "arch/arm64/boot/dts/qcom/msm8953-moto-common.dtsi" 2
 };
};

&qpnp_fg {
 status = "okay";
 qcom,warm-bat-decidegc = <450>;
 qcom,cool-bat-decidegc = <0>;
 qcom,hot-bat-decidegc = <600>;
 qcom,cold-bat-decidegc = <(-200)>;
 qcom,thermal-coefficients = /bits/ 16 <0x6986 0x5D4B 0x6235>;
 qcom,resume-soc = <99>;
 qcom,bcl-lm-threshold-ma = <126>;
 qcom,bcl-mh-threshold-ma = <400>;
 qcom,fg-iterm-ma = <150>;
 qcom,irq-volt-empty-mv = <2750>;
 qcom,fg-cutoff-voltage-mv = <3000>;
 qcom,fg-vbat-estimate-diff-mv = <1000>;
 qcom,fg-delta-soc = <1>;
 qcom,fg-max-soc = <100>;
 qcom,fg-min-soc = <0>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 /delete-property/ qcom,capacity-learning-feedback;
 qcom,battery-data = <&mot_batterydata>;
};

&spmi_bus {
 qcom,pmi8950@2 {
  qcom,power-on@800 {
   qcom,shipmode;
  };
 };
};

&pm8953_typec {
 status = "disabled";
};

&mdss_dsi_active {
 config {
  /delete-property/ output-high;
 };
};

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};

&mdss_dsi0 {
 qcom,display-id = "primary";
};

&pm8953_vadc {
 chan@11 {
  label = "chg_therm";
 };

 chan@13 {
  label = "msm_therm";
 };
};

&pmi8950_vadc {
 /delete-node/ chan@d;
};

&slim_msm {
 status = "ok";
 /delete-node/ tasha_codec;
 marley-codec {
  compatible = "cirrus,marley-slim-audio";
  elemental-addr = [00 7F 60 63 FA 01];
 };
};

&other_ext_mem {
 reg = <0x0 0x84300000 0x0 0x2500000>;
};

&qcom_seecom {
 reg = <0x84300000 0x2000000>;
};

&pm8953_l23 {
 qcom,init-voltage = <1200000>;
};

&rpm_bus {
 rpm-regulator-ldoa22 {
 pm8950_l22: regulator-l22 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/msm8953-albus.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-smd-549-1080p-alb-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-mot-smd-549-1080p-alb-cmd.dtsi"
&mdss_mdp {
 mot_smd_549_1080p_alb_cmd_v0: qcom,mdss_dsi_mot_smd_549_1080p_alb_cmd_v0 {
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-smd-549-1080p-alb-cmd-common.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-mot-smd-549-1080p-alb-cmd-common.dtsi"
compatible = "qcom,mdss-dsi-panel";
qcom,mdss-dsi-panel-name = "mipi_mot_cmd_smd_1080p_549_alb";
qcom,mdss-dsi-panel-supplier = "smd";
qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
qcom,mdss-dsi-panel-framerate = <60>;
qcom,mdss-dsi-virtual-channel-id = <0>;
qcom,mdss-dsi-stream = <0>;
qcom,mdss-dsi-panel-width = <1080>;
qcom,mdss-dsi-panel-height = <1920>;
qcom,mdss-pan-physical-width-dimension = <68>;
qcom,mdss-pan-physical-height-dimension = <121>;

qcom,mdss-dsi-panel-clockrate = <814000000>;
qcom,mdss-dsi-h-front-porch = <44>;
qcom,mdss-dsi-h-back-porch = <32>;
qcom,mdss-dsi-h-pulse-width = <12>;
qcom,mdss-dsi-h-sync-skew = <0>;
qcom,mdss-dsi-v-back-porch = <3>;
qcom,mdss-dsi-v-front-porch = <9>;
qcom,mdss-dsi-v-pulse-width = <4>;
qcom,mdss-dsi-h-left-border = <0>;
qcom,mdss-dsi-h-right-border = <0>;
qcom,mdss-dsi-v-top-border = <0>;
qcom,mdss-dsi-v-bottom-border = <0>;
qcom,mdss-dsi-bpp = <24>;
qcom,mdss-dsi-underflow-color = <0xff>;
qcom,mdss-dsi-border-color = <0>;
qcom,mdss-dsi-on-command = [
 05 01 00 00 14 00 01 11
 15 00 00 00 00 00 02 35 00
 15 00 00 00 00 00 02 51 00
 15 00 00 00 00 00 02 55 00
 15 00 00 00 00 00 02 53 20
 05 01 00 00 00 00 01 29];
qcom,mdss-dsi-off-command = [
 05 01 00 00 23 00 01 28
 05 01 00 00 96 00 01 10];

qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
qcom,mdss-dsi-force-tx-mode = "dsi_hs_mode";

qcom,mdss-dsi-hbm-on-command = [15 01 00 00 00 00 02 53 e0];
qcom,mdss-dsi-hbm-off-command = [15 01 00 00 00 00 02 53 20];
qcom,mdss-dsi-acl-on-command = [15 01 00 00 00 00 02 55 03];
qcom,mdss-dsi-acl-off-command = [15 01 00 00 00 00 02 55 00];

qcom,mdss-dsi-h-sync-pulse = <0>;
qcom,mdss-dsi-traffic-mode = "burst_mode";
qcom,mdss-dsi-bllp-eof-power-mode;
qcom,mdss-dsi-bllp-power-mode;
qcom,mdss-dsi-lane-0-state;
qcom,mdss-dsi-lane-1-state;
qcom,mdss-dsi-lane-2-state;
qcom,mdss-dsi-lane-3-state;
qcom,mdss-dsi-panel-timings-phy-v2 =
 [23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 19 07 08 05 03 04 a0];

qcom,mdss-dsi-panel-timings = [d5 32 22 00 60 62 26 34 29 03 04 00];
qcom,mdss-dsi-t-clk-post = <0x0d>;
qcom,mdss-dsi-t-clk-pre = <0x2d>;
qcom,mdss-dsi-bl-min-level = <1>;
qcom,mdss-dsi-bl-max-level = <255>;
qcom,mdss-dsi-dma-trigger = "trigger_sw";
qcom,mdss-dsi-mdp-trigger = "none";
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
qcom,mdss-dsi-reset-sequence = <0 1>, <1 6>;
qcom,mdss-dsi-lp11-init;
qcom,mdss-dsi-tx-eot-append;

qcom,mdss-dsi-te-pin-select = <1>;
qcom,mdss-dsi-te-dcs-command = <1>;
qcom,mdss-dsi-te-check-enable;
qcom,mdss-dsi-te-using-te-pin;


qcom,esd-check-enabled;
qcom,mdss-dsi-panel-status-check-mode = "reg_read";
qcom,mdss-dsi-panel-status-read-length = <1>;
qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0A];
qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
qcom,mdss-dsi-panel-status-value = <0x9c>;

qcom,panel-supply-entries {
 #address-cells = <1>;
 #size-cells = <0>;

 qcom,panel-supply-entry@0 {
  reg = <0>;
  qcom,supply-name = "vio_disp";
  qcom,supply-min-voltage = <1800000>;
  qcom,supply-max-voltage = <1800000>;
  qcom,supply-enable-load = <300000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <0>;
  qcom,supply-pre-off-sleep = <0>;
 };
 qcom,panel-supply-entry@1 {
  reg = <1>;
  qcom,supply-name = "vci_disp";
  qcom,supply-min-voltage = <3000000>;
  qcom,supply-max-voltage = <3000000>;
  qcom,supply-enable-load = <300000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <10>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <1>;
 };
 qcom,panel-supply-entry@2 {
  reg = <2>;
  qcom,supply-name = "elvdd_disp";
  qcom,supply-min-voltage = <4600000>;
  qcom,supply-max-voltage = <4600000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <0>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <0>;
 };

 qcom,panel-supply-entry@3 {
  reg = <3>;
  qcom,supply-name = "elvss_disp";
  qcom,supply-min-voltage = <5000000>;
  qcom,supply-max-voltage = <5000000>;
  qcom,supply-enable-load = <100000>;
  qcom,supply-disable-load = <100>;
  qcom,supply-pre-on-sleep = <0>;
  qcom,supply-post-on-sleep = <0>;
  qcom,supply-pre-off-sleep = <0>;
  qcom,supply-post-off-sleep = <0>;
 };
};
# 16 "arch/arm64/boot/dts/qcom/dsi-panel-mot-smd-549-1080p-alb-cmd.dtsi" 2
 };
};
# 15 "arch/arm64/boot/dts/qcom/msm8953-albus.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-mod-fwvga-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-mot-mod-fwvga-video.dtsi"
&mdss_mdp {
 mot_mod_fwvga_video: qcom,mdss_dsi_mot_mod_fwvga_video{
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-mod-fwvga-video-common.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-mot-mod-fwvga-video-common.dtsi"
compatible = "qcom,mdss-dsi-panel";
qcom,mdss-dsi-panel-name = "mipi_mot_mod_fwvga";
qcom,mdss-dsi-panel-supplier = "mot_mod";
qcom,mdss-dsi-panel-type = "dsi_video_mode";
qcom,mdss-dsi-panel-framerate = <60>;
qcom,mdss-dsi-virtual-channel-id = <0>;
qcom,mdss-dsi-stream = <0>;
qcom,mdss-dsi-panel-width = <854>;
qcom,mdss-dsi-panel-height = <480>;






qcom,mdss-dsi-h-front-porch = <52>;
qcom,mdss-dsi-h-back-porch = <16>;
qcom,mdss-dsi-h-pulse-width = <32>;
qcom,mdss-dsi-h-sync-skew = <0>;
qcom,mdss-dsi-v-back-porch = <16>;
qcom,mdss-dsi-v-front-porch = <16>;
qcom,mdss-dsi-v-pulse-width = <32>;
qcom,mdss-dsi-h-left-border = <0>;
qcom,mdss-dsi-h-right-border = <0>;
qcom,mdss-dsi-v-top-border = <0>;
qcom,mdss-dsi-v-bottom-border = <0>;
qcom,mdss-dsi-bpp = <24>;
qcom,mdss-dsi-underflow-color = <0xff>;
qcom,mdss-dsi-border-color = <0>;
qcom,mdss-dsi-h-sync-pulse = <1>;
qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";

qcom,mdss-dsi-bllp-eof-power-mode;
qcom,mdss-dsi-lane-0-state;
qcom,mdss-dsi-lane-1-state;
qcom,mdss-dsi-panel-timings = [6D 18 10 00 3A 3E 12 1A 13 03 04 00];
qcom,mdss-dsi-t-clk-post = <0x09>;
qcom,mdss-dsi-t-clk-pre = <0x1b>;
qcom,mdss-dsi-bl-min-level = <1>;
qcom,mdss-dsi-bl-max-level = <255>;
qcom,mdss-dsi-dma-trigger = "trigger_sw";
qcom,mdss-dsi-mdp-trigger = "none";
qcom,mdss-dsi-lp11-init;
qcom,mdss-dsi-tx-eot-append;

qcom,mdss-dsi-no-panel-read-support;
qcom,dba-panel;
qcom,bridge-name = "anx7805";

qcom,mdss-dsi-panel-timings-phy-v2 = [
 1e 1a 04 05 02 03 04 a0
 1e 1a 04 05 02 03 04 a0
 1e 1a 04 05 02 03 04 a0
 1e 1a 04 05 02 03 04 a0
 1e 0c 03 05 02 03 04 a0
];
# 16 "arch/arm64/boot/dts/qcom/dsi-panel-mot-mod-fwvga-video.dtsi" 2
 };
};
# 16 "arch/arm64/boot/dts/qcom/msm8953-albus.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-camera-sensor-mot-albus.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-camera-sensor-mot-albus.dtsi"
&cci {

 eeprom1: qcom,eeprom@1 {
  cell-index = <1>;
  reg = <0x01>;
  compatible = "qcom,eeprom";

  cam_vio-supply = <&pm8953_l10>;
  qcom,cam-vreg-name = "cam_vio";
  qcom,cam-vreg-min-voltage = <1800000>;
  qcom,cam-vreg-max-voltage = <1800000>;
  qcom,cam-vreg-op-mode = <1800000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
   &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  gpios = <&tlmm 26 0>,
   <&tlmm 127 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
       "CAM_RESET0";
  qcom,cci-master = <0>;
  clocks = <&clock_gcc 0x266b3853>,
    <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };


 eeprom2: qcom,eeprom@2 {
  cell-index = <2>;
  reg = <0x02>;
  compatible = "qcom,eeprom";

  cam_vio-supply = <&pm8953_l10>;
  qcom,cam-vreg-name = "cam_vio";
  qcom,cam-vreg-min-voltage = <1800000>;
  qcom,cam-vreg-max-voltage = <1800000>;
  qcom,cam-vreg-op-mode = <1800000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_default
   &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk2_sleep
   &cam_sensor_front_sleep>;
  gpios = <&tlmm 28 0>,
   <&tlmm 40 0>,
   <&tlmm 113 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-vdig = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_VDIG2";
  qcom,cci-master = <0>;
  clocks = <&clock_gcc 0x42545468>,
    <&clock_gcc 0x222f8fff>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };

 actuator0: qcom,actuator@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-min-voltage = <2850000>;
  qcom,cam-vreg-max-voltage = <2850000>;
  qcom,cam-vreg-op-mode = <1000000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
   &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
 };


 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  qcom,eeprom-src = <&eeprom1>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,actuator-src = <&actuator0>;
  cam_vio-supply = <&pm8953_l10>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vio", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1800000 2850000>;
  qcom,cam-vreg-max-voltage = <1800000 2850000>;
  qcom,cam-vreg-op-mode = <1800000 1000000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
   &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  gpios = <&tlmm 26 0>,
   <&tlmm 127 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
   <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };


 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  qcom,eeprom-src = <&eeprom1>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,actuator-src = <&actuator0>;
  cam_vio-supply = <&pm8953_l10>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vio", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1800000 2850000>;
  qcom,cam-vreg-max-voltage = <1800000 2850000>;
  qcom,cam-vreg-op-mode = <1800000 1000000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
   &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  gpios = <&tlmm 26 0>,
   <&tlmm 127 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
   <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };


 qcom,camera@2 {
  cell-index = <2>;
  compatible = "qcom,camera";
  reg = <0x2>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  qcom,eeprom-src = <&eeprom1>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,actuator-src = <&actuator0>;
  cam_vio-supply = <&pm8953_l10>;
  cam_vaf-supply = <&pm8953_l17>;
  qcom,cam-vreg-name = "cam_vio", "cam_vaf";
  qcom,cam-vreg-min-voltage = <1800000 2850000>;
  qcom,cam-vreg-max-voltage = <1800000 2850000>;
  qcom,cam-vreg-op-mode = <1800000 1000000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_default
   &cam_sensor_rear_default>;
  pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep>;
  gpios = <&tlmm 26 0>,
   <&tlmm 127 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1>;
  qcom,gpio-req-tbl-flags = <1 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
   "CAM_RESET0";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x266b3853>,
   <&clock_gcc 0x80902deb>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };


 qcom,camera@3 {
  cell-index = <3>;
  compatible = "qcom,camera";
  reg = <0x03>;
  qcom,csiphy-sd-index = <2>;
  qcom,csid-sd-index = <2>;
  qcom,mount-angle = <270>;
  qcom,eeprom-src = <&eeprom2>;
  qcom,led-flash-src = <&led_flash0>;
  cam_vio-supply = <&pm8953_l10>;
  qcom,cam-vreg-name = "cam_vio";
  qcom,cam-vreg-min-voltage = <1800000>;
  qcom,cam-vreg-max-voltage = <1800000>;
  qcom,cam-vreg-op-mode = <1800000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_default
   &cam_sensor_front_default>;
  pinctrl-1 = <&cam_sensor_mclk2_sleep
   &cam_sensor_front_sleep>;
  gpios = <&tlmm 28 0>,
   <&tlmm 40 0>,
   <&tlmm 113 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-vdig = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_VDIG2";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_gcc 0x42545468>,
    <&clock_gcc 0x222f8fff>;
  clock-names = "cam_src_clk", "cam_clk";
  qcom,clock-rates = <24000000 0>;
 };
};

&soc {
 tlmm: pinctrl@1000000 {

  cam_sensor_mclk0_default: cam_sensor_mclk0_default {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-disable;
    drive-strength = <6>;
   };
  };

  cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-pull-down;
    drive-strength = <6>;
   };
  };

  cam_sensor_rear_default: cam_sensor_rear_default {

   mux {
    pins = "gpio127";
    function = "gpio";
   };

   config {
    pins = "gpio127";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_sleep: cam_sensor_rear_sleep {

   mux {
    pins = "gpio127";
    function = "gpio";
   };

   config {
    pins = "gpio127";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_default: cam_sensor_mclk2_default {
   config {
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {
   config {
    drive-strength = <4>;
   };
  };

  cam_sensor_front_default: cam_sensor_front_default {

   mux {
    pins = "gpio40", "gpio113";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio113";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_sleep: cam_sensor_front_sleep {

   mux {
    pins = "gpio40", "gpio113";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio113";
    bias-disable;
    drive-strength = <2>;
   };
  };
 };

 led_flash0: qcom,camera-flash@0 {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&pmi8950_flash0 &pmi8950_flash1>;
  qcom,torch-source = <&pmi8950_torch0 &pmi8950_torch1>;
  qcom,switch-source = <&pmi8950_switch>;

  gpios = <&tlmm 113 0>;
  qcom,gpio-custom1 = <0>;
 };
};
&rpm_bus {
 rpm-regulator-ldoa10 {
  status = "okay";
  pm8953_l10: regulator-l10 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };
};
&spmi_bus {
 qcom,pmi8950@3 {
  qcom,leds@d300 {
   qcom,clamp-current = <75>;
   qcom,flash_0 {
    qcom,max-current = <1000>;
    qcom,duration = <400>;
    qcom,current = <650>;
    qcom,alt-max-current = <250>;
    qcom,alt-duration = <400>;
    qcom,alt-current = <100>;
   };
   qcom,flash_1 {
    qcom,max-current = <1000>;
    qcom,duration = <400>;
    qcom,current = <650>;
    qcom,alt-max-current = <250>;
    qcom,alt-duration = <400>;
    qcom,alt-current = <100>;
   };
   qcom,torch_0 {
    qcom,max-current = <200>;
    qcom,current = <75>;
    qcom,alt-max-current = <50>;
    qcom,alt-current = <12>;
   };
   qcom,torch_1 {
    qcom,max-current = <200>;
    qcom,current = <75>;
    qcom,alt-max-current = <50>;
    qcom,alt-current = <12>;
   };
   qcom,switch {
    qcom,duration = <400>;
   };
  };
 };
};
# 17 "arch/arm64/boot/dts/qcom/msm8953-albus.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8953-albus-pinctrl.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8953-albus-pinctrl.dtsi"
&tlmm{
 /delete-node/ cs35l34_reset_default;
 /delete-node/ pmx_motosh_out;
 /delete-node/ pmx_motosh_in;
 /delete-node/ factory_default;

 haptic_reset_active: haptic_reset_active{
  mux {
   pins = "gpio110";
   function = "gpio";
  };

  config {
   pins = "gpio110";
   drive-strength = <2>;
   bias-pull-down;
   output-low;
  };
 };

 haptic_reset_sleep: haptic_reset_sleep {
  mux {
   pins = "gpio110";
   function = "gpio";
  };

  config {
   pins = "gpio110";
   drive-strength = <2>;


  };
 };

 haptic_pwr_active: haptic_pwr_active {
  mux {
   pins = "gpio69";
   function = "gpio";
  };

  config {
   pins = "gpio69";
   drive-strength = <2>;
   bias-pull-down;
   output-low;
  };
 };

 haptic_pwr_sleep: haptic_pwr_sleep {
  mux {
   pins = "gpio69";
   function = "gpio";
  };

  config {
   pins = "gpio69";
   drive-strength = <2>;


  };
 };


 nfc_irq_default: nfc_irq_default {
  config {
   pins = "gpio130";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 nfc_ven_default: nfc_ven_default {
  config {
   pins = "gpio89";
   drive-strength = <2>;
   bias-pull-down;
   output-low;
  };
 };

 nfc_firm_default: nfc_firm_default {
  config {
   pins = "gpio87";
   drive-strength = <2>;
   bias-pull-down;
   output-low;
  };
 };

 fps: fps {
  rst_active: rst_active {

   mux {
    pins = "gpio8";
    function = "gpio";
   };

   config {
    pins = "gpio8";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  rst_suspend: rst_suspend{

   mux {
    pins = "gpio8";
    function = "gpio";
   };

   config {
    pins = "gpio8";
    drive-strength = <2>;
    bias-pull-up;
    output-high;
   };
  };

  int_active: int_active {

   mux {
    pins = "gpio86";
    function = "gpio";
   };

   config {
    pins = "gpio86";
    drive-strength = <2>;
    input-enable;
   };
  };

  int_suspend: int_suspend{

   mux {
    pins = "gpio86";
    function = "gpio";
   };

   config {
    pins = "gpio86";
    drive-strength = <2>;
    input-enable;
   };
  };
 };

 apba_default@0 {
  mphy_i2s_sel {
   pins = "gpio27";
   drive-strength = <2>;
  };
 };

 cdc-pdm-lines {
  cdc_pdm_lines_act: pdm_lines_on {
   mux {
    /delete-property/ pins;
    pins = "gpio73";
   };

   config {
    /delete-property/ pins;
    pins = "gpio73";
   };
  };

  cdc_pdm_lines_sus: pdm_lines_off {
   mux {
    /delete-property/ pins;
    pins = "gpio73";
   };

   config {
    /delete-property/ pins;
    pins = "gpio73";
   };
  };
 };

 cs35l35_irq_default: cs35l35_irq_default {
  config {
   pins = "gpio63";
   bias-pull-up;
   drive-strength = <2>;
  };
 };

 cs35l35_reset_default: cs35l35_reset_default {
  config {
   pins = "gpio94";
   output-high;
   bias-pull-up;
   drive-strength = <2>;
  };
 };

 anx_rst_active {
  mux {
   pins = "gpio128";
  };
  config {
   pins = "gpio128";
  };
 };
 anx_rst_suspend {
  mux {
   pins = "gpio128";
  };
  config {
   pins = "gpio128";
  };
 };
 anx_cbl_det_active {
  mux {
   pins = "gpio9";
  };
  config {
   pins = "gpio9";
  };
 };
 hd3ss460_amsel {
  hd3ss460_amsel_default: default {
   mux {
    pins = "gpio139";
    function = "gpio";
   };
   config {
    pins = "gpio139";
    drive-strength = <2>;
    bias-pull-up;
    output-low;
   };
  };
  hd3ss460_amsel_active: active {
   mux {
    pins = "gpio139";
    function = "gpio";
   };
   config {
    pins = "gpio139";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };

 sec-tlmm-lines {
  sec_tlmm_lines_act: sec_tlmm_lines_act {
   status = "disabled";
  };

  sec_tlmm_lines_sus: sec_tlmm_lines_sus {
   status = "disabled";
  };
 };

 spi_7 {
  spi_7_active: spi_7_active {
   mux {

    pins = "gpio137", "gpio138", "gpio135";
    function = "blsp_spi7";
   };

   config {
    pins = "gpio137", "gpio138", "gpio135";
    drive-strength = <12>;
    bias-disable = <0>;
   };
  };

  spi_7_sleep: spi_7_sleep {
   mux {

    pins = "gpio137", "gpio138", "gpio135";
    function = "blsp_spi7";
   };

   config {
    pins = "gpio137", "gpio138", "gpio135";
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  spi7_cs0_active: cs0_active {
   mux {
    pins = "gpio136";
    function = "blsp_spi7";
   };

   config {
    pins = "gpio136";
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  spi7_cs0_sleep: cs0_sleep {
   mux {
    pins = "gpio136";
    function = "blsp_spi7";
   };

   config {
    pins = "gpio136";
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };
 };

 i2c_2 {
  laser_active_irq: laser_active_irq {
   mux {
    pins = "gpio129";
    function = "gpio";
   };

   config {
    pins = "gpio129";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
  laser_suspend_irq: laser_suspend_irq {
   mux {
    pins = "gpio129";
    function = "gpio";
   };

   config {
    pins = "gpio129";
    drive-strength = <2>;
    bias-pull-down;
   };
  };
  laser_active_xsdn: laser_active_xsdn {
   mux {
    pins = "gpio66";
    function = "gpio";
   };

   config {
    pins = "gpio66";
    drive-strength = <2>;
    output-high;
    bias-pull-up;
   };
  };
  laser_suspend_xsdn: laser_suspend_xsdn {
   mux {
    pins = "gpio66";
    function = "gpio";
   };

   config {
    pins = "gpio66";
    drive-strength = <2>;
    output-low;
    bias-pull-down;
   };
  };
 };
};
# 18 "arch/arm64/boot/dts/qcom/msm8953-albus.dtsi" 2

 / {
 model = "albus";
 compatible = "qcom,msm8953-albus", "qcom,msm8953-moto",
   "qcom,msm8953";
 aliases {
  spi7 = &spi_7;
  /delete-property/ spi8;
 };
};

&soc {
 alsa_to_h2w {
  status = "disabled";
 };

 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active","tlmm_gpio_key_suspend";
  pinctrl-0 = <&gpio_key>;
  pinctrl-1 = <&gpio_key>;

  vol_up {
   label = "volume_up";
   gpios = <&tlmm 85 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };
 };

 vci_disp_vreg: vci_disp_vreg {
  compatible = "regulator-fixed";
  regulator-name = "vci_disp";
  gpio = <&tlmm 33 0>;
  startup-delay-us = <300>;
  enable-active-high;
  regulator-boot-on;
 };

 vio_disp_vreg: vio_disp_vreg {
  compatible = "regulator-fixed";
  regulator-name = "vio_disp";
  vin-supply = <&pm8953_l6>;
  gpio = <&tlmm 33 0>;
  startup-delay-us = <300>;
  enable-active-high;
  regulator-boot-on;
 };

 i2c_2: i2c@78b6000 {
  /delete-node/ stmvl53l0@29;
  /delete-node/ cs35l34@40;
  /delete-node/ pnxxx@28;

  stmvl53l1@29 {
   status = "ok";
   compatible = "st,stmvl53l1";
   reg = <0x29>;
   vdd-vl53l1-supply = <&pm8953_l22>;
   gpios = <&tlmm 66 0>, <&tlmm 129 0>;
   qcom,gpio-reset = <0>;
   qcom,gpio-req-tbl-num = <0 1>;
   qcom,gpio-req-tbl-flags = <0 1>;
   qcom,gpio-req-tbl-label ="TOF_XSHUTDOWN","TOF_INT";
   pinctrl-names = "laser_default", "laser_suspend";
   pinctrl-0 = <&laser_active_irq &laser_active_xsdn>;
   pinctrl-1 = <&laser_suspend_irq &laser_suspend_xsdn>;
   st,sensorthreshold = <60 65>;
   st,xtalkval = <0x1E00 0xFACD 0x0>;
  };

  analogix_anx7805@72 {
   compatible = "analogix,anx7805";
   status = "ok";
   reg = <0x72>;
   interrupt-parent = <&tlmm>;
   interrupts = <9 0>;
   analogix,reset-gpio = <&tlmm 128 0x00>;
   analogix,irq-gpio = <&tlmm 73 0x00>;
   analogix,p-dwn-gpio = <&tlmm 50 0x0>;
   analogix,cbl-det-gpio = <&tlmm 9 0x0>;
   analogix,i2c-pull-up = <1>;
   vdd-1p0-supply = <&pm8953_l2>;
   avdd-3p3-supply = <&pm8953_l6>;
   avdd-1p8-supply = <&pm8953_l5>;
   analogix,vdd10-name = "vdd-1p0";
   analogix,avdd33-name = "avdd-3p3";
   analogix,vdd18-name = "avdd-1p8";

   pinctrl-names = "anx_default", "anx_sleep";
   pinctrl-0 = <&anx_rst_active
     &anx_chip_pd_active &anx_cbl_det_active
     &anx_irq_active>;
   pinctrl-1 = <&anx_rst_suspend
     &anx_chip_pd_suspend &anx_cbl_det_active
     &anx_irq_active>;
  };

  nq:nq@28 {
   compatible = "qcom,nq-nci";
   reg = <0x28>;
   interrupt-parent = <&tlmm>;
   interrupts = <17 0>;
   interrupt-names = "nfc_irq";
   qcom,nq-irq = <&tlmm 130 0x00>;
   qcom,nq-ven = <&tlmm 89 0x00>;
   qcom,nq-firm = <&tlmm 87 0x00>;

   pinctrl-names = "default";
   pinctrl-0 = <&nfc_irq_default &nfc_ven_default &nfc_firm_default>;
  };

  drv2624: drv2624@5a {
   compatible = "ti,drv2624";
   reg = <0x5A>;


   ti,rated_voltage = /bits/ 8 <0x57>;
   ti,overdrive_voltage = /bits/ 8 <0x8D>;
   ti,rated_voltage_reduced = /bits/ 8 <0x1A>;
   ti,overdrive_voltage_reduced = /bits/ 8 <0x1C>;


   ti,lra_freq = /bits/ 8 <0xAF>;
   ti,lra_drive;
   ti,auto_cal;
   ti,auto_cal_time = /bits/ 8 <0x01>;

   ti,sample_time = /bits/ 8 <0x04>;
   ti,nrst-gpio = <&tlmm 110 0>;
   ti,npwr-gpio = <&tlmm 69 0>;
   ti,nvctrl-gpio = <&tlmm 13 0>;
   pinctrl-names = "haptic_default", "haptic_sleep";
   pinctrl-0 = <&haptic_reset_active &haptic_pwr_active>;
   pinctrl-1 = <&haptic_reset_sleep &haptic_pwr_sleep>;
  };

  cs35l35@40 {
   compatible = "cirrus,cs35l35";
   reg = <0x40>;
   reset-gpios = <&tlmm 94 0>;
   irq-gpios = <&tlmm 63 0>;
   amp-gain-zc;
   interrupt-parent = <&tlmm>;

   VA-supply = <&dummy_vreg>;
   VP-supply = <&dummy_vreg>;
   pinctrl-names = "default";
   pinctrl-0 = <&cs35l35_irq_default &cs35l35_reset_default>;
  };
 };

 i2c_4: i2c@78b8000 {
  status = "disabled";
  /delete-node/ motosh@43;
 };

 spi_6: spi@7af6000 {
  status = "disabled";
  /delete-node/ marley@0;
 };

 spi_7: spi@7af7000 {
  status = "ok";
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x07af7000 0x600>,
  <0x07ac4000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 301 0>, <0 239 0>;
  spi-max-frequency = <19200000>;

  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_7_active &spi7_cs0_active>;
  pinctrl-1 = <&spi_7_sleep &spi7_cs0_sleep>;

  clock-names = "iface_clk", "core_clk";

  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0xc68509d6>;

  marley: marley@0 {
   compatible = "cirrus,cs47l35";
   spi-max-frequency = <26000000>;
   reg = <0x0>;
   interrupt-parent = <&tlmm>;
   interrupts = <46 0>;
   interrupt-controller;
   #interrupt-cells = <2>;
   wlf,reset = <&tlmm 68 0>;
   wlf,out-mono = <1 0 0 0 0 0>;
   wlf,micbias1 = <2600 1 1 1 1 0>;
   wlf,micbias2 = <1800 1 1 1 1 0>;

   wlf,micd-configs = <0 2 0>;
   wlf,micd-bias-start-time = <8>;
   wlf,gpsw = <1>;
   wlf,use-jd2-irq;
   wlf,report-to-input;
   wlf,micd-rate = <6>;
   wlf,micd-detect-debounce = <300>;
   wlf,inmode = <0 2 0>;
   wlf,micd-ranges = <
     100 226
     150 582
     295 115
    1257 114
   >;

   pinctrl-names = "default";
   pinctrl-0 = <&marley_irq_default &marley_reset_default>;

   AVDD-supply = <&pm8953_l6>;
   DBVDD1-supply = <&pm8953_l6>;
   DBVDD2-supply = <&pm8953_l6>;
   CPVDD-supply = <&pm8953_l6>;
   CPVDD1-supply = <&pm8953_l6>;
   CPVDD2-supply = <&pm8953_l6>;
   DCVDD-supply = <&pm8953_l6>;
   SPKVDD-supply = <&dummy_vreg>;

   gpio-controller;
   #gpio-cells = <2>;

   wlf,gpio-defaults = <
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00000040 0x00000000
    0x00002000 0x0000f000
    0xffffffff 0xffffffff
    0xffffffff 0xffffffff
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
    0x00002000 0x0000f000
   >;

   adsps {
    #address-cells = <1>;
    #size-cells = <0>;
    adsp@0ffe00 {
     reg = <0x0ffe00>;
     firmware {
      ultrasound {
       wlf,wmfw-file = "ultrasound";
       wlf,bin-file = "ultrasound";
       wlf,compr-caps = <1 1 4 1 96000>;
      };
     };
    };
    adsp@17fe00 {
     reg = <0x17fe00>;
     firmware {
      frontend {
       wlf,wmfw-file = "aov-frontend";
       wlf,bin-file = "aov-vrgain";
       wlf,compr-caps = <1 1 4 1 16000>;
      };
     };
    };
    adsp@1ffe00 {
     reg = <0x1ffe00>;
     firmware {
      aov {
       wlf,wmfw-file = "aov-control";
       wlf,bin-file = "aov-model";
       wlf,compr-caps = <1 1 4 1 16000>;
      };
     };
    };
   };
  };
 };

 /delete-node/ spi@7af8000;

 fpc_fpc1020{
  compatible = "fpc,fpc1020";
  status = "ok";
  interrupts = <86 0x0>;
  irq = <&tlmm 86 0>;
  rst = <&tlmm 8 0>;
 };

 qcom,msm-thermal {
  qcom,config-info = "albus";
 };

 /delete-node/ hdmi_dba;
 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "anx7805";
 };

 sound {
  status = "ok";
  compatible = "qcom,msm8952-audio-slim-codec";
  qcom,model = "msm8952-marley-card";


  asoc-platform = <&pcm0>, <&pcm1>,
   <&pcm2>, <&voip>,
   <&voice>, <&loopback>,
   <&compress>, <&hostless>,
   <&afe>, <&lsm>,
   <&routing>, <&cpe>,
   <&lpa>, <&marley>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
   "msm-pcm-dsp.2", "msm-voip-dsp",
   "msm-pcm-voice", "msm-pcm-loopback",
   "msm-compress-dsp", "msm-pcm-hostless",
   "msm-pcm-afe", "msm-lsm-client",
   "msm-pcm-routing", "msm-cpe-lsm",
   "msm-pcm-lpa", "marley-codec";

  asoc-cpu = <&dai_pri_auxpcm>,
   <&dai_mi2s5>,
   <&sb_0_rx>, <&sb_0_tx>,
   <&sb_1_rx>, <&sb_1_tx>,
   <&sb_2_rx>, <&sb_2_tx>,
   <&sb_3_rx>, <&sb_3_tx>,
   <&sb_4_rx>, <&sb_4_tx>,
   <&sb_5_tx>, <&afe_pcm_rx>,
   <&afe_pcm_tx>, <&afe_proxy_rx>,
   <&afe_proxy_tx>, <&incall_record_rx>,
   <&incall_record_tx>, <&incall_music_rx>,
   <&incall_music_2_rx>, <&sb_5_rx>,
   <&bt_sco_rx>, <&bt_sco_tx>,
   <&int_fm_rx>, <&int_fm_tx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
   "msm-dai-q6-mi2s.5",
   "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
   "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
   "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
   "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
   "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
   "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
   "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
   "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
   "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
   "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
   "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
   "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293";

  qcom,albus-audio;
  qcom,hdmi-dba-codec-rx;
  asoc-codec = <&stub_codec>, <&hdmi_dba>;
  asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-dba-codec-rx";
  cs47l35,dapm-routing =
   "IN1AL", "MICBIAS2A",
   "IN2R", "MICBIAS2B",
   "IN2L", "MICBIAS2A",
   "IN1BR", "MICBIAS1B",
   "MYDP", "HDMI DBA Playback";
 };

 ospl {
  compatible = "mmi,ospl2xx";
  status = "ok";
  mmi,ospl-tune-index = <4 5 6 7>;
  mmi,ospl-afe-port-id = <16384 16387>;
  mmi,ospl-left-feedback;
 };

 qcom,msm-dai-mi2s {
  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   status = "disabled";
  };
  dai_mi2s5: qcom,msm-dai-q6-mi2s-quin {
   qcom,msm-mi2s-rx-lines = <1>;
  };
 };

 dsi_mod_display_driver: dsi_mod_display_driver {
  compatible = "mmi,dsi_mod_display";

  mod_display,dsi_connect = <1>;
 };

 mot_dba_driver: mot_dba_driver {
  compatible = "mmi,mot_dba";
  status = "ok";

  mot_dba,sel-dsi-val = <0>;
 };
 /delete-node/ eldo2;

 apba_ctrl {
  gpios = <&tlmm 39 0>,
   <&tlmm 140 0>,
   <&tlmm 27 2>,
   <&tlmm 132 0>,
   <&tlmm 62 1>,
   <&tlmm 141 0>,
   <&tlmm 41 0>;
 };

 hd3ss460 {
  gpios = <&pm8953_gpios 7 0>,
   <&tlmm 139 0>,
   <&pm8953_gpios 8 0>;
  vdd-hd3ss460-supply = <&pm8953_l22>;
  vdd-voltage-level = <2850000 2850000>;
 };

 qusb_phy: qusb@79000 {
  qcom,qusb-phy-init-seq = <0xF8 0x80
     0x03 0x84
     0x81 0x88
     0x07 0x8C
     0x30 0x08
     0x79 0x0C
     0x21 0x10
     0x14 0x9C
     0x9F 0x1C
     0x00 0x18>;
 };

 qcom,tz_gpio {
  compatible = "qcom,tz_gpio";
  tlmm-tz = <96>,
   <97>,
   <98>,
   <99>,
   <111>,
   <126>;
 };
};

&pm8953_l2 {
 regulator-min-microvolt = <1000000>;
 regulator-max-microvolt = <1000000>;
 qcom,init-voltage = <1000000>;
};

&pm8953_gpios {
 gpio@c500 {
  qcom,vin-sel = <3>;
 };

 gpio@c600 {
  qcom,vin-sel = <3>;
 };

 gpio@c700 {
  qcom,vin-sel = <3>;
 };
};


&pmx_mdss {
 mdss_dsi_active {
  mux {
   pins = "gpio61";
  };

  config {
   pins = "gpio61";
  };
 };

 mdss_dsi_suspend {
  mux {
   pins = "gpio61";
  };

  config {
   pins = "gpio61";
  };
 };

 mipi_err_pin_active: mipi_err_pin_active {
  mux {
   pins = "gpio115";
   function = "gpio";
  };

  config {
   pins = "gpio115";
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
 };

 mipi_err_pin_suspend: mipi_err_pin_suspend {
  mux {
   pins = "gpio115";
   function = "gpio";
  };

  config {
   pins = "gpio115";
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
 };
};

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";

 mot_dba_panel: qcom,mdss_dsi_mot_dba_panel{
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-mot-mod-fwvga-video-common.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-mot-mod-fwvga-video-common.dtsi"
compatible = "qcom,mdss-dsi-panel";
qcom,mdss-dsi-panel-name = "mipi_mot_mod_fwvga";
qcom,mdss-dsi-panel-supplier = "mot_mod";
qcom,mdss-dsi-panel-type = "dsi_video_mode";
qcom,mdss-dsi-panel-framerate = <60>;
qcom,mdss-dsi-virtual-channel-id = <0>;
qcom,mdss-dsi-stream = <0>;
qcom,mdss-dsi-panel-width = <854>;
qcom,mdss-dsi-panel-height = <480>;






qcom,mdss-dsi-h-front-porch = <52>;
qcom,mdss-dsi-h-back-porch = <16>;
qcom,mdss-dsi-h-pulse-width = <32>;
qcom,mdss-dsi-h-sync-skew = <0>;
qcom,mdss-dsi-v-back-porch = <16>;
qcom,mdss-dsi-v-front-porch = <16>;
qcom,mdss-dsi-v-pulse-width = <32>;
qcom,mdss-dsi-h-left-border = <0>;
qcom,mdss-dsi-h-right-border = <0>;
qcom,mdss-dsi-v-top-border = <0>;
qcom,mdss-dsi-v-bottom-border = <0>;
qcom,mdss-dsi-bpp = <24>;
qcom,mdss-dsi-underflow-color = <0xff>;
qcom,mdss-dsi-border-color = <0>;
qcom,mdss-dsi-h-sync-pulse = <1>;
qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";

qcom,mdss-dsi-bllp-eof-power-mode;
qcom,mdss-dsi-lane-0-state;
qcom,mdss-dsi-lane-1-state;
qcom,mdss-dsi-panel-timings = [6D 18 10 00 3A 3E 12 1A 13 03 04 00];
qcom,mdss-dsi-t-clk-post = <0x09>;
qcom,mdss-dsi-t-clk-pre = <0x1b>;
qcom,mdss-dsi-bl-min-level = <1>;
qcom,mdss-dsi-bl-max-level = <255>;
qcom,mdss-dsi-dma-trigger = "trigger_sw";
qcom,mdss-dsi-mdp-trigger = "none";
qcom,mdss-dsi-lp11-init;
qcom,mdss-dsi-tx-eot-append;

qcom,mdss-dsi-no-panel-read-support;
qcom,dba-panel;
qcom,bridge-name = "anx7805";

qcom,mdss-dsi-panel-timings-phy-v2 = [
 1e 1a 04 05 02 03 04 a0
 1e 1a 04 05 02 03 04 a0
 1e 1a 04 05 02 03 04 a0
 1e 1a 04 05 02 03 04 a0
 1e 0c 03 05 02 03 04 a0
];
# 541 "arch/arm64/boot/dts/qcom/msm8953-albus.dtsi" 2
 };
};

&mdss_dsi {
 hw-config = "dual_dsi";
};

&mdss_dsi0 {
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active &mipi_err_pin_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend &mipi_err_pin_suspend>;

 qcom,dsi-pref-prim-pan = <&mot_smd_549_1080p_alb_cmd_v0>;
 vci_disp-supply = <&vci_disp_vreg>;
 vio_disp-supply = <&vio_disp_vreg>;
 elvdd_disp-supply = <&lab_regulator>;
 elvss_disp-supply = <&ibb_regulator>;
 qcom,platform-reset-gpio = <&tlmm 61 0>;
 qcom,platform-te-gpio = <&tlmm 24 0>;
};

&mdss_dsi1 {
 qcom,dsi-pref-prim-pan = <&mot_dba_panel>;
 qcom,pluggable;
 qcom,bridge-index = <0>;
 apba_cdsi-supply = <&pm8953_l23>;
};

&mdss_dsi1_pll {
 /delete-property/ qcom,dsi-pll-ssc-en;
 /delete-property/ qcom,dsi-pll-ssc-mode;
};

&mot_dba_panel {
 qcom,mdss-dsi-panel-name = "mipi_mot_dba_panel";
 qcom,bridge-name = "mot_dba";


 qcom,panel-supply-entries {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "apba_cdsi";
   qcom,supply-min-voltage = <1200000>;
   qcom,supply-max-voltage = <1300000>;
   qcom,supply-enable-load = <300000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-pre-on-sleep = <0>;
   qcom,supply-post-on-sleep = <1>;
   qcom,supply-pre-off-sleep = <0>;
   qcom,supply-post-off-sleep = <1>;
  };
 };
};



&labibb {
 status = "ok";
 qpnp,qpnp-labibb-mode = "amoled";
 qpnp,swire-control;
};

&ibb_regulator {
 qcom,qpnp-ibb-discharge-resistor = <32>;
};

&pmi8950_mpps {
 mpp@a000 {
  qcom,mode = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  qcom,invert = <0>;
  status = "okay";
 };
 mpp@a100 {
  qcom,mode = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  qcom,invert = <0>;
  status = "okay";
 };
 mpp@a200 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <5>;
  qcom,master-en = <1>;
  qcom,invert = <0>;
  status = "okay";
 };
};

&spmi_bus {
 qcom,pm8950@0 {
  /delete-node/ qcom,leds@a300;
 };

 qcom,pmi8950@2 {
  /delete-node/ qcom,leds@a100;

  qcom,leds@1000 {
   status = "ok";
   reg = <0x1000 0x100>;
   compatible = "qcom,leds-atc";
   linux,name = "white";
   qcom,ctrl-reg = <0x243>;
  };
 };

 qcom,pmi8950@3 {
  qcom,leds@d800 {
   qcom,disp-type-amoled;
   qcom,switch-freq-khz = <800>;
   qcom,loop-ea-gm = <1>;
   qcom,vref-psm-mv = <550>;
   qcom,ovp-mv = <31000>;
   qcom,enable-amoled-pulse-skipping;
  };
 };
};

&muc {
 gpios = <&tlmm 60 1>,
  <&pmi8950_gpios 1 0>,
  <&tlmm 72 1>,
  <&tlmm 38 2>,
  <&tlmm 59 1>,
  <&pmi8950_mpps 2 0>,
  <&tlmm 0 0>,
  <&tlmm 1 1>,
  <&tlmm 114 2>,
  <0>,
  <&pmi8950_mpps 1 1>,
  <&tlmm 3 1>;
};

&pm8953_l22 {
 regulator-min-microvolt = <2850000>;
 regulator-max-microvolt = <2850000>;
 qcom,init-voltage = <2850000>;
};

&pmi_haptic{
 status = "disabled";
};

&qpnp_smbcharger {
 /delete-property/ pinctrl-names;
 /delete-property/ pinctrl-0;
 /delete-property/ gpios;
 /delete-property/ gpio-names;
 /delete-property/ qcom,iterm-disable;
 gpios = <&pmi8950_gpios 2 0x0>;
 gpio-names = "eb_vbus_en";
 qcom,max-usbin-current-ma = <3000>;
 qcom,step-chg-steps = <4200 3000 2000>,
    <4400 2000 1600>;
 qcom,auto-voltage-comp-mv = <150>;
 qcom,enable-parameter-separate;
 qcom,prop-flash-active;
 qcom,enable-charging-limit;
 qcom,upper-limit-capacity = <80>;
 qcom,lower-limit-capacity = <60>;
};

/{
 mot_albusbatterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <100>;
  df-serialnum = "SNN5983A";
# 1 "arch/arm64/boot/dts/qcom/batterydata-hz40-lg.dtsi" 1

qcom,hz40-lg {
 serialnum = "SNN5983A";
 qcom,step-chg-steps = <4200 3000 2000>,
    <4400 2000 1600>;
 qcom,stepchg-iterm-ma = <146>;
 qcom,auto-voltage-comp-mv = <150>;

 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <3000>;
 qcom,batt-id-kohm = <243>;
 qcom,battery-beta = <3900>;
 qcom,battery-type = "HZ40-LG-3000mah";
 qcom,chg-rslow-comp-c1 = <3615241>;
 qcom,chg-rslow-comp-c2 = <5747424>;
 qcom,chg-rs-to-rslow = <1188586>;
 qcom,chg-rslow-comp-thr = <0xAF>;
 qcom,checksum = <0x5D6E>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   D5 83 6E 7C
   C7 80 C4 76
   70 83 24 7C
   0B 90 A7 96
   86 82 B9 92
   77 B4 EE BB
   52 19 FB 83
   3C 7D 3A 81
   66 77 5C 83
   75 53 F7 81
   EE 8D 73 82
   40 98 5E B6
   6A C2 58 11
   C4 0B 6E 5B
   14 70 43 FC
   09 2E 8D 4C
   52 43 00 00
   78 46 92 32
   3F 21 00 00
   00 00 00 00
   00 00 00 00
   BC 71 CB 6B
   EA 77 B6 88
   14 7D D9 71
   38 5F 99 7B
   1A 76 4A 68
   82 5C 51 A3
   32 60 62 EB
   5F A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 716 "arch/arm64/boot/dts/qcom/msm8953-albus.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/batterydata-hz40-lg-v2.dtsi" 1

qcom,hz40-lg-v2 {
 serialnum = "SNN5983C";
 qcom,step-chg-steps = <4200 3000 2000>,
    <4400 2000 1600>;
 qcom,stepchg-iterm-ma = <146>;
 qcom,auto-voltage-comp-mv = <150>;

 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <3000>;
 qcom,batt-id-kohm = <243>;
 qcom,battery-beta = <3900>;
 qcom,battery-type = "HZ40-LG-V2-3000mah";
 qcom,chg-rslow-comp-c1 = <3674024>;
 qcom,chg-rslow-comp-c2 = <6081231>;
 qcom,chg-rs-to-rslow = <1117757>;
 qcom,chg-rslow-comp-thr = <0xB4>;
 qcom,checksum = <0x96C9>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   B3 83 88 75
   49 7A C4 6D
   2E 83 9D 78
   A4 85 41 82
   03 82 84 9A
   94 BD 93 CA
   6B 12 D5 83
   1F 77 68 7B
   09 74 27 83
   FE 7A 01 8D
   70 89 13 82
   88 A0 C9 C5
   1E D9 62 0C
   C2 0B 88 5B
   14 70 43 FC
   64 36 8B 44
   CE 3A 00 00
   82 4D 07 38
   35 48 00 00
   00 00 00 00
   00 00 00 00
   1F 71 CB 6B
   6F 85 69 7A
   B2 7C 0F 71
   A0 56 A4 81
   09 77 50 6A
   71 6D E7 A0
   3D AF 61 D4
   5E A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 717 "arch/arm64/boot/dts/qcom/msm8953-albus.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/batterydata-hz40-swd.dtsi" 1

qcom,hz40-swd {
 serialnum = "SNN5985A";
 qcom,step-chg-steps = <4200 3000 2000>,
    <4400 2000 1600>;
 qcom,stepchg-iterm-ma = <146>;
 qcom,auto-voltage-comp-mv = <125>;

 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <3000>;
 qcom,batt-id-kohm = <243>;
 qcom,battery-beta = <3900>;
 qcom,battery-type = "HZ40-SWD-3000mah";
 qcom,chg-rslow-comp-c1 = <2855854>;
 qcom,chg-rslow-comp-c2 = <4208777>;
 qcom,chg-rs-to-rslow = <967319>;
 qcom,chg-rslow-comp-thr = <0xA9>;
 qcom,checksum = <0xEA0A>;
 qcom,gui-version = "PMI8950GUI - 2.0.0.16";
 qcom,fg-profile-data = [
   E0 83 B2 7C
   CC 80 62 76
   27 83 B0 73
   32 7D 28 72
   E9 81 6E 9A
   39 BD F3 C9
   52 0F EB 83
   A4 7C AF 80
   1B 76 2A 83
   FA 78 2A 84
   29 78 25 82
   C7 99 E7 BC
   E6 C9 5A 0D
   F3 0B 18 5B
   14 70 43 FC
   29 39 F7 46
   6E 33 00 00
   F5 44 0F 32
   CF 30 00 00
   00 00 00 00
   00 00 00 00
   89 70 E3 6B
   E6 76 DD 7B
   E9 77 D5 6B
   87 74 22 7B
   8B 77 40 6B
   7C 5B FC AB
   1D 68 60 44
   56 A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 0C
 ];
};
# 718 "arch/arm64/boot/dts/qcom/msm8953-albus.dtsi" 2
 };
};

&qpnp_fg {
 /delete-property/ qcom,battery-data;
 qcom,irq-volt-empty-mv = <3000>;
 qcom,fg-cutoff-voltage-mv = <3200>;
 qcom,battery-data = <&mot_albusbatterydata>;
};
# 17 "arch/arm64/boot/dts/qcom/msm8953-albus-p4.dts" 2


/ {
 qcom,board-id = <0x4A 0x8400>;
};
