# Register Region: Unhandled


##Info
| Name | value |
| --- | --- |

##Registers

| register name | address | type | width | mask | reset |
| --- | --- | --- | --- | --- | --- |

##Unsupported defines

| define | value |
| --- | --- |
| ACIS_DMA | ACIS_DMA |
| AC_HUFFTABLE_OFFSET | MACRO |
| AC_MAXCTABLE_OFFSET | MACRO |
| AC_OSETTABLE_OFFSET | MACRO |
| ADC_DMA | ADC_DMA |
| ADDRESS_EXTERNAL | MACRO |
| ALIAS_ANY_NONALLOCATING | MACRO |
| ALIAS_COHERENT | MACRO |
| ALIAS_DIRECT | MACRO |
| ALIAS_NORMAL | MACRO |
| ALIAS_STREAMING | MACRO |
| AM_DB_MEMPRI | AM_DB_MEMPRI |
| AM_DB_PERPRI | AM_DB_PERPRI |
| AM_HO_MEMPRI | AM_HO_MEMPRI |
| AM_HO_PERPRI | AM_HO_PERPRI |
| AM_HVSM_PRI | AM_HVSM_PRI |
| AM_VP_L2_PRI | AM_VP_L2_PRI |
| AM_VP_PERPRI | AM_VP_PERPRI |
| AM_VP_UC_PRI | AM_VP_UC_PRI |
| BIT_STREAM_DMA | BIT_STREAM_DMA |
| BOOTROM_BASE_ADDRESS | BOOTROM_BASE_ADDRESS |
| BOOTROM_BRCTL | BOOTROM_BRCTL |
| BOOTROM_RAM_LENGTH | BOOTROM_RAM_LENGTH |
| BOOTROM_RAM_START | BOOTROM_RAM_START |
| BOOTROM_ROM_LENGTH | BOOTROM_ROM_LENGTH |
| BOOTROM_ROM_START | BOOTROM_ROM_START |
| CAM_DMA | CAM_DMA |
| CDP_DEBUG0 | CDP_DEBUG0 |
| CDP_DEBUG1 | CDP_DEBUG1 |
| CDP_PHYC | CDP_PHYC |
| CDP_PHYTSTDAT | CDP_PHYTSTDAT |
| CGMSAE_BOT_CONTROL | CGMSAE_BOT_CONTROL |
| CGMSAE_BOT_DATA | CGMSAE_BOT_DATA |
| CGMSAE_BOT_FORMAT | CGMSAE_BOT_FORMAT |
| CGMSAE_RESET | CGMSAE_RESET |
| CGMSAE_REVID | CGMSAE_REVID |
| CGMSAE_TOP_CONTROL | CGMSAE_TOP_CONTROL |
| CGMSAE_TOP_DATA | CGMSAE_TOP_DATA |
| CGMSAE_TOP_FORMAT | CGMSAE_TOP_FORMAT |
| CRYPTO_IP_DMA | CRYPTO_IP_DMA |
| CRYPTO_ISR | CRYPTO_ISR |
| CRYPTO_ISR_RNG_INT | CRYPTO_ISR_RNG_INT |
| CRYPTO_OP_DMA | CRYPTO_OP_DMA |
| CSI2_DTOV0 | CSI2_DTOV0 |
| CSI2_DTOV1 | CSI2_DTOV1 |
| CSI2_DTOV_x | MACRO |
| CSI2_RBC0 | CSI2_RBC0 |
| CSI2_RBC1 | CSI2_RBC1 |
| CSI2_RBC_x | MACRO |
| CSI2_RC | CSI2_RC |
| CSI2_RC0 | CSI2_RC0 |
| CSI2_RC1 | CSI2_RC1 |
| CSI2_RC_x | MACRO |
| CSI2_RDEA0 | CSI2_RDEA0 |
| CSI2_RDEA1 | CSI2_RDEA1 |
| CSI2_RDEA_x | MACRO |
| CSI2_RDLS | CSI2_RDLS |
| CSI2_RDS0 | CSI2_RDS0 |
| CSI2_RDS1 | CSI2_RDS1 |
| CSI2_RDSA0 | CSI2_RDSA0 |
| CSI2_RDSA1 | CSI2_RDSA1 |
| CSI2_RDSA_x | MACRO |
| CSI2_RDS_x | MACRO |
| CSI2_REA0 | CSI2_REA0 |
| CSI2_REA1 | CSI2_REA1 |
| CSI2_REA_x | MACRO |
| CSI2_RGSP | CSI2_RGSP |
| CSI2_RLS0 | CSI2_RLS0 |
| CSI2_RLS1 | CSI2_RLS1 |
| CSI2_RLS_x | MACRO |
| CSI2_RPC0 | CSI2_RPC0 |
| CSI2_RPC1 | CSI2_RPC1 |
| CSI2_RPC_x | MACRO |
| CSI2_RS | CSI2_RS |
| CSI2_RS0 | CSI2_RS0 |
| CSI2_RS1 | CSI2_RS1 |
| CSI2_RSA0 | CSI2_RSA0 |
| CSI2_RSA1 | CSI2_RSA1 |
| CSI2_RSA_x | MACRO |
| CSI2_RS_x | MACRO |
| CSI2_RWP0 | CSI2_RWP0 |
| CSI2_RWP1 | CSI2_RWP1 |
| CSI2_RWP_x | MACRO |
| CSI2_SRST | CSI2_SRST |
| CSI2_THSCKTO | CSI2_THSCKTO |
| CSI2_THSSET | CSI2_THSSET |
| CSI2_THSSTO | CSI2_THSSTO |
| CSI2_TREN | CSI2_TREN |
| D1CACHE_BASE | D1CACHE_BASE |
| DC_HUFFTABLE_OFFSET | MACRO |
| DC_MAXCTABLE_OFFSET | MACRO |
| DC_OSETTABLE_OFFSET | MACRO |
| DISP_DMA | DISP_DMA |
| DSI2_DMA | DSI2_DMA |
| DSI_AFEC0 | DSI_AFEC0 |
| DSI_AFEC1 | DSI_AFEC1 |
| DSI_CMD_DATA_FIFO | DSI_CMD_DATA_FIFO |
| DSI_CMD_PKTC | DSI_CMD_PKTC |
| DSI_CMD_PKTH | DSI_CMD_PKTH |
| DSI_CTRL | DSI_CTRL |
| DSI_DISP0_CTRL | DSI_DISP0_CTRL |
| DSI_DISP1_CTRL | DSI_DISP1_CTRL |
| DSI_DMA | DSI_DMA |
| DSI_HSTX_TO_CNT | DSI_HSTX_TO_CNT |
| DSI_HS_CLT0 | DSI_HS_CLT0 |
| DSI_HS_CLT1 | DSI_HS_CLT1 |
| DSI_HS_CLT2 | DSI_HS_CLT2 |
| DSI_HS_DLT3 | DSI_HS_DLT3 |
| DSI_HS_DLT4 | DSI_HS_DLT4 |
| DSI_HS_DLT5 | DSI_HS_DLT5 |
| DSI_INT_ENABLE | DSI_INT_ENABLE |
| DSI_INT_STATUS | DSI_INT_STATUS |
| DSI_LPRX_TO_CNT | DSI_LPRX_TO_CNT |
| DSI_LP_DLT6 | DSI_LP_DLT6 |
| DSI_LP_DLT7 | DSI_LP_DLT7 |
| DSI_PHY_CONTROL | DSI_PHY_CONTROL |
| DSI_PIX_FIFO | DSI_PIX_FIFO |
| DSI_PR_TO_CNT | DSI_PR_TO_CNT |
| DSI_RX1_PKTH | DSI_RX1_PKTH |
| DSI_RX2_PKTH | DSI_RX2_PKTH |
| DSI_STAT | DSI_STAT |
| DSI_TA_TO_CNT | DSI_TA_TO_CNT |
| DSI_TST_MON | DSI_TST_MON |
| DSI_TST_SEL | DSI_TST_SEL |
| GROPCTR_FBC_CZ_CLRFLG_FETCHES | GROPCTR_FBC_CZ_CLRFLG_FETCHES |
| GROPCTR_FBC_CZ_EVICTIONS | GROPCTR_FBC_CZ_EVICTIONS |
| GROPCTR_FBC_CZ_FETCHES | GROPCTR_FBC_CZ_FETCHES |
| GROPCTR_FBC_CZ_FETCH_STALLS | GROPCTR_FBC_CZ_FETCH_STALLS |
| GROPCTR_FBC_CZ_FE_DISCARDED | GROPCTR_FBC_CZ_FE_DISCARDED |
| GROPCTR_FBC_CZ_FE_HITS | GROPCTR_FBC_CZ_FE_HITS |
| GROPCTR_FBC_CZ_FE_LINE_REQS | GROPCTR_FBC_CZ_FE_LINE_REQS |
| GROPCTR_FBC_CZ_FE_MISSES | GROPCTR_FBC_CZ_FE_MISSES |
| GROPCTR_FBC_CZ_FE_QUAD_REQS | GROPCTR_FBC_CZ_FE_QUAD_REQS |
| GROPCTR_FBC_CZ_FE_UNUSED | GROPCTR_FBC_CZ_FE_UNUSED |
| GROPCTR_FBC_CZ_LINE_FLUSHES | GROPCTR_FBC_CZ_LINE_FLUSHES |
| GROPCTR_FBC_CZ_PBE_HITS | GROPCTR_FBC_CZ_PBE_HITS |
| GROPCTR_FBC_CZ_PBE_MISSES | GROPCTR_FBC_CZ_PBE_MISSES |
| GROPCTR_FBC_CZ_PBE_REQS | GROPCTR_FBC_CZ_PBE_REQS |
| GROPCTR_FBC_CZ_PBE_STALLS | GROPCTR_FBC_CZ_PBE_STALLS |
| GROPCTR_FBC_CZ_UM_STALLS | GROPCTR_FBC_CZ_UM_STALLS |
| GROPCTR_FBC_EZ_CLRFLG_FETCHES | GROPCTR_FBC_EZ_CLRFLG_FETCHES |
| GROPCTR_FBC_EZ_EVICTIONS | GROPCTR_FBC_EZ_EVICTIONS |
| GROPCTR_FBC_EZ_FETCHES | GROPCTR_FBC_EZ_FETCHES |
| GROPCTR_FBC_EZ_FETCH_STALLS | GROPCTR_FBC_EZ_FETCH_STALLS |
| GROPCTR_FBC_EZ_FE_FETCHES | GROPCTR_FBC_EZ_FE_FETCHES |
| GROPCTR_FBC_EZ_FE_HITS | GROPCTR_FBC_EZ_FE_HITS |
| GROPCTR_FBC_EZ_FE_MISSES | GROPCTR_FBC_EZ_FE_MISSES |
| GROPCTR_FBC_EZ_FE_REQS | GROPCTR_FBC_EZ_FE_REQS |
| GROPCTR_FBC_EZ_LINE_FLUSHES | GROPCTR_FBC_EZ_LINE_FLUSHES |
| GROPCTR_FBC_EZ_PBE_HITS | GROPCTR_FBC_EZ_PBE_HITS |
| GROPCTR_FBC_EZ_PBE_MISSES | GROPCTR_FBC_EZ_PBE_MISSES |
| GROPCTR_FBC_EZ_PBE_REQS | GROPCTR_FBC_EZ_PBE_REQS |
| GROPCTR_FBC_EZ_PBE_STALLS | GROPCTR_FBC_EZ_PBE_STALLS |
| GROPCTR_FBC_EZ_UM_STALLS | GROPCTR_FBC_EZ_UM_STALLS |
| GROPCTR_FEINVALIDPIXELS | GROPCTR_FEINVALIDPIXELS |
| GROPCTR_FEPEZIDLE | GROPCTR_FEPEZIDLE |
| GROPCTR_FEPEZRDY | GROPCTR_FEPEZRDY |
| GROPCTR_FESPMRDY | GROPCTR_FESPMRDY |
| GROPCTR_FESPMSTALL | GROPCTR_FESPMSTALL |
| GROPCTR_FESTALLPREFETCH | GROPCTR_FESTALLPREFETCH |
| GROPCTR_FEVALIDPRIMS | GROPCTR_FEVALIDPRIMS |
| GROPCTR_FEVALIDQUADS | GROPCTR_FEVALIDQUADS |
| GROPCTR_FEZCULLEDQUADS | GROPCTR_FEZCULLEDQUADS |
| GROPCTR_FOVCLIPPEDPRIMS | GROPCTR_FOVCLIPPEDPRIMS |
| GROPCTR_FOVCULLEDPRIMS | GROPCTR_FOVCULLEDPRIMS |
| GROPCTR_NOFEPIXELPRIMS | GROPCTR_NOFEPIXELPRIMS |
| GROPCTR_PBE_DEPTH_TEST_FAIL | GROPCTR_PBE_DEPTH_TEST_FAIL |
| GROPCTR_PBE_DPTH_STCL_PASS | GROPCTR_PBE_DPTH_STCL_PASS |
| GROPCTR_PBE_FE_STALLS | GROPCTR_PBE_FE_STALLS |
| GROPCTR_PBE_STCL_TEST_FAIL | GROPCTR_PBE_STCL_TEST_FAIL |
| GROPCTR_REVCULLEDPRIMS | GROPCTR_REVCULLEDPRIMS |
| GROPCTR_TU0_AXI_REQ_FIFO_FULL | GROPCTR_TU0_AXI_REQ_FIFO_FULL |
| GROPCTR_TU0_CACHE_ACCESSES | GROPCTR_TU0_CACHE_ACCESSES |
| GROPCTR_TU0_CACHE_MISSES | GROPCTR_TU0_CACHE_MISSES |
| GROPCTR_TU0_CACHE_RCV_WAITS | GROPCTR_TU0_CACHE_RCV_WAITS |
| GROPCTR_TU0_CACHE_REQ_STALLS | GROPCTR_TU0_CACHE_REQ_STALLS |
| GROPCTR_TU0_CACHE_STALLS | GROPCTR_TU0_CACHE_STALLS |
| GROPCTR_TU0_SAME_BANK_STALL | GROPCTR_TU0_SAME_BANK_STALL |
| GROPCTR_TU0_SAME_SET_STALL | GROPCTR_TU0_SAME_SET_STALL |
| GROPCTR_TU1_AXI_REQ_FIFO_FULL | GROPCTR_TU1_AXI_REQ_FIFO_FULL |
| GROPCTR_TU1_CACHE_ACCESSES | GROPCTR_TU1_CACHE_ACCESSES |
| GROPCTR_TU1_CACHE_MISSES | GROPCTR_TU1_CACHE_MISSES |
| GROPCTR_TU1_CACHE_RCV_WAITS | GROPCTR_TU1_CACHE_RCV_WAITS |
| GROPCTR_TU1_CACHE_REQ_STALLS | GROPCTR_TU1_CACHE_REQ_STALLS |
| GROPCTR_TU1_CACHE_STALLS | GROPCTR_TU1_CACHE_STALLS |
| GROPCTR_TU1_SAME_BANK_STALL | GROPCTR_TU1_SAME_BANK_STALL |
| GROPCTR_TU1_SAME_SET_STALL | GROPCTR_TU1_SAME_SET_STALL |
| GRP_FDBGB | GRP_FDBGB |
| GRP_FDBGO | GRP_FDBGO |
| GRP_FDBGR | GRP_FDBGR |
| GRP_FDBGS | GRP_FDBGS |
| GRP_SDBG0 | GRP_SDBG0 |
| GRS_DBGE | GRS_DBGE |
| GRTMPM0_BASE | GRTMPM0_BASE |
| GRTMPM1_BASE | GRTMPM1_BASE |
| GRTMPM_MASK | GRTMPM_MASK |
| GR_FBC_ADDR_MASK | GR_FBC_ADDR_MASK |
| GR_FBC_BASE | GR_FBC_BASE |
| GR_FBC_DEBUG_ADDR_MASK | GR_FBC_DEBUG_ADDR_MASK |
| GR_FBC_DEBUG_BASE | GR_FBC_DEBUG_BASE |
| GR_PPL_ADDR_MASK | GR_PPL_ADDR_MASK |
| GR_PPL_BASE | GR_PPL_BASE |
| GR_PPL_DEBUG_ADDR_MASK | GR_PPL_DEBUG_ADDR_MASK |
| GR_PPL_DEBUG_BASE | GR_PPL_DEBUG_BASE |
| GR_PSE_ADDR_MASK | GR_PSE_ADDR_MASK |
| GR_PSE_BASE | GR_PSE_BASE |
| GR_PSE_DEBUG_ADDR_MASK | GR_PSE_DEBUG_ADDR_MASK |
| GR_PSE_DEBUG_BASE | GR_PSE_DEBUG_BASE |
| GR_SYSTEM_BASE | GR_SYSTEM_BASE |
| GR_SYSTEM_DEBUG_BASE | GR_SYSTEM_DEBUG_BASE |
| GR_TU_ADDR_MASK | GR_TU_ADDR_MASK |
| GR_TU_BASE0 | GR_TU_BASE0 |
| GR_TU_BASE1 | GR_TU_BASE1 |
| GR_TU_BASE2 | GR_TU_BASE2 |
| GR_TU_BASE3 | GR_TU_BASE3 |
| GR_TU_BASE4 | GR_TU_BASE4 |
| GR_TU_BASE5 | GR_TU_BASE5 |
| GR_TU_BASE6 | GR_TU_BASE6 |
| GR_TU_BASE7 | GR_TU_BASE7 |
| GR_TU_DBG_BASE | GR_TU_DBG_BASE |
| GR_TU_UNIT_MASK | GR_TU_UNIT_MASK |
| GR_UNIFORM_ADDR_MASK | GR_UNIFORM_ADDR_MASK |
| GR_UNIFORM_BASE | GR_UNIFORM_BASE |
| GR_UNIFORM_SIZE | GR_UNIFORM_SIZE |
| GR_VCACHE_ADDR_MASK | GR_VCACHE_ADDR_MASK |
| GR_VCACHE_BASE | GR_VCACHE_BASE |
| GR_VCACHE_SIZE | GR_VCACHE_SIZE |
| GR_VCD_ADDR_MASK | GR_VCD_ADDR_MASK |
| GR_VCD_BASE | GR_VCD_BASE |
| GR_VCM_ADDR_MASK | GR_VCM_ADDR_MASK |
| GR_VCM_BASE | GR_VCM_BASE |
| GR_VCM_CI_ADDR_MASK | GR_VCM_CI_ADDR_MASK |
| GR_VCM_CI_BASE | GR_VCM_CI_BASE |
| GR_VPM_VRFCFG_ADDR_MASK | GR_VPM_VRFCFG_ADDR_MASK |
| GR_VPM_VRFCFG_BASE | GR_VPM_VRFCFG_BASE |
| HW_POINTER_TO_ADDRESS | MACRO |
| HW_REGISTER_RO | MACRO |
| HW_REGISTER_RW | MACRO |
| I1CACHE_BASE | I1CACHE_BASE |
| I2CA_0 | I2CA_0 |
| I2CA_1 | I2CA_1 |
| I2CA_2 | I2CA_2 |
| I2CA_3 | I2CA_3 |
| I2CA_x | MACRO |
| I2CCLKT_0 | I2CCLKT_0 |
| I2CCLKT_1 | I2CCLKT_1 |
| I2CCLKT_2 | I2CCLKT_2 |
| I2CCLKT_3 | I2CCLKT_3 |
| I2CCLKT_x | MACRO |
| I2CC_0 | I2CC_0 |
| I2CC_1 | I2CC_1 |
| I2CC_2 | I2CC_2 |
| I2CC_3 | I2CC_3 |
| I2CC_x | MACRO |
| I2CDEL_0 | I2CDEL_0 |
| I2CDEL_1 | I2CDEL_1 |
| I2CDEL_2 | I2CDEL_2 |
| I2CDEL_3 | I2CDEL_3 |
| I2CDEL_x | MACRO |
| I2CDIV_0 | I2CDIV_0 |
| I2CDIV_1 | I2CDIV_1 |
| I2CDIV_2 | I2CDIV_2 |
| I2CDIV_3 | I2CDIV_3 |
| I2CDIV_x | MACRO |
| I2CDLEN_0 | I2CDLEN_0 |
| I2CDLEN_1 | I2CDLEN_1 |
| I2CDLEN_2 | I2CDLEN_2 |
| I2CDLEN_3 | I2CDLEN_3 |
| I2CDLEN_x | MACRO |
| I2CFIFO_0 | I2CFIFO_0 |
| I2CFIFO_1 | I2CFIFO_1 |
| I2CFIFO_2 | I2CFIFO_2 |
| I2CFIFO_3 | I2CFIFO_3 |
| I2CFIFO_x | MACRO |
| I2CS_0 | I2CS_0 |
| I2CS_1 | I2CS_1 |
| I2CS_2 | I2CS_2 |
| I2CS_3 | I2CS_3 |
| I2CS_x | MACRO |
| IC_0 | IC_0 |
| IC_1 | IC_1 |
| IC_MASK0 | IC_MASK0 |
| IC_VADDR | IC_VADDR |
| IFORCE0_0 | IFORCE0_0 |
| IFORCE0_1 | IFORCE0_1 |
| IFORCE1_0 | IFORCE1_0 |
| IFORCE1_1 | IFORCE1_1 |
| IMASK0_0 | IMASK0_0 |
| IMASK0_1 | IMASK0_1 |
| IMASK1_0 | IMASK1_0 |
| IMASK1_1 | IMASK1_1 |
| IMASK2_0 | IMASK2_0 |
| IMASK2_1 | IMASK2_1 |
| IMASK3_0 | IMASK3_0 |
| IMASK3_1 | IMASK3_1 |
| IMASK4_0 | IMASK4_0 |
| IMASK4_1 | IMASK4_1 |
| IMASK5_0 | IMASK5_0 |
| IMASK5_1 | IMASK5_1 |
| IMASK6_0 | IMASK6_0 |
| IMASK6_1 | IMASK6_1 |
| IMASK7_0 | IMASK7_0 |
| IMASK7_1 | IMASK7_1 |
| IMASKx_0 | MACRO |
| IMASKx_1 | MACRO |
| INTERRUPT_3D | INTERRUPT_3D |
| INTERRUPT_ADC | INTERRUPT_ADC |
| INTERRUPT_CCP2 | INTERRUPT_CCP2 |
| INTERRUPT_CDP | INTERRUPT_CDP |
| INTERRUPT_CODEC0 | INTERRUPT_CODEC0 |
| INTERRUPT_CODEC1 | INTERRUPT_CODEC1 |
| INTERRUPT_CODEC2 | INTERRUPT_CODEC2 |
| INTERRUPT_CRYPTO | INTERRUPT_CRYPTO |
| INTERRUPT_CSI2 | INTERRUPT_CSI2 |
| INTERRUPT_DMA0 | INTERRUPT_DMA0 |
| INTERRUPT_DMA1 | INTERRUPT_DMA1 |
| INTERRUPT_DMA10 | INTERRUPT_DMA10 |
| INTERRUPT_DMA11 | INTERRUPT_DMA11 |
| INTERRUPT_DMA12 | INTERRUPT_DMA12 |
| INTERRUPT_DMA13 | INTERRUPT_DMA13 |
| INTERRUPT_DMA14 | INTERRUPT_DMA14 |
| INTERRUPT_DMA15 | INTERRUPT_DMA15 |
| INTERRUPT_DMA2 | INTERRUPT_DMA2 |
| INTERRUPT_DMA3 | INTERRUPT_DMA3 |
| INTERRUPT_DMA4 | INTERRUPT_DMA4 |
| INTERRUPT_DMA5 | INTERRUPT_DMA5 |
| INTERRUPT_DMA6 | INTERRUPT_DMA6 |
| INTERRUPT_DMA7 | INTERRUPT_DMA7 |
| INTERRUPT_DMA8 | INTERRUPT_DMA8 |
| INTERRUPT_DMA9 | INTERRUPT_DMA9 |
| INTERRUPT_DSI0 | INTERRUPT_DSI0 |
| INTERRUPT_DUMMY | INTERRUPT_DUMMY |
| INTERRUPT_EXCEPTION_NUM | INTERRUPT_EXCEPTION_NUM |
| INTERRUPT_EXCEPTION_OFFSET | INTERRUPT_EXCEPTION_OFFSET |
| INTERRUPT_GPIO0 | INTERRUPT_GPIO0 |
| INTERRUPT_GPIO1 | INTERRUPT_GPIO1 |
| INTERRUPT_GPIO2 | INTERRUPT_GPIO2 |
| INTERRUPT_GPION | INTERRUPT_GPION |
| INTERRUPT_HARDINT_NUM | INTERRUPT_HARDINT_NUM |
| INTERRUPT_HARDINT_OFFSET | INTERRUPT_HARDINT_OFFSET |
| INTERRUPT_HDMI0 | INTERRUPT_HDMI0 |
| INTERRUPT_HDMI1 | INTERRUPT_HDMI1 |
| INTERRUPT_HOSTINTERFACE | INTERRUPT_HOSTINTERFACE |
| INTERRUPT_HOSTPORT | INTERRUPT_HOSTPORT |
| INTERRUPT_HW_NUM | INTERRUPT_HW_NUM |
| INTERRUPT_HW_OFFSET | INTERRUPT_HW_OFFSET |
| INTERRUPT_I2C | INTERRUPT_I2C |
| INTERRUPT_I2SPCM | INTERRUPT_I2SPCM |
| INTERRUPT_ISP | INTERRUPT_ISP |
| INTERRUPT_JPEG | INTERRUPT_JPEG |
| INTERRUPT_MULTICORESYNC0 | INTERRUPT_MULTICORESYNC0 |
| INTERRUPT_MULTICORESYNC1 | INTERRUPT_MULTICORESYNC1 |
| INTERRUPT_MULTICORESYNC2 | INTERRUPT_MULTICORESYNC2 |
| INTERRUPT_MULTICORESYNC3 | INTERRUPT_MULTICORESYNC3 |
| INTERRUPT_PARALLELCAMERA | INTERRUPT_PARALLELCAMERA |
| INTERRUPT_PIXELVALVE0 | INTERRUPT_PIXELVALVE0 |
| INTERRUPT_PIXELVALVE1 | INTERRUPT_PIXELVALVE1 |
| INTERRUPT_PLL | INTERRUPT_PLL |
| INTERRUPT_SDCARDHOST | INTERRUPT_SDCARDHOST |
| INTERRUPT_SDIO | INTERRUPT_SDIO |
| INTERRUPT_SLIMBUS | INTERRUPT_SLIMBUS |
| INTERRUPT_SMI | INTERRUPT_SMI |
| INTERRUPT_SOFTINT_NUM | INTERRUPT_SOFTINT_NUM |
| INTERRUPT_SOFTINT_OFFSET | INTERRUPT_SOFTINT_OFFSET |
| INTERRUPT_SPARE1 | INTERRUPT_SPARE1 |
| INTERRUPT_SPARE2 | INTERRUPT_SPARE2 |
| INTERRUPT_SPARE3 | INTERRUPT_SPARE3 |
| INTERRUPT_SPARE4 | INTERRUPT_SPARE4 |
| INTERRUPT_SPARE5 | INTERRUPT_SPARE5 |
| INTERRUPT_SPI | INTERRUPT_SPI |
| INTERRUPT_SW_NUM | INTERRUPT_SW_NUM |
| INTERRUPT_SW_OFFSET | INTERRUPT_SW_OFFSET |
| INTERRUPT_TIMER0 | INTERRUPT_TIMER0 |
| INTERRUPT_TIMER1 | INTERRUPT_TIMER1 |
| INTERRUPT_TIMER2 | INTERRUPT_TIMER2 |
| INTERRUPT_TIMER3 | INTERRUPT_TIMER3 |
| INTERRUPT_TRANSPOSER | INTERRUPT_TRANSPOSER |
| INTERRUPT_UART | INTERRUPT_UART |
| INTERRUPT_USB | INTERRUPT_USB |
| INTERRUPT_VEC | INTERRUPT_VEC |
| INTERRUPT_VECTOR_BASE | INTERRUPT_VECTOR_BASE |
| INTERRUPT_VIDEOSCALER | INTERRUPT_VIDEOSCALER |
| INT_CTL_BASE_ADDR1 | INT_CTL_BASE_ADDR1 |
| IPROFILE_0 | IPROFILE_0 |
| IPROFILE_1 | IPROFILE_1 |
| ISRC0_0 | ISRC0_0 |
| ISRC0_1 | ISRC0_1 |
| ISRC1_0 | ISRC1_0 |
| ISRC1_1 | ISRC1_1 |
| IS_0 | IS_0 |
| IS_1 | IS_1 |
| IS_ALIAS_COHERENT | MACRO |
| IS_ALIAS_DIRECT | MACRO |
| IS_ALIAS_NONALLOCATING | MACRO |
| IS_ALIAS_NORMAL | MACRO |
| IS_ALIAS_STREAMING | MACRO |
| IVADDR_0 | IVADDR_0 |
| IVADDR_1 | IVADDR_1 |
| IWAKEUP_0 | IWAKEUP_0 |
| IWAKEUP_1 | IWAKEUP_1 |
| JCTRL_FLUSH | JCTRL_FLUSH |
| JCTRL_MODE | JCTRL_MODE |
| JCTRL_RESET | JCTRL_RESET |
| JCTRL_START | JCTRL_START |
| JCTRL_STUFF | JCTRL_STUFF |
| JDCCTRL_DCCOMP_MASK | JDCCTRL_DCCOMP_MASK |
| JDCCTRL_DISDC | JDCCTRL_DISDC |
| JDCCTRL_SETDC | MACRO |
| JHADDR_TABLEF | JHADDR_TABLEF |
| JICST_CDONE | JICST_CDONE |
| JICST_ERR | JICST_ERR |
| JICST_INTCD | JICST_INTCD |
| JICST_INTE | JICST_INTE |
| JICST_INTM | JICST_INTM |
| JICST_INTSD | JICST_INTSD |
| JICST_MARKER | JICST_MARKER |
| JICST_SDONE | JICST_SDONE |
| JMCTRL_AC_TAB | MACRO |
| JMCTRL_CMP | MACRO |
| JMCTRL_DC_TAB | MACRO |
| JMCTRL_NUMCMP | JMCTRL_NUMCMP |
| JMCTRL_UNUSED_BITS | JMCTRL_UNUSED_BITS |
| MAX_DMA_NUM | MAX_DMA_NUM |
| MAX_DMA_SUB | MAX_DMA_SUB |
| MAX_EXCEPTION_NUM | MAX_EXCEPTION_NUM |
| MAX_GPIO_NUM | MAX_GPIO_NUM |
| MAX_TIMER_NUM | MAX_TIMER_NUM |
| MULTICORE_SYNC_ICCLR_0 | MULTICORE_SYNC_ICCLR_0 |
| MULTICORE_SYNC_ICCLR_1 | MULTICORE_SYNC_ICCLR_1 |
| MULTICORE_SYNC_ICSET_0 | MULTICORE_SYNC_ICSET_0 |
| MULTICORE_SYNC_ICSET_1 | MULTICORE_SYNC_ICSET_1 |
| MULTICORE_SYNC_IREQ_0 | MULTICORE_SYNC_IREQ_0 |
| MULTICORE_SYNC_IREQ_1 | MULTICORE_SYNC_IREQ_1 |
| MULTICORE_SYNC_MBOX_0 | MULTICORE_SYNC_MBOX_0 |
| MULTICORE_SYNC_MBOX_1 | MULTICORE_SYNC_MBOX_1 |
| MULTICORE_SYNC_MBOX_2 | MULTICORE_SYNC_MBOX_2 |
| MULTICORE_SYNC_MBOX_3 | MULTICORE_SYNC_MBOX_3 |
| MULTICORE_SYNC_MBOX_4 | MULTICORE_SYNC_MBOX_4 |
| MULTICORE_SYNC_MBOX_5 | MULTICORE_SYNC_MBOX_5 |
| MULTICORE_SYNC_MBOX_6 | MULTICORE_SYNC_MBOX_6 |
| MULTICORE_SYNC_MBOX_7 | MULTICORE_SYNC_MBOX_7 |
| MULTICORE_SYNC_MBOX_MASK | MACRO |
| MULTICORE_SYNC_NUM_SEMAPHORES | MULTICORE_SYNC_NUM_SEMAPHORES |
| MULTICORE_SYNC_SEMA_MASK | MACRO |
| MULTICORE_SYNC_SEMA_MASK_0 | MULTICORE_SYNC_SEMA_MASK_0 |
| MULTICORE_SYNC_SEMA_MASK_1 | MULTICORE_SYNC_SEMA_MASK_1 |
| MULTICORE_SYNC_SEMA_MASK_10 | MULTICORE_SYNC_SEMA_MASK_10 |
| MULTICORE_SYNC_SEMA_MASK_11 | MULTICORE_SYNC_SEMA_MASK_11 |
| MULTICORE_SYNC_SEMA_MASK_12 | MULTICORE_SYNC_SEMA_MASK_12 |
| MULTICORE_SYNC_SEMA_MASK_13 | MULTICORE_SYNC_SEMA_MASK_13 |
| MULTICORE_SYNC_SEMA_MASK_14 | MULTICORE_SYNC_SEMA_MASK_14 |
| MULTICORE_SYNC_SEMA_MASK_15 | MULTICORE_SYNC_SEMA_MASK_15 |
| MULTICORE_SYNC_SEMA_MASK_16 | MULTICORE_SYNC_SEMA_MASK_16 |
| MULTICORE_SYNC_SEMA_MASK_17 | MULTICORE_SYNC_SEMA_MASK_17 |
| MULTICORE_SYNC_SEMA_MASK_18 | MULTICORE_SYNC_SEMA_MASK_18 |
| MULTICORE_SYNC_SEMA_MASK_19 | MULTICORE_SYNC_SEMA_MASK_19 |
| MULTICORE_SYNC_SEMA_MASK_2 | MULTICORE_SYNC_SEMA_MASK_2 |
| MULTICORE_SYNC_SEMA_MASK_20 | MULTICORE_SYNC_SEMA_MASK_20 |
| MULTICORE_SYNC_SEMA_MASK_21 | MULTICORE_SYNC_SEMA_MASK_21 |
| MULTICORE_SYNC_SEMA_MASK_22 | MULTICORE_SYNC_SEMA_MASK_22 |
| MULTICORE_SYNC_SEMA_MASK_23 | MULTICORE_SYNC_SEMA_MASK_23 |
| MULTICORE_SYNC_SEMA_MASK_24 | MULTICORE_SYNC_SEMA_MASK_24 |
| MULTICORE_SYNC_SEMA_MASK_25 | MULTICORE_SYNC_SEMA_MASK_25 |
| MULTICORE_SYNC_SEMA_MASK_26 | MULTICORE_SYNC_SEMA_MASK_26 |
| MULTICORE_SYNC_SEMA_MASK_27 | MULTICORE_SYNC_SEMA_MASK_27 |
| MULTICORE_SYNC_SEMA_MASK_28 | MULTICORE_SYNC_SEMA_MASK_28 |
| MULTICORE_SYNC_SEMA_MASK_29 | MULTICORE_SYNC_SEMA_MASK_29 |
| MULTICORE_SYNC_SEMA_MASK_3 | MULTICORE_SYNC_SEMA_MASK_3 |
| MULTICORE_SYNC_SEMA_MASK_30 | MULTICORE_SYNC_SEMA_MASK_30 |
| MULTICORE_SYNC_SEMA_MASK_31 | MULTICORE_SYNC_SEMA_MASK_31 |
| MULTICORE_SYNC_SEMA_MASK_4 | MULTICORE_SYNC_SEMA_MASK_4 |
| MULTICORE_SYNC_SEMA_MASK_5 | MULTICORE_SYNC_SEMA_MASK_5 |
| MULTICORE_SYNC_SEMA_MASK_6 | MULTICORE_SYNC_SEMA_MASK_6 |
| MULTICORE_SYNC_SEMA_MASK_7 | MULTICORE_SYNC_SEMA_MASK_7 |
| MULTICORE_SYNC_SEMA_MASK_8 | MULTICORE_SYNC_SEMA_MASK_8 |
| MULTICORE_SYNC_SEMA_MASK_9 | MULTICORE_SYNC_SEMA_MASK_9 |
| MULTICORE_SYNC_SEMA_STATUS | MULTICORE_SYNC_SEMA_STATUS |
| MULTICORE_SYNC_VPU_SEMA_0 | MULTICORE_SYNC_VPU_SEMA_0 |
| MULTICORE_SYNC_VPU_SEMA_1 | MULTICORE_SYNC_VPU_SEMA_1 |
| MULTICORE_SYNC_VPU_SEMA_STATUS | MULTICORE_SYNC_VPU_SEMA_STATUS |
| MULTICORE_SYNC_VPU_SEMA_x | MACRO |
| PIXELVALVE_C_0 | PIXELVALVE_C_0 |
| PIXELVALVE_C_1 | PIXELVALVE_C_1 |
| PIXELVALVE_C_x | MACRO |
| PIXELVALVE_HSYNC_0 | PIXELVALVE_HSYNC_0 |
| PIXELVALVE_HSYNC_1 | PIXELVALVE_HSYNC_1 |
| PIXELVALVE_HSYNC_x | MACRO |
| PIXELVALVE_INTEN_0 | PIXELVALVE_INTEN_0 |
| PIXELVALVE_INTEN_1 | PIXELVALVE_INTEN_1 |
| PIXELVALVE_INTEN_x | MACRO |
| PIXELVALVE_INTSTAT_0 | PIXELVALVE_INTSTAT_0 |
| PIXELVALVE_INTSTAT_1 | PIXELVALVE_INTSTAT_1 |
| PIXELVALVE_INTSTAT_x | MACRO |
| PIXELVALVE_STAT_0 | PIXELVALVE_STAT_0 |
| PIXELVALVE_STAT_1 | PIXELVALVE_STAT_1 |
| PIXELVALVE_STAT_x | MACRO |
| PIXELVALVE_VC_0 | PIXELVALVE_VC_0 |
| PIXELVALVE_VC_1 | PIXELVALVE_VC_1 |
| PIXELVALVE_VC_x | MACRO |
| PIXELVALVE_VSIZE_0 | PIXELVALVE_VSIZE_0 |
| PIXELVALVE_VSIZE_1 | PIXELVALVE_VSIZE_1 |
| PIXELVALVE_VSIZE_x | MACRO |
| PIXELVALVE_VSYNC_0 | PIXELVALVE_VSYNC_0 |
| PIXELVALVE_VSYNC_1 | PIXELVALVE_VSYNC_1 |
| PIXELVALVE_VSYNC_x | MACRO |
| RUN_ARBITER_CTRL_BASE_ADDRESS | RUN_ARBITER_CTRL_BASE_ADDRESS |
| SDRAM_CTRL_DMA | SDRAM_CTRL_DMA |
| STC0_0 | STC0_0 |
| STC0_1 | STC0_1 |
| STC0_x | MACRO |
| STC1_0 | STC1_0 |
| STC1_1 | STC1_1 |
| STC1_x | MACRO |
| STC2_0 | STC2_0 |
| STC2_1 | STC2_1 |
| STC2_x | MACRO |
| STC3_0 | STC3_0 |
| STC3_1 | STC3_1 |
| STC3_x | MACRO |
| STCHI_0 | STCHI_0 |
| STCHI_1 | STCHI_1 |
| STCHI_x | MACRO |
| STCLO_0 | STCLO_0 |
| STCLO_1 | STCLO_1 |
| STCLO_x | MACRO |
| STCS_0 | STCS_0 |
| STCS_1 | STCS_1 |
| STCS_x | MACRO |
| STC_0 | STC_0 |
| STC_1 | STC_1 |
| STC_x | MACRO |
| SYSTEM_TIMER_BASE1 | SYSTEM_TIMER_BASE1 |
| TE0_VSWIDTH | TE0_VSWIDTH |
| TE1_VSWIDTH | TE1_VSWIDTH |
| TH0_ADDR_MASK | TH0_ADDR_MASK |
| TH0_BASE | TH0_BASE |
| TH1_ADDR_MASK | TH1_ADDR_MASK |
| TH1_BASE | TH1_BASE |
| TRANSPOSER_CONTROL | TRANSPOSER_CONTROL |
| TRANSPOSER_DIMENSIONS | TRANSPOSER_DIMENSIONS |
| TRANSPOSER_DST_PITCH | TRANSPOSER_DST_PITCH |
| TRANSPOSER_DST_PTR | TRANSPOSER_DST_PTR |
| TRANSPOSER_PROGRESS | TRANSPOSER_PROGRESS |
| UNUSED_DMA_12 | UNUSED_DMA_12 |
| UNUSED_DMA_14 | UNUSED_DMA_14 |
| VIDEOCORE_NUM_GPIO_PINS | VIDEOCORE_NUM_GPIO_PINS |
| VIDEOCORE_NUM_UART_PORTS | VIDEOCORE_NUM_UART_PORTS |
| VIDEO_ENC_PrimaryControl | VIDEO_ENC_PrimaryControl |
| VIDEO_ENC_RevID | VIDEO_ENC_RevID |
| VPU1_THREAD_CTRL_BASE_ADDRESS | VPU1_THREAD_CTRL_BASE_ADDRESS |
| VPU1_UNIFORM_MEM_BASE_ADDRESS | VPU1_UNIFORM_MEM_BASE_ADDRESS |
| VRF_SIZE | VRF_SIZE |
| WSE_CONTROL | WSE_CONTROL |
| WSE_RESET | WSE_RESET |
| WSE_VPS_CONTROL | WSE_VPS_CONTROL |
| WSE_VPS_DATA_1 | WSE_VPS_DATA_1 |
| WSE_WSS_DATA | WSE_WSS_DATA |

##Register info

