{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741927225459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741927225459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 23:40:25 2025 " "Processing started: Thu Mar 13 23:40:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741927225459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741927225459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main --convert_bdf_to_verilog=\"U:/sdmay25-29/Quartus Prime Projects/main/timing_module.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main --convert_bdf_to_verilog=\"U:/sdmay25-29/Quartus Prime Projects/main/timing_module.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741927225459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timing_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timing_module " "Found entity 1: timing_module" {  } { { "timing_module.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/timing_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741927225751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741927225751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741927225768 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin  " "Illegal wire or bus name \"\" of type pin " {  } { { "timing_module.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/timing_module.bdf" { { 160 1160 1336 176 "" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Design Software" 0 -1 1741927225769 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1741927225770 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Verilog File 2 s 0 s Quartus Prime " "Quartus Prime Create Verilog File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741927225831 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 13 23:40:25 2025 " "Processing ended: Thu Mar 13 23:40:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741927225831 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741927225831 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741927225831 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741927225831 ""}
