{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "TOP_LEVEL_ENTITY Top MISP " "Assignment TOP_LEVEL_ENTITY changed value from Top to MISP." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Quartus II" 0 -1 1749037678896 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1749037678896 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "TOP_LEVEL_ENTITY Top MISP " "Assignment TOP_LEVEL_ENTITY changed value from Top to MISP." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Quartus II" 0 -1 1749037678914 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1749037678914 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "TOP_LEVEL_ENTITY Top MISP " "Assignment TOP_LEVEL_ENTITY changed value from Top to MISP." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Quartus II" 0 -1 1749037678932 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1749037678932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749037679141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749037679143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 18:47:59 2025 " "Processing started: Wed Jun 04 18:47:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749037679143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749037679143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MISP -c MISP " "Command: quartus_map --read_settings_files=on --write_settings_files=off MISP -c MISP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749037679143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1749037679445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr_param.v 1 1 " "Found 1 design units, including 1 entities, in source file flopr_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_param " "Found entity 1: flopr_param" {  } { { "flopr_param.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/flopr_param.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.v 1 1 " "Found 1 design units, including 1 entities, in source file sl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/sl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlunit " "Found entity 1: Controlunit" {  } { { "Controlunit.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Controlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile32.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile32.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile32 " "Found entity 1: registerfile32" {  } { { "registerfile32.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/registerfile32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misp.v 1 1 " "Found 1 design units, including 1 entities, in source file misp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MISP " "Found entity 1: MISP" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679497 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 decoder4.v(7) " "Verilog HDL Expression warning at decoder4.v(7): truncated literal to match 4 bits" {  } { { "decoder4.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/decoder4.v" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1749037679498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4 " "Found entity 1: decoder4" {  } { { "decoder4.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/decoder4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misp_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file misp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MISP_tb " "Found entity 1: MISP_tb" {  } { { "MISP_tb.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_register.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Register " "Found entity 1: IF_ID_Register" {  } { { "IF_ID_Register.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/IF_ID_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_register.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Register " "Found entity 1: ID_EX_Register" {  } { { "ID_EX_Register.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/ID_EX_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_register.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Register " "Found entity 1: EX_MEM_Register" {  } { { "EX_MEM_Register.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/EX_MEM_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Register " "Found entity 1: MEM_WB_Register" {  } { { "MEM_WB_Register.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MEM_WB_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Pipeline " "Found entity 1: Datapath_Pipeline" {  } { { "Datapath_Pipeline.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnit.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/HazardUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "gpio.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/gpio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749037679525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749037679525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MISP " "Elaborating entity \"MISP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749037679550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlunit Controlunit:control_unit " "Elaborating entity \"Controlunit\" for hierarchy \"Controlunit:control_unit\"" {  } { { "MISP.v" "control_unit" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite Controlunit.v(15) " "Verilog HDL or VHDL warning at Controlunit.v(15): object \"MemWrite\" assigned a value but never read" {  } { { "Controlunit.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Controlunit.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1749037679554 "|Top|MISP:misp_inst|Controlunit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_Pipeline Datapath_Pipeline:datapath " "Elaborating entity \"Datapath_Pipeline\" for hierarchy \"Datapath_Pipeline:datapath\"" {  } { { "MISP.v" "datapath" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr_param Datapath_Pipeline:datapath\|flopr_param:PC_reg " "Elaborating entity \"flopr_param\" for hierarchy \"Datapath_Pipeline:datapath\|flopr_param:PC_reg\"" {  } { { "Datapath_Pipeline.v" "PC_reg" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Register Datapath_Pipeline:datapath\|IF_ID_Register:IF_ID_reg " "Elaborating entity \"IF_ID_Register\" for hierarchy \"Datapath_Pipeline:datapath\|IF_ID_Register:IF_ID_reg\"" {  } { { "Datapath_Pipeline.v" "IF_ID_reg" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile32 Datapath_Pipeline:datapath\|registerfile32:regfile " "Elaborating entity \"registerfile32\" for hierarchy \"Datapath_Pipeline:datapath\|registerfile32:regfile\"" {  } { { "Datapath_Pipeline.v" "regfile" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext Datapath_Pipeline:datapath\|signext:sign_extend " "Elaborating entity \"signext\" for hierarchy \"Datapath_Pipeline:datapath\|signext:sign_extend\"" {  } { { "Datapath_Pipeline.v" "sign_extend" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit Datapath_Pipeline:datapath\|HazardUnit:hazard_unit " "Elaborating entity \"HazardUnit\" for hierarchy \"Datapath_Pipeline:datapath\|HazardUnit:hazard_unit\"" {  } { { "Datapath_Pipeline.v" "hazard_unit" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Register Datapath_Pipeline:datapath\|ID_EX_Register:ID_EX_reg " "Elaborating entity \"ID_EX_Register\" for hierarchy \"Datapath_Pipeline:datapath\|ID_EX_Register:ID_EX_reg\"" {  } { { "Datapath_Pipeline.v" "ID_EX_reg" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit Datapath_Pipeline:datapath\|ForwardingUnit:forward_unit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"Datapath_Pipeline:datapath\|ForwardingUnit:forward_unit\"" {  } { { "Datapath_Pipeline.v" "forward_unit" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 Datapath_Pipeline:datapath\|alu32:alu " "Elaborating entity \"alu32\" for hierarchy \"Datapath_Pipeline:datapath\|alu32:alu\"" {  } { { "Datapath_Pipeline.v" "alu" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 Datapath_Pipeline:datapath\|sl2:branch_shift " "Elaborating entity \"sl2\" for hierarchy \"Datapath_Pipeline:datapath\|sl2:branch_shift\"" {  } { { "Datapath_Pipeline.v" "branch_shift" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Register Datapath_Pipeline:datapath\|EX_MEM_Register:EX_MEM_reg " "Elaborating entity \"EX_MEM_Register\" for hierarchy \"Datapath_Pipeline:datapath\|EX_MEM_Register:EX_MEM_reg\"" {  } { { "Datapath_Pipeline.v" "EX_MEM_reg" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Register Datapath_Pipeline:datapath\|MEM_WB_Register:MEM_WB_reg " "Elaborating entity \"MEM_WB_Register\" for hierarchy \"Datapath_Pipeline:datapath\|MEM_WB_Register:MEM_WB_reg\"" {  } { { "Datapath_Pipeline.v" "MEM_WB_reg" { Text "C:/altera/13.0sp1/Verilog/FinalLab/Datapath_Pipeline.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:dmem " "Elaborating entity \"ram\" for hierarchy \"ram:dmem\"" {  } { { "MISP.v" "dmem" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:imem " "Elaborating entity \"rom\" for hierarchy \"rom:imem\"" {  } { { "MISP.v" "imem" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749037679589 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 63 rom.v(8) " "Verilog HDL warning at rom.v(8): number of words (12) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "rom.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/rom.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1749037679590 "|Top|MISP:misp_inst|rom:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom.v(5) " "Net \"mem.data_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749037679590 "|Top|MISP:misp_inst|rom:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom.v(5) " "Net \"mem.waddr_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749037679590 "|Top|MISP:misp_inst|rom:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom.v(5) " "Net \"mem.we_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749037679590 "|Top|MISP:misp_inst|rom:imem"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_WRITE_LOGIC_IS_ASYNCHRONOUS" "ram:dmem\|mem " "RAM logic \"ram:dmem\|mem\" is uninferred due to asynchronous write logic" {  } { { "ram.v" "mem" { Text "C:/altera/13.0sp1/Verilog/FinalLab/ram.v" 13 -1 0 } }  } 0 276016 "RAM logic \"%1!s!\" is uninferred due to asynchronous write logic" 0 0 "Quartus II" 0 -1 1749037680239 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1749037680239 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/Verilog/FinalLab/db/MISP.ram0_rom_1d582.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/Verilog/FinalLab/db/MISP.ram0_rom_1d582.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1749037680241 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[4\] GND " "Pin \"Instr\[4\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|Instr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[6\] GND " "Pin \"Instr\[6\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|Instr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[15\] GND " "Pin \"Instr\[15\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|Instr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[18\] GND " "Pin \"Instr\[18\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|Instr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[20\] GND " "Pin \"Instr\[20\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|Instr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[23\] GND " "Pin \"Instr\[23\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|Instr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[25\] GND " "Pin \"Instr\[25\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|Instr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[30\] GND " "Pin \"Instr\[30\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|Instr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[0\] GND " "Pin \"ReadData\[0\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[1\] GND " "Pin \"ReadData\[1\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[2\] GND " "Pin \"ReadData\[2\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[3\] GND " "Pin \"ReadData\[3\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[4\] GND " "Pin \"ReadData\[4\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[5\] GND " "Pin \"ReadData\[5\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[6\] GND " "Pin \"ReadData\[6\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[7\] GND " "Pin \"ReadData\[7\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[8\] GND " "Pin \"ReadData\[8\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[9\] GND " "Pin \"ReadData\[9\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[10\] GND " "Pin \"ReadData\[10\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[11\] GND " "Pin \"ReadData\[11\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[12\] GND " "Pin \"ReadData\[12\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[13\] GND " "Pin \"ReadData\[13\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[14\] GND " "Pin \"ReadData\[14\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[15\] GND " "Pin \"ReadData\[15\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[16\] GND " "Pin \"ReadData\[16\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[17\] GND " "Pin \"ReadData\[17\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[18\] GND " "Pin \"ReadData\[18\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[19\] GND " "Pin \"ReadData\[19\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[20\] GND " "Pin \"ReadData\[20\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[21\] GND " "Pin \"ReadData\[21\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[22\] GND " "Pin \"ReadData\[22\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[23\] GND " "Pin \"ReadData\[23\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[24\] GND " "Pin \"ReadData\[24\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[25\] GND " "Pin \"ReadData\[25\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[26\] GND " "Pin \"ReadData\[26\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[27\] GND " "Pin \"ReadData\[27\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[28\] GND " "Pin \"ReadData\[28\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[29\] GND " "Pin \"ReadData\[29\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[30\] GND " "Pin \"ReadData\[30\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ReadData\[31\] GND " "Pin \"ReadData\[31\]\" is stuck at GND" {  } { { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749037682705 "|MISP|ReadData[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1749037682705 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1749037685226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749037685445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749037685445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2345 " "Implemented 2345 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749037685588 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749037685588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2182 " "Implemented 2182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749037685588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749037685588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749037685621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 18:48:05 2025 " "Processing ended: Wed Jun 04 18:48:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749037685621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749037685621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749037685621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749037685621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749037686594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749037686594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 18:48:06 2025 " "Processing started: Wed Jun 04 18:48:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749037686594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1749037686594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MISP -c MISP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MISP -c MISP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1749037686594 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1749037686659 ""}
{ "Info" "0" "" "Project  = MISP" {  } {  } 0 0 "Project  = MISP" 0 0 "Fitter" 0 0 1749037686659 ""}
{ "Info" "0" "" "Revision = MISP" {  } {  } 0 0 "Revision = MISP" 0 0 "Fitter" 0 0 1749037686659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1749037686798 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MISP EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MISP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1749037686811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749037686829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749037686829 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1749037686880 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749037686886 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1749037687263 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1749037687263 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1749037687263 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 3082 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749037687267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 3083 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749037687267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 3084 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749037687267 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1749037687267 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "163 163 " "No exact pin location assignment(s) for 163 pins of 163 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[10] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[11] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[12] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[13] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[14] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[15] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Pin PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[16] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Pin PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[17] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Pin PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[18] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Pin PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[19] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Pin PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[20] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Pin PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[21] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Pin PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[22] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Pin PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[23] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Pin PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[24] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Pin PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[25] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Pin PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[26] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Pin PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[27] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Pin PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[28] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Pin PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[29] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Pin PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[30] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Pin PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[31] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[0\] " "Pin Instr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[0] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[1\] " "Pin Instr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[1] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[2\] " "Pin Instr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[2] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[3\] " "Pin Instr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[3] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[4\] " "Pin Instr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[4] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[5\] " "Pin Instr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[5] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[6\] " "Pin Instr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[6] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[7\] " "Pin Instr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[7] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[8\] " "Pin Instr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[8] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[9\] " "Pin Instr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[9] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[10\] " "Pin Instr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[10] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[11\] " "Pin Instr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[11] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[12\] " "Pin Instr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[12] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[13\] " "Pin Instr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[13] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[14\] " "Pin Instr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[14] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[15\] " "Pin Instr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[15] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[16\] " "Pin Instr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[16] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[17\] " "Pin Instr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[17] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[18\] " "Pin Instr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[18] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[19\] " "Pin Instr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[19] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[20\] " "Pin Instr\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[20] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[21\] " "Pin Instr\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[21] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[22\] " "Pin Instr\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[22] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[23\] " "Pin Instr\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[23] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[24\] " "Pin Instr\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[24] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[25\] " "Pin Instr\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[25] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[26\] " "Pin Instr\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[26] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[27\] " "Pin Instr\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[27] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[28\] " "Pin Instr\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[28] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[29\] " "Pin Instr\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[29] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[30\] " "Pin Instr\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[30] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[31\] " "Pin Instr\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[31] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[0\] " "Pin ReadData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[0] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[1\] " "Pin ReadData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[1] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[2\] " "Pin ReadData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[2] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[3\] " "Pin ReadData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[3] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[4\] " "Pin ReadData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[4] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[5\] " "Pin ReadData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[5] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[6\] " "Pin ReadData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[6] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[7\] " "Pin ReadData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[7] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[8\] " "Pin ReadData\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[8] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[9\] " "Pin ReadData\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[9] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[10\] " "Pin ReadData\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[10] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[11\] " "Pin ReadData\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[11] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[12\] " "Pin ReadData\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[12] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[13\] " "Pin ReadData\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[13] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[14\] " "Pin ReadData\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[14] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[15\] " "Pin ReadData\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[15] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[16\] " "Pin ReadData\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[16] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[17\] " "Pin ReadData\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[17] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[18\] " "Pin ReadData\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[18] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[19\] " "Pin ReadData\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[19] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[20\] " "Pin ReadData\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[20] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[21\] " "Pin ReadData\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[21] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[22\] " "Pin ReadData\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[22] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[23\] " "Pin ReadData\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[23] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[24\] " "Pin ReadData\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[24] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[25\] " "Pin ReadData\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[25] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[26\] " "Pin ReadData\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[26] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[27\] " "Pin ReadData\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[27] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[28\] " "Pin ReadData\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[28] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[29\] " "Pin ReadData\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[29] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[30\] " "Pin ReadData\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[30] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadData\[31\] " "Pin ReadData\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadData[31] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadData[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[0\] " "Pin WriteData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[0] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[1\] " "Pin WriteData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[1] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[2\] " "Pin WriteData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[2] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[3\] " "Pin WriteData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[3] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[4\] " "Pin WriteData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[4] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[5\] " "Pin WriteData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[5] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[6\] " "Pin WriteData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[6] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[7\] " "Pin WriteData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[7] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[8\] " "Pin WriteData\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[8] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[9\] " "Pin WriteData\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[9] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[10\] " "Pin WriteData\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[10] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[11\] " "Pin WriteData\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[11] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[12\] " "Pin WriteData\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[12] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[13\] " "Pin WriteData\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[13] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[14\] " "Pin WriteData\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[14] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[15\] " "Pin WriteData\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[15] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[16\] " "Pin WriteData\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[16] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[17\] " "Pin WriteData\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[17] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[18\] " "Pin WriteData\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[18] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[19\] " "Pin WriteData\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[19] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[20\] " "Pin WriteData\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[20] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[21\] " "Pin WriteData\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[21] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[22\] " "Pin WriteData\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[22] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[23\] " "Pin WriteData\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[23] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[24\] " "Pin WriteData\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[24] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[25\] " "Pin WriteData\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[25] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[26\] " "Pin WriteData\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[26] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[27\] " "Pin WriteData\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[27] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[28\] " "Pin WriteData\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[28] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[29\] " "Pin WriteData\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[29] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[30\] " "Pin WriteData\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[30] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[31\] " "Pin WriteData\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteData[31] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[0\] " "Pin ALUResult\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[0] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[1\] " "Pin ALUResult\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[1] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[2\] " "Pin ALUResult\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[2] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[3\] " "Pin ALUResult\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[3] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[4\] " "Pin ALUResult\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[4] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[5\] " "Pin ALUResult\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[5] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[6\] " "Pin ALUResult\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[6] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[7\] " "Pin ALUResult\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[7] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[8\] " "Pin ALUResult\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[8] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[9\] " "Pin ALUResult\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[9] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[10\] " "Pin ALUResult\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[10] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[11\] " "Pin ALUResult\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[11] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[12\] " "Pin ALUResult\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[12] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[13\] " "Pin ALUResult\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[13] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[14\] " "Pin ALUResult\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[14] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[15\] " "Pin ALUResult\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[15] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[16\] " "Pin ALUResult\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[16] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[17\] " "Pin ALUResult\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[17] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[18\] " "Pin ALUResult\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[18] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[19\] " "Pin ALUResult\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[19] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[20\] " "Pin ALUResult\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[20] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[21\] " "Pin ALUResult\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[21] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[22\] " "Pin ALUResult\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[22] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[23\] " "Pin ALUResult\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[23] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[24\] " "Pin ALUResult\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[24] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[25\] " "Pin ALUResult\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[25] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[26\] " "Pin ALUResult\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[26] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[27\] " "Pin ALUResult\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[27] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[28\] " "Pin ALUResult\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[28] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[29\] " "Pin ALUResult\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[29] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[30\] " "Pin ALUResult\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[30] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUResult\[31\] " "Pin ALUResult\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUResult[31] } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUResult[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZeroFlag " "Pin ZeroFlag not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ZeroFlag } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZeroFlag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749037687361 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1749037687361 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MISP.sdc " "Synopsys Design Constraints File file not found: 'MISP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1749037687537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1749037687537 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1749037687551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1749037687645 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "MISP.v" "" { Text "C:/altera/13.0sp1/Verilog/FinalLab/MISP.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749037687645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1749037687790 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749037687791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749037687791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749037687793 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749037687794 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1749037687797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1749037687797 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1749037687798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1749037687848 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1749037687850 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1749037687850 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "162 unused 3.3V 1 161 0 " "Number of I/O pins in group: 162 (unused VREF, 3.3V VCCIO, 1 input, 161 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1749037687851 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1749037687851 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1749037687851 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749037687853 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749037687853 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749037687853 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749037687853 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749037687853 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749037687853 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749037687853 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749037687853 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1749037687853 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1749037687853 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749037687906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1749037688455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749037688833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1749037688846 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1749037692275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749037692276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1749037692466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/Verilog/FinalLab/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1749037693730 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1749037693730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749037696490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1749037696492 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1749037696492 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.70 " "Total time spent on timing analysis during the Fitter is 1.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1749037696526 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749037696531 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "161 " "Found 161 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[0\] 0 " "Pin \"Instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[1\] 0 " "Pin \"Instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[2\] 0 " "Pin \"Instr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[3\] 0 " "Pin \"Instr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[4\] 0 " "Pin \"Instr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[5\] 0 " "Pin \"Instr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[6\] 0 " "Pin \"Instr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[7\] 0 " "Pin \"Instr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[8\] 0 " "Pin \"Instr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[9\] 0 " "Pin \"Instr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[10\] 0 " "Pin \"Instr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[11\] 0 " "Pin \"Instr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[12\] 0 " "Pin \"Instr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[13\] 0 " "Pin \"Instr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[14\] 0 " "Pin \"Instr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[15\] 0 " "Pin \"Instr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[16\] 0 " "Pin \"Instr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[17\] 0 " "Pin \"Instr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[18\] 0 " "Pin \"Instr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[19\] 0 " "Pin \"Instr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[20\] 0 " "Pin \"Instr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[21\] 0 " "Pin \"Instr\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[22\] 0 " "Pin \"Instr\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[23\] 0 " "Pin \"Instr\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[24\] 0 " "Pin \"Instr\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[25\] 0 " "Pin \"Instr\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[26\] 0 " "Pin \"Instr\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[27\] 0 " "Pin \"Instr\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[28\] 0 " "Pin \"Instr\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[29\] 0 " "Pin \"Instr\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[30\] 0 " "Pin \"Instr\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[31\] 0 " "Pin \"Instr\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[0\] 0 " "Pin \"ReadData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[1\] 0 " "Pin \"ReadData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[2\] 0 " "Pin \"ReadData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[3\] 0 " "Pin \"ReadData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[4\] 0 " "Pin \"ReadData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[5\] 0 " "Pin \"ReadData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[6\] 0 " "Pin \"ReadData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[7\] 0 " "Pin \"ReadData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[8\] 0 " "Pin \"ReadData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[9\] 0 " "Pin \"ReadData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[10\] 0 " "Pin \"ReadData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[11\] 0 " "Pin \"ReadData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[12\] 0 " "Pin \"ReadData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[13\] 0 " "Pin \"ReadData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[14\] 0 " "Pin \"ReadData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[15\] 0 " "Pin \"ReadData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[16\] 0 " "Pin \"ReadData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[17\] 0 " "Pin \"ReadData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[18\] 0 " "Pin \"ReadData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[19\] 0 " "Pin \"ReadData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[20\] 0 " "Pin \"ReadData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[21\] 0 " "Pin \"ReadData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[22\] 0 " "Pin \"ReadData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[23\] 0 " "Pin \"ReadData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[24\] 0 " "Pin \"ReadData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[25\] 0 " "Pin \"ReadData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[26\] 0 " "Pin \"ReadData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[27\] 0 " "Pin \"ReadData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[28\] 0 " "Pin \"ReadData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[29\] 0 " "Pin \"ReadData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[30\] 0 " "Pin \"ReadData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[31\] 0 " "Pin \"ReadData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[0\] 0 " "Pin \"WriteData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[1\] 0 " "Pin \"WriteData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[2\] 0 " "Pin \"WriteData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[3\] 0 " "Pin \"WriteData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[4\] 0 " "Pin \"WriteData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[5\] 0 " "Pin \"WriteData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[6\] 0 " "Pin \"WriteData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[7\] 0 " "Pin \"WriteData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[8\] 0 " "Pin \"WriteData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[9\] 0 " "Pin \"WriteData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[10\] 0 " "Pin \"WriteData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[11\] 0 " "Pin \"WriteData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[12\] 0 " "Pin \"WriteData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[13\] 0 " "Pin \"WriteData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[14\] 0 " "Pin \"WriteData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[15\] 0 " "Pin \"WriteData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[16\] 0 " "Pin \"WriteData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[17\] 0 " "Pin \"WriteData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[18\] 0 " "Pin \"WriteData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[19\] 0 " "Pin \"WriteData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[20\] 0 " "Pin \"WriteData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[21\] 0 " "Pin \"WriteData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[22\] 0 " "Pin \"WriteData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[23\] 0 " "Pin \"WriteData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[24\] 0 " "Pin \"WriteData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[25\] 0 " "Pin \"WriteData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[26\] 0 " "Pin \"WriteData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[27\] 0 " "Pin \"WriteData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[28\] 0 " "Pin \"WriteData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[29\] 0 " "Pin \"WriteData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[30\] 0 " "Pin \"WriteData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[31\] 0 " "Pin \"WriteData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[0\] 0 " "Pin \"ALUResult\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[1\] 0 " "Pin \"ALUResult\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[2\] 0 " "Pin \"ALUResult\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[3\] 0 " "Pin \"ALUResult\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[4\] 0 " "Pin \"ALUResult\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[5\] 0 " "Pin \"ALUResult\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[6\] 0 " "Pin \"ALUResult\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[7\] 0 " "Pin \"ALUResult\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[8\] 0 " "Pin \"ALUResult\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[9\] 0 " "Pin \"ALUResult\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[10\] 0 " "Pin \"ALUResult\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[11\] 0 " "Pin \"ALUResult\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[12\] 0 " "Pin \"ALUResult\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[13\] 0 " "Pin \"ALUResult\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[14\] 0 " "Pin \"ALUResult\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[15\] 0 " "Pin \"ALUResult\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[16\] 0 " "Pin \"ALUResult\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[17\] 0 " "Pin \"ALUResult\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[18\] 0 " "Pin \"ALUResult\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[19\] 0 " "Pin \"ALUResult\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[20\] 0 " "Pin \"ALUResult\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[21\] 0 " "Pin \"ALUResult\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[22\] 0 " "Pin \"ALUResult\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[23\] 0 " "Pin \"ALUResult\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[24\] 0 " "Pin \"ALUResult\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[25\] 0 " "Pin \"ALUResult\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[26\] 0 " "Pin \"ALUResult\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[27\] 0 " "Pin \"ALUResult\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[28\] 0 " "Pin \"ALUResult\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[29\] 0 " "Pin \"ALUResult\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[30\] 0 " "Pin \"ALUResult\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[31\] 0 " "Pin \"ALUResult\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ZeroFlag 0 " "Pin \"ZeroFlag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749037696564 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1749037696564 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749037696690 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749037696761 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749037696916 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749037697178 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1749037697294 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/Verilog/FinalLab/output_files/MISP.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/Verilog/FinalLab/output_files/MISP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1749037697461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5701 " "Peak virtual memory: 5701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749037697844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 18:48:17 2025 " "Processing ended: Wed Jun 04 18:48:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749037697844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749037697844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749037697844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749037697844 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1749037698657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749037698657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 18:48:18 2025 " "Processing started: Wed Jun 04 18:48:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749037698657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1749037698657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MISP -c MISP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MISP -c MISP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1749037698657 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1749037699671 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1749037699711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749037700046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 18:48:20 2025 " "Processing ended: Wed Jun 04 18:48:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749037700046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749037700046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749037700046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1749037700046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1749037700876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749037700876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 18:48:20 2025 " "Processing started: Wed Jun 04 18:48:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749037700876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749037700876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off MISP -c MISP " "Command: quartus_pow --read_settings_files=off --write_settings_files=off MISP -c MISP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749037700876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749037701062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749037701062 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MISP.sdc " "Synopsys Design Constraints File file not found: 'MISP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1749037701656 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1749037701659 "|MISP|clk"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1749037701666 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1749037701690 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1749037701692 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1749037701709 ""}
{ "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "161 " "Found 161 output pins without output pin load capacitance assignment" { { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[0\] 0 " "Pin \"Instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[1\] 0 " "Pin \"Instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[2\] 0 " "Pin \"Instr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[3\] 0 " "Pin \"Instr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[4\] 0 " "Pin \"Instr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[5\] 0 " "Pin \"Instr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[6\] 0 " "Pin \"Instr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[7\] 0 " "Pin \"Instr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[8\] 0 " "Pin \"Instr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[9\] 0 " "Pin \"Instr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[10\] 0 " "Pin \"Instr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[11\] 0 " "Pin \"Instr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[12\] 0 " "Pin \"Instr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[13\] 0 " "Pin \"Instr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[14\] 0 " "Pin \"Instr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[15\] 0 " "Pin \"Instr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[16\] 0 " "Pin \"Instr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[17\] 0 " "Pin \"Instr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[18\] 0 " "Pin \"Instr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[19\] 0 " "Pin \"Instr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[20\] 0 " "Pin \"Instr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[21\] 0 " "Pin \"Instr\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[22\] 0 " "Pin \"Instr\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[23\] 0 " "Pin \"Instr\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[24\] 0 " "Pin \"Instr\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[25\] 0 " "Pin \"Instr\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[26\] 0 " "Pin \"Instr\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[27\] 0 " "Pin \"Instr\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[28\] 0 " "Pin \"Instr\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[29\] 0 " "Pin \"Instr\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[30\] 0 " "Pin \"Instr\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[31\] 0 " "Pin \"Instr\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[0\] 0 " "Pin \"ReadData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[1\] 0 " "Pin \"ReadData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[2\] 0 " "Pin \"ReadData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[3\] 0 " "Pin \"ReadData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[4\] 0 " "Pin \"ReadData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[5\] 0 " "Pin \"ReadData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[6\] 0 " "Pin \"ReadData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[7\] 0 " "Pin \"ReadData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[8\] 0 " "Pin \"ReadData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[9\] 0 " "Pin \"ReadData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[10\] 0 " "Pin \"ReadData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[11\] 0 " "Pin \"ReadData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[12\] 0 " "Pin \"ReadData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[13\] 0 " "Pin \"ReadData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[14\] 0 " "Pin \"ReadData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[15\] 0 " "Pin \"ReadData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[16\] 0 " "Pin \"ReadData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[17\] 0 " "Pin \"ReadData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[18\] 0 " "Pin \"ReadData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[19\] 0 " "Pin \"ReadData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[20\] 0 " "Pin \"ReadData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[21\] 0 " "Pin \"ReadData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[22\] 0 " "Pin \"ReadData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[23\] 0 " "Pin \"ReadData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[24\] 0 " "Pin \"ReadData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[25\] 0 " "Pin \"ReadData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[26\] 0 " "Pin \"ReadData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[27\] 0 " "Pin \"ReadData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[28\] 0 " "Pin \"ReadData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[29\] 0 " "Pin \"ReadData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[30\] 0 " "Pin \"ReadData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ReadData\[31\] 0 " "Pin \"ReadData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[0\] 0 " "Pin \"WriteData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[1\] 0 " "Pin \"WriteData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[2\] 0 " "Pin \"WriteData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[3\] 0 " "Pin \"WriteData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[4\] 0 " "Pin \"WriteData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[5\] 0 " "Pin \"WriteData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[6\] 0 " "Pin \"WriteData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[7\] 0 " "Pin \"WriteData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[8\] 0 " "Pin \"WriteData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[9\] 0 " "Pin \"WriteData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[10\] 0 " "Pin \"WriteData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[11\] 0 " "Pin \"WriteData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[12\] 0 " "Pin \"WriteData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[13\] 0 " "Pin \"WriteData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[14\] 0 " "Pin \"WriteData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[15\] 0 " "Pin \"WriteData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[16\] 0 " "Pin \"WriteData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[17\] 0 " "Pin \"WriteData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[18\] 0 " "Pin \"WriteData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[19\] 0 " "Pin \"WriteData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[20\] 0 " "Pin \"WriteData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[21\] 0 " "Pin \"WriteData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[22\] 0 " "Pin \"WriteData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[23\] 0 " "Pin \"WriteData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[24\] 0 " "Pin \"WriteData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[25\] 0 " "Pin \"WriteData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[26\] 0 " "Pin \"WriteData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[27\] 0 " "Pin \"WriteData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[28\] 0 " "Pin \"WriteData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[29\] 0 " "Pin \"WriteData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[30\] 0 " "Pin \"WriteData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "WriteData\[31\] 0 " "Pin \"WriteData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[0\] 0 " "Pin \"ALUResult\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[1\] 0 " "Pin \"ALUResult\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[2\] 0 " "Pin \"ALUResult\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[3\] 0 " "Pin \"ALUResult\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[4\] 0 " "Pin \"ALUResult\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[5\] 0 " "Pin \"ALUResult\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[6\] 0 " "Pin \"ALUResult\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[7\] 0 " "Pin \"ALUResult\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[8\] 0 " "Pin \"ALUResult\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[9\] 0 " "Pin \"ALUResult\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[10\] 0 " "Pin \"ALUResult\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[11\] 0 " "Pin \"ALUResult\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[12\] 0 " "Pin \"ALUResult\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[13\] 0 " "Pin \"ALUResult\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[14\] 0 " "Pin \"ALUResult\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[15\] 0 " "Pin \"ALUResult\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[16\] 0 " "Pin \"ALUResult\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[17\] 0 " "Pin \"ALUResult\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[18\] 0 " "Pin \"ALUResult\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[19\] 0 " "Pin \"ALUResult\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[20\] 0 " "Pin \"ALUResult\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[21\] 0 " "Pin \"ALUResult\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[22\] 0 " "Pin \"ALUResult\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[23\] 0 " "Pin \"ALUResult\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[24\] 0 " "Pin \"ALUResult\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[25\] 0 " "Pin \"ALUResult\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[26\] 0 " "Pin \"ALUResult\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[27\] 0 " "Pin \"ALUResult\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[28\] 0 " "Pin \"ALUResult\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[29\] 0 " "Pin \"ALUResult\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[30\] 0 " "Pin \"ALUResult\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ALUResult\[31\] 0 " "Pin \"ALUResult\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ZeroFlag 0 " "Pin \"ZeroFlag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Quartus II" 0 -1 1749037702401 ""}  } {  } 0 218001 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Quartus II" 0 -1 1749037702401 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1749037702532 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "129.16 mW " "Total thermal power estimate for the design is 129.16 mW" {  } { { "c:/altera/13.0sp1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera/13.0sp1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1749037702600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 166 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749037702654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 18:48:22 2025 " "Processing ended: Wed Jun 04 18:48:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749037702654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749037702654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749037702654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749037702654 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749037703587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749037703587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 18:48:23 2025 " "Processing started: Wed Jun 04 18:48:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749037703587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749037703587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MISP -c MISP " "Command: quartus_sta MISP -c MISP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749037703588 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1749037703678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1749037703856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749037703879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749037703879 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MISP.sdc " "Synopsys Design Constraints File file not found: 'MISP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1749037704014 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1749037704014 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704017 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704017 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1749037704027 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1749037704035 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1749037704052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.565 " "Worst-case setup slack is -12.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.565     -2473.804 clk  " "  -12.565     -2473.804 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749037704054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.514 " "Worst-case hold slack is 0.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514         0.000 clk  " "    0.514         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749037704060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1749037704062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1749037704064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -562.380 clk  " "   -1.380      -562.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749037704066 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1749037704152 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1749037704153 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1749037704200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.057 " "Worst-case setup slack is -5.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.057      -851.410 clk  " "   -5.057      -851.410 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749037704204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236         0.000 clk  " "    0.236         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749037704211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1749037704214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1749037704217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -562.380 clk  " "   -1.380      -562.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749037704220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749037704220 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1749037704299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749037704652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749037704654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749037704729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 18:48:24 2025 " "Processing ended: Wed Jun 04 18:48:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749037704729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749037704729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749037704729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749037704729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749037705535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749037705536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 18:48:25 2025 " "Processing started: Wed Jun 04 18:48:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749037705536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749037705536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MISP -c MISP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MISP -c MISP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749037705536 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1749037705874 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1749037706037 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MISP.vo\", \"MISP_fast.vo MISP_v.sdo MISP_v_fast.sdo C:/altera/13.0sp1/Verilog/FinalLab/simulation/modelsim/ simulation " "Generated files \"MISP.vo\", \"MISP_fast.vo\", \"MISP_v.sdo\" and \"MISP_v_fast.sdo\" in directory \"C:/altera/13.0sp1/Verilog/FinalLab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1749037706421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749037706484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 18:48:26 2025 " "Processing ended: Wed Jun 04 18:48:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749037706484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749037706484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749037706484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749037706484 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 224 s " "Quartus II Full Compilation was successful. 0 errors, 224 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749037707071 ""}
