{
  "module_name": "dcore0_mme_qm_regs.h",
  "hash_id": "0f5872792c006db6a195f63a85bb1245e55d378ed5d68229f96ace7478ffd2ca",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_mme_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_MME_QM_REGS_H_\n#define ASIC_REG_DCORE0_MME_QM_REGS_H_\n\n \n\n#define mmDCORE0_MME_QM_GLBL_CFG0 0x40CA000\n\n#define mmDCORE0_MME_QM_GLBL_CFG1 0x40CA004\n\n#define mmDCORE0_MME_QM_GLBL_CFG2 0x40CA008\n\n#define mmDCORE0_MME_QM_GLBL_ERR_CFG 0x40CA00C\n\n#define mmDCORE0_MME_QM_GLBL_ERR_CFG1 0x40CA010\n\n#define mmDCORE0_MME_QM_GLBL_ERR_ARC_HALT_EN 0x40CA014\n\n#define mmDCORE0_MME_QM_GLBL_AXCACHE 0x40CA018\n\n#define mmDCORE0_MME_QM_GLBL_STS0 0x40CA01C\n\n#define mmDCORE0_MME_QM_GLBL_STS1 0x40CA020\n\n#define mmDCORE0_MME_QM_GLBL_ERR_STS_0 0x40CA024\n\n#define mmDCORE0_MME_QM_GLBL_ERR_STS_1 0x40CA028\n\n#define mmDCORE0_MME_QM_GLBL_ERR_STS_2 0x40CA02C\n\n#define mmDCORE0_MME_QM_GLBL_ERR_STS_3 0x40CA030\n\n#define mmDCORE0_MME_QM_GLBL_ERR_STS_4 0x40CA034\n\n#define mmDCORE0_MME_QM_GLBL_ERR_MSG_EN_0 0x40CA038\n\n#define mmDCORE0_MME_QM_GLBL_ERR_MSG_EN_1 0x40CA03C\n\n#define mmDCORE0_MME_QM_GLBL_ERR_MSG_EN_2 0x40CA040\n\n#define mmDCORE0_MME_QM_GLBL_ERR_MSG_EN_3 0x40CA044\n\n#define mmDCORE0_MME_QM_GLBL_ERR_MSG_EN_4 0x40CA048\n\n#define mmDCORE0_MME_QM_GLBL_PROT 0x40CA04C\n\n#define mmDCORE0_MME_QM_PQ_BASE_LO_0 0x40CA050\n\n#define mmDCORE0_MME_QM_PQ_BASE_LO_1 0x40CA054\n\n#define mmDCORE0_MME_QM_PQ_BASE_LO_2 0x40CA058\n\n#define mmDCORE0_MME_QM_PQ_BASE_LO_3 0x40CA05C\n\n#define mmDCORE0_MME_QM_PQ_BASE_HI_0 0x40CA060\n\n#define mmDCORE0_MME_QM_PQ_BASE_HI_1 0x40CA064\n\n#define mmDCORE0_MME_QM_PQ_BASE_HI_2 0x40CA068\n\n#define mmDCORE0_MME_QM_PQ_BASE_HI_3 0x40CA06C\n\n#define mmDCORE0_MME_QM_PQ_SIZE_0 0x40CA070\n\n#define mmDCORE0_MME_QM_PQ_SIZE_1 0x40CA074\n\n#define mmDCORE0_MME_QM_PQ_SIZE_2 0x40CA078\n\n#define mmDCORE0_MME_QM_PQ_SIZE_3 0x40CA07C\n\n#define mmDCORE0_MME_QM_PQ_PI_0 0x40CA080\n\n#define mmDCORE0_MME_QM_PQ_PI_1 0x40CA084\n\n#define mmDCORE0_MME_QM_PQ_PI_2 0x40CA088\n\n#define mmDCORE0_MME_QM_PQ_PI_3 0x40CA08C\n\n#define mmDCORE0_MME_QM_PQ_CI_0 0x40CA090\n\n#define mmDCORE0_MME_QM_PQ_CI_1 0x40CA094\n\n#define mmDCORE0_MME_QM_PQ_CI_2 0x40CA098\n\n#define mmDCORE0_MME_QM_PQ_CI_3 0x40CA09C\n\n#define mmDCORE0_MME_QM_PQ_CFG0_0 0x40CA0A0\n\n#define mmDCORE0_MME_QM_PQ_CFG0_1 0x40CA0A4\n\n#define mmDCORE0_MME_QM_PQ_CFG0_2 0x40CA0A8\n\n#define mmDCORE0_MME_QM_PQ_CFG0_3 0x40CA0AC\n\n#define mmDCORE0_MME_QM_PQ_CFG1_0 0x40CA0B0\n\n#define mmDCORE0_MME_QM_PQ_CFG1_1 0x40CA0B4\n\n#define mmDCORE0_MME_QM_PQ_CFG1_2 0x40CA0B8\n\n#define mmDCORE0_MME_QM_PQ_CFG1_3 0x40CA0BC\n\n#define mmDCORE0_MME_QM_PQ_STS0_0 0x40CA0C0\n\n#define mmDCORE0_MME_QM_PQ_STS0_1 0x40CA0C4\n\n#define mmDCORE0_MME_QM_PQ_STS0_2 0x40CA0C8\n\n#define mmDCORE0_MME_QM_PQ_STS0_3 0x40CA0CC\n\n#define mmDCORE0_MME_QM_PQ_STS1_0 0x40CA0D0\n\n#define mmDCORE0_MME_QM_PQ_STS1_1 0x40CA0D4\n\n#define mmDCORE0_MME_QM_PQ_STS1_2 0x40CA0D8\n\n#define mmDCORE0_MME_QM_PQ_STS1_3 0x40CA0DC\n\n#define mmDCORE0_MME_QM_CQ_CFG0_0 0x40CA0E0\n\n#define mmDCORE0_MME_QM_CQ_CFG0_1 0x40CA0E4\n\n#define mmDCORE0_MME_QM_CQ_CFG0_2 0x40CA0E8\n\n#define mmDCORE0_MME_QM_CQ_CFG0_3 0x40CA0EC\n\n#define mmDCORE0_MME_QM_CQ_CFG0_4 0x40CA0F0\n\n#define mmDCORE0_MME_QM_CQ_STS0_0 0x40CA0F4\n\n#define mmDCORE0_MME_QM_CQ_STS0_1 0x40CA0F8\n\n#define mmDCORE0_MME_QM_CQ_STS0_2 0x40CA0FC\n\n#define mmDCORE0_MME_QM_CQ_STS0_3 0x40CA100\n\n#define mmDCORE0_MME_QM_CQ_STS0_4 0x40CA104\n\n#define mmDCORE0_MME_QM_CQ_CFG1_0 0x40CA108\n\n#define mmDCORE0_MME_QM_CQ_CFG1_1 0x40CA10C\n\n#define mmDCORE0_MME_QM_CQ_CFG1_2 0x40CA110\n\n#define mmDCORE0_MME_QM_CQ_CFG1_3 0x40CA114\n\n#define mmDCORE0_MME_QM_CQ_CFG1_4 0x40CA118\n\n#define mmDCORE0_MME_QM_CQ_STS1_0 0x40CA11C\n\n#define mmDCORE0_MME_QM_CQ_STS1_1 0x40CA120\n\n#define mmDCORE0_MME_QM_CQ_STS1_2 0x40CA124\n\n#define mmDCORE0_MME_QM_CQ_STS1_3 0x40CA128\n\n#define mmDCORE0_MME_QM_CQ_STS1_4 0x40CA12C\n\n#define mmDCORE0_MME_QM_CQ_PTR_LO_0 0x40CA150\n\n#define mmDCORE0_MME_QM_CQ_PTR_HI_0 0x40CA154\n\n#define mmDCORE0_MME_QM_CQ_TSIZE_0 0x40CA158\n\n#define mmDCORE0_MME_QM_CQ_CTL_0 0x40CA15C\n\n#define mmDCORE0_MME_QM_CQ_PTR_LO_1 0x40CA160\n\n#define mmDCORE0_MME_QM_CQ_PTR_HI_1 0x40CA164\n\n#define mmDCORE0_MME_QM_CQ_TSIZE_1 0x40CA168\n\n#define mmDCORE0_MME_QM_CQ_CTL_1 0x40CA16C\n\n#define mmDCORE0_MME_QM_CQ_PTR_LO_2 0x40CA170\n\n#define mmDCORE0_MME_QM_CQ_PTR_HI_2 0x40CA174\n\n#define mmDCORE0_MME_QM_CQ_TSIZE_2 0x40CA178\n\n#define mmDCORE0_MME_QM_CQ_CTL_2 0x40CA17C\n\n#define mmDCORE0_MME_QM_CQ_PTR_LO_3 0x40CA180\n\n#define mmDCORE0_MME_QM_CQ_PTR_HI_3 0x40CA184\n\n#define mmDCORE0_MME_QM_CQ_TSIZE_3 0x40CA188\n\n#define mmDCORE0_MME_QM_CQ_CTL_3 0x40CA18C\n\n#define mmDCORE0_MME_QM_CQ_PTR_LO_4 0x40CA190\n\n#define mmDCORE0_MME_QM_CQ_PTR_HI_4 0x40CA194\n\n#define mmDCORE0_MME_QM_CQ_TSIZE_4 0x40CA198\n\n#define mmDCORE0_MME_QM_CQ_CTL_4 0x40CA19C\n\n#define mmDCORE0_MME_QM_CQ_TSIZE_STS_0 0x40CA1A0\n\n#define mmDCORE0_MME_QM_CQ_TSIZE_STS_1 0x40CA1A4\n\n#define mmDCORE0_MME_QM_CQ_TSIZE_STS_2 0x40CA1A8\n\n#define mmDCORE0_MME_QM_CQ_TSIZE_STS_3 0x40CA1AC\n\n#define mmDCORE0_MME_QM_CQ_TSIZE_STS_4 0x40CA1B0\n\n#define mmDCORE0_MME_QM_CQ_PTR_LO_STS_0 0x40CA1B4\n\n#define mmDCORE0_MME_QM_CQ_PTR_LO_STS_1 0x40CA1B8\n\n#define mmDCORE0_MME_QM_CQ_PTR_LO_STS_2 0x40CA1BC\n\n#define mmDCORE0_MME_QM_CQ_PTR_LO_STS_3 0x40CA1C0\n\n#define mmDCORE0_MME_QM_CQ_PTR_LO_STS_4 0x40CA1C4\n\n#define mmDCORE0_MME_QM_CQ_PTR_HI_STS_0 0x40CA1C8\n\n#define mmDCORE0_MME_QM_CQ_PTR_HI_STS_1 0x40CA1CC\n\n#define mmDCORE0_MME_QM_CQ_PTR_HI_STS_2 0x40CA1D0\n\n#define mmDCORE0_MME_QM_CQ_PTR_HI_STS_3 0x40CA1D4\n\n#define mmDCORE0_MME_QM_CQ_PTR_HI_STS_4 0x40CA1D8\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_STS_0 0x40CA1DC\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_STS_1 0x40CA1E0\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_STS_2 0x40CA1E4\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_STS_3 0x40CA1E8\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_STS_4 0x40CA1EC\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_LO_0 0x40CA1F0\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_LO_1 0x40CA1F4\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_LO_2 0x40CA1F8\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_LO_3 0x40CA1FC\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_LO_4 0x40CA200\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_HI_0 0x40CA204\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_HI_1 0x40CA208\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_HI_2 0x40CA20C\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_HI_3 0x40CA210\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE0_ADDR_HI_4 0x40CA214\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_LO_0 0x40CA218\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_LO_1 0x40CA21C\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_LO_2 0x40CA220\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_LO_3 0x40CA224\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_LO_4 0x40CA228\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_HI_0 0x40CA22C\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_HI_1 0x40CA230\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_HI_2 0x40CA234\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_HI_3 0x40CA238\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE1_ADDR_HI_4 0x40CA23C\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_LO_0 0x40CA240\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_LO_1 0x40CA244\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_LO_2 0x40CA248\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_LO_3 0x40CA24C\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_LO_4 0x40CA250\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_HI_0 0x40CA254\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_HI_1 0x40CA258\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_HI_2 0x40CA25C\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_HI_3 0x40CA260\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE2_ADDR_HI_4 0x40CA264\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_LO_0 0x40CA268\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_LO_1 0x40CA26C\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_LO_2 0x40CA270\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_LO_3 0x40CA274\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_LO_4 0x40CA278\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_HI_0 0x40CA27C\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_HI_1 0x40CA280\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_HI_2 0x40CA284\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_HI_3 0x40CA288\n\n#define mmDCORE0_MME_QM_CP_MSG_BASE3_ADDR_HI_4 0x40CA28C\n\n#define mmDCORE0_MME_QM_CP_FENCE0_RDATA_0 0x40CA290\n\n#define mmDCORE0_MME_QM_CP_FENCE0_RDATA_1 0x40CA294\n\n#define mmDCORE0_MME_QM_CP_FENCE0_RDATA_2 0x40CA298\n\n#define mmDCORE0_MME_QM_CP_FENCE0_RDATA_3 0x40CA29C\n\n#define mmDCORE0_MME_QM_CP_FENCE0_RDATA_4 0x40CA2A0\n\n#define mmDCORE0_MME_QM_CP_FENCE1_RDATA_0 0x40CA2A4\n\n#define mmDCORE0_MME_QM_CP_FENCE1_RDATA_1 0x40CA2A8\n\n#define mmDCORE0_MME_QM_CP_FENCE1_RDATA_2 0x40CA2AC\n\n#define mmDCORE0_MME_QM_CP_FENCE1_RDATA_3 0x40CA2B0\n\n#define mmDCORE0_MME_QM_CP_FENCE1_RDATA_4 0x40CA2B4\n\n#define mmDCORE0_MME_QM_CP_FENCE2_RDATA_0 0x40CA2B8\n\n#define mmDCORE0_MME_QM_CP_FENCE2_RDATA_1 0x40CA2BC\n\n#define mmDCORE0_MME_QM_CP_FENCE2_RDATA_2 0x40CA2C0\n\n#define mmDCORE0_MME_QM_CP_FENCE2_RDATA_3 0x40CA2C4\n\n#define mmDCORE0_MME_QM_CP_FENCE2_RDATA_4 0x40CA2C8\n\n#define mmDCORE0_MME_QM_CP_FENCE3_RDATA_0 0x40CA2CC\n\n#define mmDCORE0_MME_QM_CP_FENCE3_RDATA_1 0x40CA2D0\n\n#define mmDCORE0_MME_QM_CP_FENCE3_RDATA_2 0x40CA2D4\n\n#define mmDCORE0_MME_QM_CP_FENCE3_RDATA_3 0x40CA2D8\n\n#define mmDCORE0_MME_QM_CP_FENCE3_RDATA_4 0x40CA2DC\n\n#define mmDCORE0_MME_QM_CP_FENCE0_CNT_0 0x40CA2E0\n\n#define mmDCORE0_MME_QM_CP_FENCE0_CNT_1 0x40CA2E4\n\n#define mmDCORE0_MME_QM_CP_FENCE0_CNT_2 0x40CA2E8\n\n#define mmDCORE0_MME_QM_CP_FENCE0_CNT_3 0x40CA2EC\n\n#define mmDCORE0_MME_QM_CP_FENCE0_CNT_4 0x40CA2F0\n\n#define mmDCORE0_MME_QM_CP_FENCE1_CNT_0 0x40CA2F4\n\n#define mmDCORE0_MME_QM_CP_FENCE1_CNT_1 0x40CA2F8\n\n#define mmDCORE0_MME_QM_CP_FENCE1_CNT_2 0x40CA2FC\n\n#define mmDCORE0_MME_QM_CP_FENCE1_CNT_3 0x40CA300\n\n#define mmDCORE0_MME_QM_CP_FENCE1_CNT_4 0x40CA304\n\n#define mmDCORE0_MME_QM_CP_FENCE2_CNT_0 0x40CA308\n\n#define mmDCORE0_MME_QM_CP_FENCE2_CNT_1 0x40CA30C\n\n#define mmDCORE0_MME_QM_CP_FENCE2_CNT_2 0x40CA310\n\n#define mmDCORE0_MME_QM_CP_FENCE2_CNT_3 0x40CA314\n\n#define mmDCORE0_MME_QM_CP_FENCE2_CNT_4 0x40CA318\n\n#define mmDCORE0_MME_QM_CP_FENCE3_CNT_0 0x40CA31C\n\n#define mmDCORE0_MME_QM_CP_FENCE3_CNT_1 0x40CA320\n\n#define mmDCORE0_MME_QM_CP_FENCE3_CNT_2 0x40CA324\n\n#define mmDCORE0_MME_QM_CP_FENCE3_CNT_3 0x40CA328\n\n#define mmDCORE0_MME_QM_CP_FENCE3_CNT_4 0x40CA32C\n\n#define mmDCORE0_MME_QM_CP_BARRIER_CFG 0x40CA330\n\n#define mmDCORE0_MME_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x40CA334\n\n#define mmDCORE0_MME_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x40CA338\n\n#define mmDCORE0_MME_QM_CP_LDMA_TSIZE_OFFSET 0x40CA33C\n\n#define mmDCORE0_MME_QM_CP_CQ_PTR_LO_OFFSET_0 0x40CA340\n\n#define mmDCORE0_MME_QM_CP_CQ_PTR_LO_OFFSET_1 0x40CA344\n\n#define mmDCORE0_MME_QM_CP_CQ_PTR_LO_OFFSET_2 0x40CA348\n\n#define mmDCORE0_MME_QM_CP_CQ_PTR_LO_OFFSET_3 0x40CA34C\n\n#define mmDCORE0_MME_QM_CP_CQ_PTR_LO_OFFSET_4 0x40CA350\n\n#define mmDCORE0_MME_QM_CP_STS_0 0x40CA368\n\n#define mmDCORE0_MME_QM_CP_STS_1 0x40CA36C\n\n#define mmDCORE0_MME_QM_CP_STS_2 0x40CA370\n\n#define mmDCORE0_MME_QM_CP_STS_3 0x40CA374\n\n#define mmDCORE0_MME_QM_CP_STS_4 0x40CA378\n\n#define mmDCORE0_MME_QM_CP_CURRENT_INST_LO_0 0x40CA37C\n\n#define mmDCORE0_MME_QM_CP_CURRENT_INST_LO_1 0x40CA380\n\n#define mmDCORE0_MME_QM_CP_CURRENT_INST_LO_2 0x40CA384\n\n#define mmDCORE0_MME_QM_CP_CURRENT_INST_LO_3 0x40CA388\n\n#define mmDCORE0_MME_QM_CP_CURRENT_INST_LO_4 0x40CA38C\n\n#define mmDCORE0_MME_QM_CP_CURRENT_INST_HI_0 0x40CA390\n\n#define mmDCORE0_MME_QM_CP_CURRENT_INST_HI_1 0x40CA394\n\n#define mmDCORE0_MME_QM_CP_CURRENT_INST_HI_2 0x40CA398\n\n#define mmDCORE0_MME_QM_CP_CURRENT_INST_HI_3 0x40CA39C\n\n#define mmDCORE0_MME_QM_CP_CURRENT_INST_HI_4 0x40CA3A0\n\n#define mmDCORE0_MME_QM_CP_PRED_0 0x40CA3A4\n\n#define mmDCORE0_MME_QM_CP_PRED_1 0x40CA3A8\n\n#define mmDCORE0_MME_QM_CP_PRED_2 0x40CA3AC\n\n#define mmDCORE0_MME_QM_CP_PRED_3 0x40CA3B0\n\n#define mmDCORE0_MME_QM_CP_PRED_4 0x40CA3B4\n\n#define mmDCORE0_MME_QM_CP_PRED_UPEN_0 0x40CA3B8\n\n#define mmDCORE0_MME_QM_CP_PRED_UPEN_1 0x40CA3BC\n\n#define mmDCORE0_MME_QM_CP_PRED_UPEN_2 0x40CA3C0\n\n#define mmDCORE0_MME_QM_CP_PRED_UPEN_3 0x40CA3C4\n\n#define mmDCORE0_MME_QM_CP_PRED_UPEN_4 0x40CA3C8\n\n#define mmDCORE0_MME_QM_CP_DBG_0_0 0x40CA3CC\n\n#define mmDCORE0_MME_QM_CP_DBG_0_1 0x40CA3D0\n\n#define mmDCORE0_MME_QM_CP_DBG_0_2 0x40CA3D4\n\n#define mmDCORE0_MME_QM_CP_DBG_0_3 0x40CA3D8\n\n#define mmDCORE0_MME_QM_CP_DBG_0_4 0x40CA3DC\n\n#define mmDCORE0_MME_QM_CP_CPDMA_UP_CRED_0 0x40CA3E0\n\n#define mmDCORE0_MME_QM_CP_CPDMA_UP_CRED_1 0x40CA3E4\n\n#define mmDCORE0_MME_QM_CP_CPDMA_UP_CRED_2 0x40CA3E8\n\n#define mmDCORE0_MME_QM_CP_CPDMA_UP_CRED_3 0x40CA3EC\n\n#define mmDCORE0_MME_QM_CP_CPDMA_UP_CRED_4 0x40CA3F0\n\n#define mmDCORE0_MME_QM_CP_IN_DATA_LO_0 0x40CA3F4\n\n#define mmDCORE0_MME_QM_CP_IN_DATA_LO_1 0x40CA3F8\n\n#define mmDCORE0_MME_QM_CP_IN_DATA_LO_2 0x40CA3FC\n\n#define mmDCORE0_MME_QM_CP_IN_DATA_LO_3 0x40CA400\n\n#define mmDCORE0_MME_QM_CP_IN_DATA_LO_4 0x40CA404\n\n#define mmDCORE0_MME_QM_CP_IN_DATA_HI_0 0x40CA408\n\n#define mmDCORE0_MME_QM_CP_IN_DATA_HI_1 0x40CA40C\n\n#define mmDCORE0_MME_QM_CP_IN_DATA_HI_2 0x40CA410\n\n#define mmDCORE0_MME_QM_CP_IN_DATA_HI_3 0x40CA414\n\n#define mmDCORE0_MME_QM_CP_IN_DATA_HI_4 0x40CA418\n\n#define mmDCORE0_MME_QM_PQC_HBW_BASE_LO_0 0x40CA41C\n\n#define mmDCORE0_MME_QM_PQC_HBW_BASE_LO_1 0x40CA420\n\n#define mmDCORE0_MME_QM_PQC_HBW_BASE_LO_2 0x40CA424\n\n#define mmDCORE0_MME_QM_PQC_HBW_BASE_LO_3 0x40CA428\n\n#define mmDCORE0_MME_QM_PQC_HBW_BASE_HI_0 0x40CA42C\n\n#define mmDCORE0_MME_QM_PQC_HBW_BASE_HI_1 0x40CA430\n\n#define mmDCORE0_MME_QM_PQC_HBW_BASE_HI_2 0x40CA434\n\n#define mmDCORE0_MME_QM_PQC_HBW_BASE_HI_3 0x40CA438\n\n#define mmDCORE0_MME_QM_PQC_SIZE_0 0x40CA43C\n\n#define mmDCORE0_MME_QM_PQC_SIZE_1 0x40CA440\n\n#define mmDCORE0_MME_QM_PQC_SIZE_2 0x40CA444\n\n#define mmDCORE0_MME_QM_PQC_SIZE_3 0x40CA448\n\n#define mmDCORE0_MME_QM_PQC_PI_0 0x40CA44C\n\n#define mmDCORE0_MME_QM_PQC_PI_1 0x40CA450\n\n#define mmDCORE0_MME_QM_PQC_PI_2 0x40CA454\n\n#define mmDCORE0_MME_QM_PQC_PI_3 0x40CA458\n\n#define mmDCORE0_MME_QM_PQC_LBW_WDATA_0 0x40CA45C\n\n#define mmDCORE0_MME_QM_PQC_LBW_WDATA_1 0x40CA460\n\n#define mmDCORE0_MME_QM_PQC_LBW_WDATA_2 0x40CA464\n\n#define mmDCORE0_MME_QM_PQC_LBW_WDATA_3 0x40CA468\n\n#define mmDCORE0_MME_QM_PQC_LBW_BASE_LO_0 0x40CA46C\n\n#define mmDCORE0_MME_QM_PQC_LBW_BASE_LO_1 0x40CA470\n\n#define mmDCORE0_MME_QM_PQC_LBW_BASE_LO_2 0x40CA474\n\n#define mmDCORE0_MME_QM_PQC_LBW_BASE_LO_3 0x40CA478\n\n#define mmDCORE0_MME_QM_PQC_LBW_BASE_HI_0 0x40CA47C\n\n#define mmDCORE0_MME_QM_PQC_LBW_BASE_HI_1 0x40CA480\n\n#define mmDCORE0_MME_QM_PQC_LBW_BASE_HI_2 0x40CA484\n\n#define mmDCORE0_MME_QM_PQC_LBW_BASE_HI_3 0x40CA488\n\n#define mmDCORE0_MME_QM_PQC_CFG 0x40CA48C\n\n#define mmDCORE0_MME_QM_PQC_SECURE_PUSH_IND 0x40CA490\n\n#define mmDCORE0_MME_QM_ARB_MASK 0x40CA4A0\n\n#define mmDCORE0_MME_QM_ARB_CFG_0 0x40CA4A4\n\n#define mmDCORE0_MME_QM_ARB_CHOICE_Q_PUSH 0x40CA4A8\n\n#define mmDCORE0_MME_QM_ARB_WRR_WEIGHT_0 0x40CA4AC\n\n#define mmDCORE0_MME_QM_ARB_WRR_WEIGHT_1 0x40CA4B0\n\n#define mmDCORE0_MME_QM_ARB_WRR_WEIGHT_2 0x40CA4B4\n\n#define mmDCORE0_MME_QM_ARB_WRR_WEIGHT_3 0x40CA4B8\n\n#define mmDCORE0_MME_QM_ARB_CFG_1 0x40CA4BC\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_0 0x40CA4C0\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_1 0x40CA4C4\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_2 0x40CA4C8\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_3 0x40CA4CC\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_4 0x40CA4D0\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_5 0x40CA4D4\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_6 0x40CA4D8\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_7 0x40CA4DC\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_8 0x40CA4E0\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_9 0x40CA4E4\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_10 0x40CA4E8\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_11 0x40CA4EC\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_12 0x40CA4F0\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_13 0x40CA4F4\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_14 0x40CA4F8\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_15 0x40CA4FC\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_16 0x40CA500\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_17 0x40CA504\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_18 0x40CA508\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_19 0x40CA50C\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_20 0x40CA510\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_21 0x40CA514\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_22 0x40CA518\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_23 0x40CA51C\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_24 0x40CA520\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_25 0x40CA524\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_26 0x40CA528\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_27 0x40CA52C\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_28 0x40CA530\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_29 0x40CA534\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_30 0x40CA538\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_31 0x40CA53C\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_32 0x40CA540\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_33 0x40CA544\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_34 0x40CA548\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_35 0x40CA54C\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_36 0x40CA550\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_37 0x40CA554\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_38 0x40CA558\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_39 0x40CA55C\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_40 0x40CA560\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_41 0x40CA564\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_42 0x40CA568\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_43 0x40CA56C\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_44 0x40CA570\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_45 0x40CA574\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_46 0x40CA578\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_47 0x40CA57C\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_48 0x40CA580\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_49 0x40CA584\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_50 0x40CA588\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_51 0x40CA58C\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_52 0x40CA590\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_53 0x40CA594\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_54 0x40CA598\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_55 0x40CA59C\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_56 0x40CA5A0\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_57 0x40CA5A4\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_58 0x40CA5A8\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_59 0x40CA5AC\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_60 0x40CA5B0\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_61 0x40CA5B4\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_62 0x40CA5B8\n\n#define mmDCORE0_MME_QM_ARB_MST_AVAIL_CRED_63 0x40CA5BC\n\n#define mmDCORE0_MME_QM_ARB_MST_CRED_INC 0x40CA5E0\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x40CA5E4\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x40CA5E8\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x40CA5EC\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x40CA5F0\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x40CA5F4\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x40CA5F8\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x40CA5FC\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x40CA600\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x40CA604\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x40CA608\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x40CA60C\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x40CA610\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x40CA614\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x40CA618\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x40CA61C\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x40CA620\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x40CA624\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x40CA628\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x40CA62C\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x40CA630\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x40CA634\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x40CA638\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x40CA63C\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x40CA640\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x40CA644\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x40CA648\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x40CA64C\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x40CA650\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x40CA654\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x40CA658\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x40CA65C\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x40CA660\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x40CA664\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x40CA668\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x40CA66C\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x40CA670\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x40CA674\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x40CA678\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x40CA67C\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x40CA680\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x40CA684\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x40CA688\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x40CA68C\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x40CA690\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x40CA694\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x40CA698\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x40CA69C\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x40CA6A0\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x40CA6A4\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x40CA6A8\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x40CA6AC\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x40CA6B0\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x40CA6B4\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x40CA6B8\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x40CA6BC\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x40CA6C0\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x40CA6C4\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x40CA6C8\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x40CA6CC\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x40CA6D0\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x40CA6D4\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x40CA6D8\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x40CA6DC\n\n#define mmDCORE0_MME_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x40CA6E0\n\n#define mmDCORE0_MME_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x40CA704\n\n#define mmDCORE0_MME_QM_ARB_MST_SLAVE_EN 0x40CA708\n\n#define mmDCORE0_MME_QM_ARB_MST_SLAVE_EN_1 0x40CA70C\n\n#define mmDCORE0_MME_QM_ARB_SLV_CHOICE_WDT 0x40CA710\n\n#define mmDCORE0_MME_QM_ARB_SLV_ID 0x40CA714\n\n#define mmDCORE0_MME_QM_ARB_MST_QUIET_PER 0x40CA718\n\n#define mmDCORE0_MME_QM_ARB_MSG_MAX_INFLIGHT 0x40CA744\n\n#define mmDCORE0_MME_QM_ARB_BASE_LO 0x40CA754\n\n#define mmDCORE0_MME_QM_ARB_BASE_HI 0x40CA758\n\n#define mmDCORE0_MME_QM_ARB_STATE_STS 0x40CA780\n\n#define mmDCORE0_MME_QM_ARB_CHOICE_FULLNESS_STS 0x40CA784\n\n#define mmDCORE0_MME_QM_ARB_MSG_STS 0x40CA788\n\n#define mmDCORE0_MME_QM_ARB_SLV_CHOICE_Q_HEAD 0x40CA78C\n\n#define mmDCORE0_MME_QM_ARB_ERR_CAUSE 0x40CA79C\n\n#define mmDCORE0_MME_QM_ARB_ERR_MSG_EN 0x40CA7A0\n\n#define mmDCORE0_MME_QM_ARB_ERR_STS_DRP 0x40CA7A8\n\n#define mmDCORE0_MME_QM_ARB_MST_CRED_STS 0x40CA7B0\n\n#define mmDCORE0_MME_QM_ARB_MST_CRED_STS_1 0x40CA7B4\n\n#define mmDCORE0_MME_QM_CSMR_STRICT_PRIO_CFG 0x40CA7FC\n\n#define mmDCORE0_MME_QM_ARC_CQ_CFG0 0x40CA800\n\n#define mmDCORE0_MME_QM_ARC_CQ_CFG1 0x40CA804\n\n#define mmDCORE0_MME_QM_ARC_CQ_PTR_LO 0x40CA808\n\n#define mmDCORE0_MME_QM_ARC_CQ_PTR_HI 0x40CA80C\n\n#define mmDCORE0_MME_QM_ARC_CQ_TSIZE 0x40CA810\n\n#define mmDCORE0_MME_QM_ARC_CQ_CTL 0x40CA814\n\n#define mmDCORE0_MME_QM_ARC_CQ_IFIFO_STS 0x40CA81C\n\n#define mmDCORE0_MME_QM_ARC_CQ_STS0 0x40CA820\n\n#define mmDCORE0_MME_QM_ARC_CQ_STS1 0x40CA824\n\n#define mmDCORE0_MME_QM_ARC_CQ_TSIZE_STS 0x40CA828\n\n#define mmDCORE0_MME_QM_ARC_CQ_PTR_LO_STS 0x40CA82C\n\n#define mmDCORE0_MME_QM_ARC_CQ_PTR_HI_STS 0x40CA830\n\n#define mmDCORE0_MME_QM_CP_WR_ARC_ADDR_HI 0x40CA834\n\n#define mmDCORE0_MME_QM_CP_WR_ARC_ADDR_LO 0x40CA838\n\n#define mmDCORE0_MME_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x40CA83C\n\n#define mmDCORE0_MME_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x40CA840\n\n#define mmDCORE0_MME_QM_ARC_CQ_CTL_MSG_BASE_HI 0x40CA844\n\n#define mmDCORE0_MME_QM_ARC_CQ_CTL_MSG_BASE_LO 0x40CA848\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_MSG_BASE_HI 0x40CA84C\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_MSG_BASE_LO 0x40CA850\n\n#define mmDCORE0_MME_QM_CQ_CTL_MSG_BASE_HI 0x40CA854\n\n#define mmDCORE0_MME_QM_CQ_CTL_MSG_BASE_LO 0x40CA858\n\n#define mmDCORE0_MME_QM_ADDR_OVRD 0x40CA85C\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_CI_0 0x40CA860\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_CI_1 0x40CA864\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_CI_2 0x40CA868\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_CI_3 0x40CA86C\n\n#define mmDCORE0_MME_QM_CQ_IFIFO_CI_4 0x40CA870\n\n#define mmDCORE0_MME_QM_ARC_CQ_IFIFO_CI 0x40CA874\n\n#define mmDCORE0_MME_QM_CQ_CTL_CI_0 0x40CA878\n\n#define mmDCORE0_MME_QM_CQ_CTL_CI_1 0x40CA87C\n\n#define mmDCORE0_MME_QM_CQ_CTL_CI_2 0x40CA880\n\n#define mmDCORE0_MME_QM_CQ_CTL_CI_3 0x40CA884\n\n#define mmDCORE0_MME_QM_CQ_CTL_CI_4 0x40CA888\n\n#define mmDCORE0_MME_QM_ARC_CQ_CTL_CI 0x40CA88C\n\n#define mmDCORE0_MME_QM_CP_CFG 0x40CA890\n\n#define mmDCORE0_MME_QM_CP_EXT_SWITCH 0x40CA894\n\n#define mmDCORE0_MME_QM_CP_SWITCH_WD_SET 0x40CA898\n\n#define mmDCORE0_MME_QM_CP_SWITCH_WD 0x40CA89C\n\n#define mmDCORE0_MME_QM_ARC_LB_ADDR_BASE_LO 0x40CA8A4\n\n#define mmDCORE0_MME_QM_ARC_LB_ADDR_BASE_HI 0x40CA8A8\n\n#define mmDCORE0_MME_QM_ENGINE_BASE_ADDR_HI 0x40CA8AC\n\n#define mmDCORE0_MME_QM_ENGINE_BASE_ADDR_LO 0x40CA8B0\n\n#define mmDCORE0_MME_QM_ENGINE_ADDR_RANGE_SIZE 0x40CA8B4\n\n#define mmDCORE0_MME_QM_QM_ARC_AUX_BASE_ADDR_HI 0x40CA8B8\n\n#define mmDCORE0_MME_QM_QM_ARC_AUX_BASE_ADDR_LO 0x40CA8BC\n\n#define mmDCORE0_MME_QM_QM_BASE_ADDR_HI 0x40CA8C0\n\n#define mmDCORE0_MME_QM_QM_BASE_ADDR_LO 0x40CA8C4\n\n#define mmDCORE0_MME_QM_ARC_PQC_SECURE_PUSH_IND 0x40CA8C8\n\n#define mmDCORE0_MME_QM_PQC_STS_0_0 0x40CA8D0\n\n#define mmDCORE0_MME_QM_PQC_STS_0_1 0x40CA8D4\n\n#define mmDCORE0_MME_QM_PQC_STS_0_2 0x40CA8D8\n\n#define mmDCORE0_MME_QM_PQC_STS_0_3 0x40CA8DC\n\n#define mmDCORE0_MME_QM_PQC_STS_1_0 0x40CA8E0\n\n#define mmDCORE0_MME_QM_PQC_STS_1_1 0x40CA8E4\n\n#define mmDCORE0_MME_QM_PQC_STS_1_2 0x40CA8E8\n\n#define mmDCORE0_MME_QM_PQC_STS_1_3 0x40CA8EC\n\n#define mmDCORE0_MME_QM_SEI_STATUS 0x40CA8F0\n\n#define mmDCORE0_MME_QM_SEI_MASK 0x40CA8F4\n\n#define mmDCORE0_MME_QM_GLBL_ERR_ADDR_LO 0x40CAD00\n\n#define mmDCORE0_MME_QM_GLBL_ERR_ADDR_HI 0x40CAD04\n\n#define mmDCORE0_MME_QM_GLBL_ERR_WDATA 0x40CAD08\n\n#define mmDCORE0_MME_QM_L2H_MASK_LO 0x40CAD14\n\n#define mmDCORE0_MME_QM_L2H_MASK_HI 0x40CAD18\n\n#define mmDCORE0_MME_QM_L2H_CMPR_LO 0x40CAD1C\n\n#define mmDCORE0_MME_QM_L2H_CMPR_HI 0x40CAD20\n\n#define mmDCORE0_MME_QM_LOCAL_RANGE_BASE 0x40CAD24\n\n#define mmDCORE0_MME_QM_LOCAL_RANGE_SIZE 0x40CAD28\n\n#define mmDCORE0_MME_QM_HBW_RD_RATE_LIM_CFG_1 0x40CAD30\n\n#define mmDCORE0_MME_QM_LBW_WR_RATE_LIM_CFG_0 0x40CAD34\n\n#define mmDCORE0_MME_QM_LBW_WR_RATE_LIM_CFG_1 0x40CAD38\n\n#define mmDCORE0_MME_QM_HBW_RD_RATE_LIM_CFG_0 0x40CAD3C\n\n#define mmDCORE0_MME_QM_IND_GW_APB_CFG 0x40CAD40\n\n#define mmDCORE0_MME_QM_IND_GW_APB_WDATA 0x40CAD44\n\n#define mmDCORE0_MME_QM_IND_GW_APB_RDATA 0x40CAD48\n\n#define mmDCORE0_MME_QM_IND_GW_APB_STATUS 0x40CAD4C\n\n#define mmDCORE0_MME_QM_PERF_CNT_FREE_LO 0x40CAD60\n\n#define mmDCORE0_MME_QM_PERF_CNT_FREE_HI 0x40CAD64\n\n#define mmDCORE0_MME_QM_PERF_CNT_IDLE_LO 0x40CAD68\n\n#define mmDCORE0_MME_QM_PERF_CNT_IDLE_HI 0x40CAD6C\n\n#define mmDCORE0_MME_QM_PERF_CNT_CFG 0x40CAD70\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}