Release 14.7 ngdbuild P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -intstyle
ise -dd _ngo -nt timestamp -uc port_3v3_wiring.ucf -p xc3s500e-fg320-5
test_3v3.ngc test_3v3.ngd

Reading NGO file
"C:/Users/Mackintosh/Documents/GitHub/project-vhdl-bleCom/BLE_Control_prj/port_3
v3_test/test_3v3.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "port_3v3_wiring.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 151536 kilobytes

Writing NGD file "test_3v3.ngd" ...
Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "test_3v3.bld"...
