//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sat Sep 13 17:34:26 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  w_sprite_mode2_4,
  n1177_9,
  w_sprite_collision,
  w_status_border_detect,
  ff_border_detect_9,
  ff_v_active_8,
  w_status_transfer_ready,
  n185_6,
  w_pre_vram_refresh,
  ff_vram_refresh,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  ff_half_count,
  w_screen_pos_y,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1646_4,
  n1656_4,
  n1680_4,
  n1686_4,
  n960_38,
  n960_41,
  ff_busy,
  w_pulse2,
  n1061_22,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input w_sprite_mode2_4;
input n1177_9;
input w_sprite_collision;
input w_status_border_detect;
input ff_border_detect_9;
input ff_v_active_8;
input w_status_transfer_ready;
input n185_6;
input w_pre_vram_refresh;
input ff_vram_refresh;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [12:0] ff_half_count;
input [9:0] w_screen_pos_y;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1646_4;
output n1656_4;
output n1680_4;
output n1686_4;
output n960_38;
output n960_41;
output ff_busy;
output w_pulse2;
output n1061_22;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n879_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1521_4;
wire n1541_3;
wire n959_37;
wire n961_38;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1061_8;
wire n1064_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1061_10;
wire n1064_10;
wire n1012_6;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n388_4;
wire n1636_4;
wire n391_4;
wire n391_5;
wire n392_4;
wire n393_4;
wire n1639_4;
wire n1653_4;
wire n1721_4;
wire n1745_4;
wire n920_4;
wire n1004_4;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n960_37;
wire n960_39;
wire n961_39;
wire n961_40;
wire n962_36;
wire n962_37;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n966_42;
wire ff_vram_address_13_7;
wire n1061_12;
wire n1061_13;
wire n1064_11;
wire n1064_12;
wire n1064_13;
wire n1064_14;
wire n391_6;
wire n959_40;
wire n959_41;
wire n960_40;
wire n962_38;
wire n964_37;
wire n965_43;
wire n965_44;
wire n1061_14;
wire n1061_15;
wire n1061_16;
wire n1061_17;
wire n1064_15;
wire n1064_16;
wire n959_42;
wire ff_vram_valid_12;
wire n387_6;
wire n919_6;
wire n1795_5;
wire ff_vram_write_8;
wire ff_vram_valid_14;
wire n202_6;
wire n201_6;
wire n959_44;
wire n1061_20;
wire n1701_5;
wire n1664_6;
wire n1709_5;
wire n1672_6;
wire ff_vram_address_16_9;
wire n1680_6;
wire n1737_5;
wire n1717_5;
wire n1686_6;
wire n381_6;
wire n879_6;
wire n1694_5;
wire n1636_7;
wire ff_vram_valid_16;
wire n1004_7;
wire n96_6;
wire n881_5;
wire n219_5;
wire n1515_7;
wire n1745_6;
wire n1697_5;
wire n1639_6;
wire n1750_5;
wire n1721_6;
wire n1653_6;
wire n1646_6;
wire n1756_5;
wire n1729_5;
wire n1670_5;
wire n1656_6;
wire n962_40;
wire n960_43;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s30 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s30.INIT=8'hCA;
  LUT3 n966_s31 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1515_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1515_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1515_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1515_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1515_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1515_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1515_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT3 n377_s0 (
    .F(n377_3),
    .I0(n377_4),
    .I1(ff_bus_wdata[5]),
    .I2(w_pulse2) 
);
defparam n377_s0.INIT=8'hAC;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(ff_bus_wdata[3]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_4),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT3 n380_s0 (
    .F(n380_3),
    .I0(n380_4),
    .I1(ff_bus_wdata[2]),
    .I2(w_pulse2) 
);
defparam n380_s0.INIT=8'hAC;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_6),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[0]),
    .I1(w_cpu_vram_address[8]),
    .I2(n382_4),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hCA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(n387_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'hAC;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n388_4),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(w_cpu_vram_address[16]),
    .I2(n391_5),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'h3CAA;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n879_6) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(w_palette_num[3]),
    .I2(n919_6),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n920_4),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam n1521_s1.INIT=8'h3A;
  LUT3 n1541_s0 (
    .F(n1541_3),
    .I0(n96_6),
    .I1(n1639_4),
    .I2(n1721_4) 
);
defparam n1541_s0.INIT=8'h40;
  LUT3 n959_s23 (
    .F(n959_37),
    .I0(n959_44),
    .I1(w_status_border_position[7]),
    .I2(n959_39) 
);
defparam n959_s23.INIT=8'h0D;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(n959_44),
    .I1(w_status_border_position[5]),
    .I2(n961_39),
    .I3(n961_40) 
);
defparam n961_s22.INIT=16'h000D;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(n959_44),
    .I1(w_status_border_position[3]),
    .I2(n963_40),
    .I3(n963_41) 
);
defparam n963_s23.INIT=16'h000D;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(w_status_border_position[1]),
    .I1(n959_44),
    .I2(ff_status_register_pointer[3]),
    .I3(n965_42) 
);
defparam n965_s23.INIT=16'hB0BB;
  LUT3 n966_s33 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s33.INIT=8'hCA;
  LUT3 n966_s25 (
    .F(n966_39),
    .I0(n966_35),
    .I1(ff_status_register_pointer[3]),
    .I2(n966_42) 
);
defparam n966_s25.INIT=8'hE0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1515_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1541_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(w_sprite_mode2_4),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_9),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_9),
    .I1(n1515_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1061_s3 (
    .F(n1061_8),
    .I0(n1061_22),
    .I1(n1061_12),
    .I2(n1061_13),
    .I3(n1061_10) 
);
defparam n1061_s3.INIT=16'h40FF;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(n1064_11),
    .I1(n1064_12),
    .I2(n1064_13),
    .I3(n1064_10) 
);
defparam n1064_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s32 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s32.INIT=4'h8;
  LUT3 n1061_s4 (
    .F(n1061_10),
    .I0(n1061_22),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_9) 
);
defparam n1061_s4.INIT=8'hE0;
  LUT4 n1064_s4 (
    .F(n1064_10),
    .I0(n960_38),
    .I1(n1064_14),
    .I2(ff_line_interrupt_enable),
    .I3(n1061_22) 
);
defparam n1064_s4.INIT=16'h77F0;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_4),
    .I3(w_cpu_vram_address[13]) 
);
defparam n377_s1.INIT=16'h7F80;
  LUT3 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[11]),
    .I1(n379_4),
    .I2(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=8'h78;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(n382_4) 
);
defparam n379_s1.INIT=16'h8000;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(n382_4),
    .I3(w_cpu_vram_address[10]) 
);
defparam n380_s1.INIT=16'h7F80;
  LUT2 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4) 
);
defparam n382_s1.INIT=4'h8;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n385_s1.INIT=8'h78;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1636_s1 (
    .F(n1636_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1636_s1.INIT=16'h0100;
  LUT2 n391_s1 (
    .F(n391_4),
    .I0(w_register_data[2]),
    .I1(ff_vram_type) 
);
defparam n391_s1.INIT=4'h8;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(n379_4),
    .I3(n391_6) 
);
defparam n391_s2.INIT=16'h8000;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[14]),
    .I1(n379_4),
    .I2(n391_6),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(n379_4),
    .I1(n391_6),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1639_s1 (
    .F(n1639_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1639_s1.INIT=8'h10;
  LUT3 n1646_s1 (
    .F(n1646_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1646_s1.INIT=8'h10;
  LUT4 n1653_s1 (
    .F(n1653_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1653_s1.INIT=16'h1000;
  LUT3 n1656_s1 (
    .F(n1656_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1656_s1.INIT=8'h40;
  LUT3 n1680_s1 (
    .F(n1680_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1680_s1.INIT=8'h40;
  LUT3 n1686_s1 (
    .F(n1686_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1686_s1.INIT=8'h80;
  LUT4 n1721_s1 (
    .F(n1721_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1721_s1.INIT=16'h1000;
  LUT4 n1745_s1 (
    .F(n1745_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(n959_40),
    .I1(n959_41),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n959_s25.INIT=16'h0C0A;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s23.INIT=16'h3FF5;
  LUT2 n960_s24 (
    .F(n960_38),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n960_s24.INIT=4'h1;
  LUT4 n960_s25 (
    .F(n960_39),
    .I0(n960_40),
    .I1(n960_41),
    .I2(w_status_border_position[6]),
    .I3(n959_44) 
);
defparam n960_s25.INIT=16'h7077;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n960_38) 
);
defparam n961_s23.INIT=16'h7F00;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[1]),
    .I3(n960_41) 
);
defparam n961_s24.INIT=16'h3500;
  LUT4 n962_s22 (
    .F(n962_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s22.INIT=16'hCA00;
  LUT4 n962_s23 (
    .F(n962_37),
    .I0(n962_38),
    .I1(n960_41),
    .I2(w_status_border_position[4]),
    .I3(n959_44) 
);
defparam n962_s23.INIT=16'h7077;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n960_38) 
);
defparam n963_s24.INIT=16'h4F00;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(n960_41) 
);
defparam n963_s25.INIT=16'h3500;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s23.INIT=16'h0F77;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_x[1]),
    .I1(n965_43),
    .I2(n965_44),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s24.INIT=16'h0F77;
  LUT4 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(n959_44),
    .I2(w_status_border_position[8]),
    .I3(ff_border_detect_9) 
);
defparam n966_s27.INIT=16'hB0BB;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1061_s6 (
    .F(n1061_12),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[11]),
    .I3(n1061_14) 
);
defparam n1061_s6.INIT=16'h0100;
  LUT4 n1061_s7 (
    .F(n1061_13),
    .I0(n1061_15),
    .I1(n1061_16),
    .I2(n1061_17),
    .I3(n1061_20) 
);
defparam n1061_s7.INIT=16'h8000;
  LUT4 n1064_s5 (
    .F(n1064_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1064_s5.INIT=16'h9009;
  LUT4 n1064_s6 (
    .F(n1064_12),
    .I0(n1061_22),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[1]),
    .I3(n1064_15) 
);
defparam n1064_s6.INIT=16'h4100;
  LUT4 n1064_s7 (
    .F(n1064_13),
    .I0(w_screen_pos_y[7]),
    .I1(reg_interrupt_line[7]),
    .I2(ff_v_active_8),
    .I3(n1064_16) 
);
defparam n1064_s7.INIT=16'h9000;
  LUT2 n1064_s8 (
    .F(n1064_14),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n1064_s8.INIT=4'h4;
  LUT3 n391_s3 (
    .F(n391_6),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]) 
);
defparam n391_s3.INIT=8'h80;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_frame_interrupt),
    .I2(n959_42),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s26.INIT=16'h0FBB;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s27.INIT=16'h3500;
  LUT3 n960_s26 (
    .F(n960_40),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n960_s26.INIT=8'h35;
  LUT3 n960_s27 (
    .F(n960_41),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n960_s27.INIT=8'h40;
  LUT3 n962_s24 (
    .F(n962_38),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n962_s24.INIT=8'h35;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT2 n965_s25 (
    .F(n965_43),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n965_s25.INIT=4'h8;
  LUT4 n965_s26 (
    .F(n965_44),
    .I0(w_sprite_collision_y[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n965_s26.INIT=16'hC0AF;
  LUT4 n1061_s8 (
    .F(n1061_14),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[12]),
    .I3(ff_half_count[6]) 
);
defparam n1061_s8.INIT=16'h0100;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1061_s9.INIT=16'h1000;
  LUT4 n1061_s10 (
    .F(n1061_16),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_half_count[3]) 
);
defparam n1061_s10.INIT=16'h4000;
  LUT4 n1061_s11 (
    .F(n1061_17),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1061_s11.INIT=16'h0100;
  LUT4 n1064_s9 (
    .F(n1064_15),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1064_s9.INIT=16'h9009;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1064_s10.INIT=16'h9009;
  LUT3 n959_s28 (
    .F(n959_42),
    .I0(w_status_transfer_ready),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n959_s28.INIT=8'hCA;
  LUT3 ff_vram_valid_s8 (
    .F(ff_vram_valid_12),
    .I0(n185_6),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_valid_s8.INIT=8'h02;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s2.INIT=16'h7F80;
  LUT3 n919_s2 (
    .F(n919_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]) 
);
defparam n919_s2.INIT=8'h80;
  LUT4 n1795_s1 (
    .F(n1795_5),
    .I0(ff_reset_n2_1),
    .I1(n881_5),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1795_s1.INIT=16'h0008;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_16),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_14),
    .I0(ff_vram_valid_16),
    .I1(ff_vram_valid_12),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s9.INIT=16'h000E;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n959_s29 (
    .F(n959_44),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s29.INIT=16'h0004;
  LUT4 n1061_s13 (
    .F(n1061_20),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(w_screen_pos_y[8]),
    .I3(w_screen_pos_y[9]) 
);
defparam n1061_s13.INIT=16'h0001;
  LUT4 n1701_s1 (
    .F(n1701_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1701_s1.INIT=16'h0200;
  LUT4 n1664_s2 (
    .F(n1664_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1664_s2.INIT=16'h0200;
  LUT4 n1709_s1 (
    .F(n1709_5),
    .I0(n1653_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1709_s1.INIT=16'h2000;
  LUT4 n1672_s2 (
    .F(n1672_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1672_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_9),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s5.INIT=16'h2000;
  LUT4 n1680_s2 (
    .F(n1680_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1680_s2.INIT=16'h2000;
  LUT4 n1737_s1 (
    .F(n1737_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n1737_s1.INIT=16'h8000;
  LUT4 n1717_s1 (
    .F(n1717_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1717_s1.INIT=16'h8000;
  LUT4 n1686_s2 (
    .F(n1686_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1686_s2.INIT=16'h8000;
  LUT4 n381_s2 (
    .F(n381_6),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s2.INIT=16'h7F80;
  LUT4 n879_s2 (
    .F(n879_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n879_s2.INIT=16'h0100;
  LUT4 n1694_s1 (
    .F(n1694_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1694_s1.INIT=16'h0100;
  LUT4 n1636_s3 (
    .F(n1636_7),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1636_s3.INIT=16'h0002;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_16),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s10.INIT=16'h0400;
  LUT3 n1004_s3 (
    .F(n1004_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1004_s3.INIT=8'h10;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n881_s1 (
    .F(n881_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n881_s1.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1515_s3 (
    .F(n1515_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1515_s3.INIT=16'h0800;
  LUT4 n1745_s2 (
    .F(n1745_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1745_s2.INIT=16'h1000;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1697_s1.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT4 n1750_s1 (
    .F(n1750_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1750_s1.INIT=16'h1000;
  LUT4 n1721_s2 (
    .F(n1721_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1721_s2.INIT=16'h1000;
  LUT4 n1653_s2 (
    .F(n1653_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1653_s2.INIT=16'h1000;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1646_s2.INIT=16'h0200;
  LUT4 n1756_s1 (
    .F(n1756_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1756_s1.INIT=16'h4000;
  LUT4 n1729_s1 (
    .F(n1729_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1721_4) 
);
defparam n1729_s1.INIT=16'h4000;
  LUT4 n1670_s1 (
    .F(n1670_5),
    .I0(n1653_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1670_s1.INIT=16'h2000;
  LUT4 n1656_s2 (
    .F(n1656_6),
    .I0(n1636_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1656_s2.INIT=16'h2000;
  LUT4 n962_s25 (
    .F(n962_40),
    .I0(n962_36),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(n962_37) 
);
defparam n962_s25.INIT=16'hFE00;
  LUT4 n960_s28 (
    .F(n960_43),
    .I0(n960_37),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(n960_39) 
);
defparam n960_s28.INIT=16'hFD00;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_16),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_12),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(n879_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  LUT4 n1061_s14 (
    .F(n1061_22),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1061_s14.INIT=16'h0200;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1694_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_43),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_40),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1515_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1061_10),
    .CLK(clk85m),
    .CE(n1061_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1064_10),
    .CLK(clk85m),
    .CE(n1064_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s29 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s28 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  n62_8,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  n138_6,
  ff_v_active_8,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  ff_blink_base,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input n62_8;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output n138_6;
output ff_v_active_8;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [0:0] ff_blink_base;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [9:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n100_7;
wire n99_7;
wire n96_7;
wire n95_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_5;
wire n379_4;
wire n264_4;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_9;
wire n422_8;
wire n422_9;
wire n421_8;
wire n421_9;
wire n420_8;
wire n420_9;
wire n159_8;
wire n156_8;
wire n103_8;
wire n99_8;
wire n97_8;
wire n95_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n379_5;
wire n264_5;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n379_6;
wire n379_7;
wire ff_v_active_9;
wire ff_v_active_10;
wire n379_8;
wire n379_9;
wire n138_8;
wire n423_11;
wire n94_10;
wire n98_10;
wire n101_10;
wire n103_10;
wire n160_10;
wire n162_10;
wire n54_10;
wire n97_10;
wire n443_9;
wire ff_interleaving_page_12;
wire ff_blink_counter_3_14;
wire n58_10;
wire n59_9;
wire n164_10;
wire n379_11;
wire n94_12;
wire n98_12;
wire n101_12;
wire n104_9;
wire n105_9;
wire n159_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire n222_5;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_8),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[8]),
    .I2(w_screen_pos_y[9]),
    .I3(n264_4) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n379_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_11),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h000D;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n423_11),
    .I1(n422_8),
    .I2(ff_blink_counter_3_10),
    .I3(n422_9) 
);
defparam n422_s2.INIT=16'h0D00;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(n423_11),
    .I1(n421_8),
    .I2(ff_blink_counter_3_10),
    .I3(n421_9) 
);
defparam n421_s2.INIT=16'h0D00;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_9) 
);
defparam n420_s2.INIT=16'h0230;
  LUT3 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base_0[1]) 
);
defparam n387_s2.INIT=8'h14;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n379_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_10),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(n101_10),
    .I1(n99_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_8),
    .I1(n95_8),
    .I2(n78_3),
    .I3(ff_half_count[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_10),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT3 n379_s1 (
    .F(n379_4),
    .I0(w_v_count[8]),
    .I1(n379_5),
    .I2(w_v_count[9]) 
);
defparam n379_s1.INIT=8'h10;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_5),
    .I3(n264_6) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(n264_5),
    .I2(ff_v_active_8),
    .I3(w_screen_pos_y[4]) 
);
defparam ff_v_active_s3.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=4'h8;
  LUT3 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(n423_11),
    .I2(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=8'h40;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'hCA;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n422_s3.INIT=8'hCA;
  LUT2 n422_s4 (
    .F(n422_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n422_s4.INIT=4'h9;
  LUT3 n421_s3 (
    .F(n421_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n421_s3.INIT=8'hCA;
  LUT3 n421_s4 (
    .F(n421_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n421_s4.INIT=8'hE1;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'hAC;
  LUT3 n420_s4 (
    .F(n420_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n420_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_10) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]) 
);
defparam n95_s3.INIT=4'h8;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]) 
);
defparam n138_s3.INIT=4'h4;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n379_6),
    .I1(reg_50hz_mode),
    .I2(n62_8),
    .I3(n379_7) 
);
defparam n379_s2.INIT=16'h00EF;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[5]) 
);
defparam n264_s3.INIT=4'h8;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(ff_v_active_10),
    .I2(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=8'hCA;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(n421_8),
    .I1(n422_8),
    .I2(n420_8),
    .I3(n423_9) 
);
defparam ff_interleaving_page_s5.INIT=16'h0001;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s3.INIT=16'hEFF7;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(n379_8),
    .I3(n379_9) 
);
defparam n379_s4.INIT=16'h8000;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s6.INIT=16'h4000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_10),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s7.INIT=16'h0100;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[7]),
    .I3(w_v_count[6]) 
);
defparam n379_s5.INIT=16'h0100;
  LUT4 n379_s6 (
    .F(n379_9),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n379_s6.INIT=16'h00F8;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n138_s4.INIT=16'h0100;
  LUT4 n423_s5 (
    .F(n423_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n423_s5.INIT=16'h0001;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_half_count[10]),
    .I1(n97_8),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(ff_half_count[6]),
    .I1(n101_10),
    .I2(ff_half_count[4]),
    .I3(ff_half_count[5]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n97_s4.INIT=16'h1444;
  LUT3 n443_s3 (
    .F(n443_9),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(ff_interleaving_page) 
);
defparam n443_s3.INIT=8'h8F;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(n379_11),
    .I1(ff_interleaving_page_9),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_interleaving_page_s6.INIT=16'hF888;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(n379_11),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s8.INIT=16'hF888;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n164_s4 (
    .F(n164_10),
    .I0(w_v_count[0]),
    .I1(w_v_count[8]),
    .I2(n379_5),
    .I3(w_v_count[9]) 
);
defparam n164_s4.INIT=16'h5455;
  LUT4 n379_s7 (
    .F(n379_11),
    .I0(w_h_count_end),
    .I1(w_v_count[8]),
    .I2(n379_5),
    .I3(w_v_count[9]) 
);
defparam n379_s7.INIT=16'h0200;
  LUT4 n94_s5 (
    .F(n94_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_10) 
);
defparam n94_s5.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_0_s0 (
    .Q(ff_blink_base[0]),
    .D(n222_5),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_9),
    .CLK(clk85m),
    .CE(ff_interleaving_page_12),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV n222_s2 (
    .O(n222_5),
    .I(ff_blink_base[0]) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  reg_display_on,
  n1267_4,
  w_screen_v_active,
  reg_left_mask,
  n426_5,
  w_sprite_mode2_6,
  w_sprite_mode2_5,
  n7_8,
  ff_interleaving_page,
  n496_4,
  n1836_103,
  reg_scroll_planes,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_pattern_name_table_base,
  w_pixel_pos_y_Z,
  reg_text_back_color,
  reg_color_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n122_2,
  n553_30,
  n2017_5,
  n1753_4,
  ff_next_vram6_7_8,
  ff_next_vram1_3_9,
  ff_next_vram2_7_9,
  n2017_6,
  n1753_6,
  ff_next_vram2_3_11,
  n258_15,
  n2017_8,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x
)
;
input clk85m;
input n36_6;
input reg_display_on;
input n1267_4;
input w_screen_v_active;
input reg_left_mask;
input n426_5;
input w_sprite_mode2_6;
input w_sprite_mode2_5;
input n7_8;
input ff_interleaving_page;
input n496_4;
input n1836_103;
input reg_scroll_planes;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:10] reg_pattern_name_table_base;
input [7:0] w_pixel_pos_y_Z;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n122_2;
output n553_30;
output n2017_5;
output n1753_4;
output ff_next_vram6_7_8;
output ff_next_vram1_3_9;
output ff_next_vram2_7_9;
output n2017_6;
output n1753_6;
output ff_next_vram2_3_11;
output n258_15;
output n2017_8;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
wire n825_2;
wire n826_2;
wire n827_2;
wire n828_2;
wire n805_6;
wire n805_7;
wire n806_6;
wire n806_7;
wire n807_6;
wire n807_7;
wire n808_6;
wire n808_7;
wire n809_6;
wire n809_7;
wire n810_6;
wire n810_7;
wire n811_6;
wire n811_7;
wire n812_6;
wire n812_7;
wire n841_28;
wire n842_28;
wire n843_28;
wire n844_28;
wire n1754_2;
wire n1480_4;
wire n1481_4;
wire n1482_4;
wire n1483_4;
wire n1484_4;
wire n1485_4;
wire n1486_4;
wire n1487_4;
wire n1488_4;
wire n1489_4;
wire n1490_4;
wire n1491_4;
wire n1492_4;
wire n1493_4;
wire n1495_4;
wire n1496_4;
wire n1497_4;
wire n1498_4;
wire n1499_4;
wire n1500_4;
wire n1501_4;
wire n1502_4;
wire n1503_4;
wire n1504_4;
wire n1505_4;
wire n1506_4;
wire n1507_4;
wire n1512_4;
wire n1513_4;
wire n1514_4;
wire n1515_4;
wire n1517_4;
wire n1518_4;
wire n1519_4;
wire n1520_4;
wire n1521_4;
wire n1522_4;
wire n1523_4;
wire n1753_3;
wire n1802_5;
wire n1803_4;
wire n1804_4;
wire n1805_4;
wire n829_29;
wire n830_29;
wire n831_29;
wire n832_29;
wire n837_30;
wire n838_29;
wire n839_29;
wire n840_29;
wire n853_25;
wire n854_25;
wire n855_25;
wire n856_25;
wire n857_26;
wire n858_24;
wire n859_24;
wire n860_24;
wire n1099_17;
wire n1100_16;
wire n1101_16;
wire n1102_16;
wire n1103_18;
wire n1104_18;
wire n1105_18;
wire n1106_18;
wire n1107_17;
wire n1108_17;
wire n1109_17;
wire n1110_17;
wire n1111_18;
wire n1112_17;
wire n1113_17;
wire n1114_17;
wire n1115_13;
wire n1116_13;
wire n1117_13;
wire n1118_13;
wire n1123_14;
wire n1124_14;
wire n1125_14;
wire n1126_14;
wire n1131_14;
wire n1132_14;
wire n1133_14;
wire n1134_14;
wire n1472_29;
wire n1473_29;
wire n1474_29;
wire n1475_29;
wire n1476_23;
wire n1477_23;
wire n1478_23;
wire n1479_23;
wire ff_screen_h_in_active_9;
wire n730_10;
wire n731_10;
wire n732_10;
wire n733_10;
wire n734_10;
wire n735_10;
wire n736_10;
wire n737_10;
wire n738_10;
wire n739_10;
wire n740_10;
wire n741_10;
wire n742_10;
wire n743_10;
wire n744_10;
wire n745_10;
wire n746_10;
wire ff_next_vram1_7_8;
wire ff_next_vram1_3_8;
wire ff_next_vram3_7_8;
wire ff_next_vram3_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram5_7_8;
wire ff_next_vram5_3_8;
wire ff_next_vram4_3_8;
wire n183_7;
wire n182_7;
wire n181_7;
wire n180_7;
wire n179_7;
wire n1801_7;
wire n1800_7;
wire n1799_7;
wire n1798_7;
wire n547_6;
wire n139_7;
wire n138_7;
wire n258_9;
wire w_screen_mode_3_3;
wire w_screen_mode_3_4;
wire n1480_6;
wire n1481_6;
wire n1482_6;
wire n1483_6;
wire n1484_5;
wire n1484_6;
wire n1484_7;
wire n1485_5;
wire n1485_6;
wire n1485_8;
wire n1486_5;
wire n1486_6;
wire n1486_7;
wire n1487_5;
wire n1487_6;
wire n1487_7;
wire n1488_5;
wire n1489_5;
wire n1490_5;
wire n1491_5;
wire n1492_6;
wire n1493_5;
wire n1493_6;
wire n1493_7;
wire n1494_5;
wire n1494_6;
wire n1495_5;
wire n1495_6;
wire n1495_7;
wire n1496_5;
wire n1497_5;
wire n1498_5;
wire n1499_5;
wire n1500_5;
wire n1500_6;
wire n1501_5;
wire n1501_6;
wire n1502_5;
wire n1502_6;
wire n1503_5;
wire n1503_6;
wire n1504_5;
wire n1505_5;
wire n1506_5;
wire n1507_5;
wire n1508_5;
wire n1509_5;
wire n1510_5;
wire n1511_5;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1518_6;
wire n1518_7;
wire n1519_5;
wire n1519_6;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_5;
wire n1526_5;
wire n1527_5;
wire n1528_5;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1535_5;
wire n1753_5;
wire n829_31;
wire n829_32;
wire n830_30;
wire n830_31;
wire n831_30;
wire n831_31;
wire n832_30;
wire n832_31;
wire n833_24;
wire n834_23;
wire n835_23;
wire n836_23;
wire n837_31;
wire n837_32;
wire n837_33;
wire n838_30;
wire n838_31;
wire n839_30;
wire n839_31;
wire n840_30;
wire n840_31;
wire n1099_18;
wire n1099_19;
wire n1099_20;
wire n1100_18;
wire n1101_17;
wire n1101_18;
wire n1101_19;
wire n1101_20;
wire n1102_17;
wire n1102_18;
wire n1102_19;
wire n1103_19;
wire n1103_20;
wire n1103_21;
wire n1104_19;
wire n1104_20;
wire n1105_19;
wire n1105_20;
wire n1105_21;
wire n1106_19;
wire n1106_20;
wire n1106_21;
wire n1107_18;
wire n1107_19;
wire n1108_18;
wire n1108_19;
wire n1109_18;
wire n1109_19;
wire n1110_18;
wire n1110_19;
wire n1111_19;
wire n1112_18;
wire n1113_18;
wire n1114_18;
wire n1119_15;
wire n1123_15;
wire n1124_15;
wire n1125_15;
wire n1126_15;
wire n1476_24;
wire n1476_25;
wire n1477_24;
wire n1477_25;
wire n1478_24;
wire n1478_25;
wire n1479_24;
wire n1479_25;
wire ff_screen_h_in_active_10;
wire n730_11;
wire n730_12;
wire n731_11;
wire n732_11;
wire n732_12;
wire n733_11;
wire n733_12;
wire n734_11;
wire n734_12;
wire n734_14;
wire n735_11;
wire n735_12;
wire n735_13;
wire n736_12;
wire n736_13;
wire n737_11;
wire n737_12;
wire n737_13;
wire n738_11;
wire n738_12;
wire n738_13;
wire n739_11;
wire n739_12;
wire n739_13;
wire n740_11;
wire n740_12;
wire n740_13;
wire n741_11;
wire n741_12;
wire n741_13;
wire n742_12;
wire n743_11;
wire n743_12;
wire n744_12;
wire n744_13;
wire n745_11;
wire n745_12;
wire n746_11;
wire n746_12;
wire ff_next_vram7_3_8;
wire ff_next_vram7_3_9;
wire ff_next_vram7_3_10;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram3_7_10;
wire ff_next_vram4_7_8;
wire ff_next_vram2_3_10;
wire n181_8;
wire n547_7;
wire n547_8;
wire n547_9;
wire n140_9;
wire n258_10;
wire n258_12;
wire n1480_7;
wire n1481_7;
wire n1482_7;
wire n1483_7;
wire n1484_8;
wire n1484_9;
wire n1485_9;
wire n1486_8;
wire n1487_8;
wire n1488_6;
wire n1489_6;
wire n1490_6;
wire n1491_6;
wire n1492_7;
wire n1493_8;
wire n1493_9;
wire n1493_10;
wire n1494_7;
wire n1495_8;
wire n1495_9;
wire n1498_6;
wire n1500_7;
wire n1504_6;
wire n1505_6;
wire n1506_6;
wire n1507_6;
wire n1508_6;
wire n1508_7;
wire n1509_7;
wire n1509_8;
wire n1510_6;
wire n1510_7;
wire n1511_6;
wire n1511_7;
wire n1512_6;
wire n1513_6;
wire n1514_6;
wire n1515_6;
wire n1516_6;
wire n1516_7;
wire n1517_6;
wire n1518_8;
wire n1518_9;
wire n1519_8;
wire n1519_9;
wire n1520_6;
wire n1521_6;
wire n1522_6;
wire n1523_6;
wire n1524_6;
wire n1524_7;
wire n1525_6;
wire n1525_7;
wire n1526_6;
wire n1526_7;
wire n1527_6;
wire n1527_7;
wire n1532_6;
wire n1533_6;
wire n1534_6;
wire n1535_6;
wire n829_33;
wire n830_32;
wire n831_32;
wire n832_32;
wire n833_25;
wire n834_24;
wire n835_24;
wire n836_24;
wire n837_34;
wire n837_35;
wire n853_27;
wire n1099_21;
wire n1099_22;
wire n1099_23;
wire n1100_19;
wire n1100_20;
wire n1101_21;
wire n1101_22;
wire n1102_21;
wire n1103_22;
wire n1104_22;
wire n1104_23;
wire n1105_22;
wire n1106_22;
wire n1107_20;
wire n1476_27;
wire n1477_27;
wire n1478_26;
wire n1479_26;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n730_14;
wire n730_15;
wire n731_12;
wire n731_13;
wire n731_14;
wire n732_14;
wire n732_15;
wire n733_13;
wire n733_14;
wire n734_15;
wire n734_16;
wire n734_17;
wire n734_18;
wire n734_19;
wire n735_14;
wire n735_15;
wire n735_16;
wire n735_17;
wire n736_14;
wire n736_15;
wire n736_16;
wire n737_14;
wire n737_15;
wire n737_16;
wire n737_17;
wire n737_18;
wire n737_19;
wire n738_14;
wire n738_15;
wire n738_17;
wire n738_18;
wire n738_19;
wire n739_14;
wire n739_16;
wire n739_17;
wire n739_18;
wire n740_14;
wire n740_16;
wire n740_17;
wire n740_18;
wire n740_19;
wire n741_14;
wire n741_15;
wire n742_13;
wire n742_14;
wire n742_15;
wire n742_16;
wire n743_13;
wire n743_14;
wire n743_15;
wire n744_14;
wire n744_15;
wire n745_13;
wire n745_14;
wire n745_15;
wire n745_16;
wire n746_13;
wire n746_14;
wire ff_next_vram2_7_11;
wire n547_10;
wire n258_13;
wire n1488_7;
wire n1489_7;
wire n1490_7;
wire n1491_7;
wire n1492_8;
wire n1492_9;
wire n1494_8;
wire n1494_9;
wire n1496_7;
wire n1497_7;
wire n1504_7;
wire n1505_7;
wire n1506_7;
wire n1507_7;
wire n1508_8;
wire n1508_9;
wire n1509_9;
wire n1510_8;
wire n1510_9;
wire n1511_8;
wire n1512_7;
wire n1513_7;
wire n1514_7;
wire n1515_7;
wire n1516_8;
wire n1517_7;
wire n1517_8;
wire n1520_7;
wire n1521_7;
wire n1522_7;
wire n1523_7;
wire n1524_8;
wire n1524_9;
wire n1525_8;
wire n1525_9;
wire n1526_8;
wire n1526_9;
wire n1527_8;
wire n1527_9;
wire n1532_7;
wire n1533_7;
wire n1534_7;
wire n1535_7;
wire n833_26;
wire n834_25;
wire n835_25;
wire n836_25;
wire n1099_24;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_pos_x_5_13;
wire n730_16;
wire n734_20;
wire n734_21;
wire n734_22;
wire n735_18;
wire n736_17;
wire n736_18;
wire n737_21;
wire n737_22;
wire n738_20;
wire n738_21;
wire n739_19;
wire n740_20;
wire n740_21;
wire n741_17;
wire n741_18;
wire n742_17;
wire n742_19;
wire n743_16;
wire n744_16;
wire n745_17;
wire n745_18;
wire n746_16;
wire n746_17;
wire n1492_10;
wire n1494_10;
wire n1517_9;
wire n730_17;
wire n736_19;
wire ff_next_vram3_7_12;
wire ff_next_vram2_3_13;
wire ff_next_vram2_7_13;
wire ff_next_vram7_3_12;
wire n184_10;
wire ff_pos_x_5_15;
wire n180_10;
wire n1115_17;
wire n1116_16;
wire n1117_16;
wire n1118_16;
wire ff_next_vram5_7_11;
wire ff_next_vram0_7_9;
wire n1801_10;
wire ff_pattern7_7_7;
wire n1480_10;
wire n1130_17;
wire n1129_17;
wire n1128_17;
wire n1127_20;
wire ff_next_vram1_7_16;
wire n836_27;
wire n835_27;
wire n834_27;
wire n833_28;
wire n730_19;
wire n1102_23;
wire n1100_22;
wire ff_next_vram1_7_18;
wire n1115_19;
wire n1122_16;
wire n1121_16;
wire n1120_16;
wire n1119_17;
wire n853_29;
wire n741_20;
wire n1104_25;
wire n734_24;
wire n738_23;
wire n746_19;
wire n742_21;
wire n1477_29;
wire n1476_29;
wire n1509_11;
wire n1492_12;
wire n1475_34;
wire n1474_34;
wire n1473_34;
wire n1472_34;
wire n1519_11;
wire n1485_11;
wire n1483_9;
wire n1482_9;
wire n1481_9;
wire n1480_12;
wire n1535_9;
wire n1534_9;
wire n1533_9;
wire n1532_9;
wire n1531_8;
wire n1530_8;
wire n1529_8;
wire n1528_8;
wire n1527_11;
wire n1526_11;
wire n1525_11;
wire n1524_11;
wire n1516_10;
wire n1511_10;
wire n1510_11;
wire n1509_13;
wire n1508_11;
wire n1494_12;
wire n742_23;
wire n733_17;
wire n731_17;
wire n740_23;
wire n739_21;
wire n732_17;
wire n1499_9;
wire n1497_10;
wire n1496_10;
wire n736_21;
wire n1475_36;
wire n1474_36;
wire n1473_36;
wire n1472_36;
wire n1122_18;
wire n1121_18;
wire n1120_18;
wire n1119_19;
wire ff_next_vram6_7_10;
wire n737_24;
wire n829_35;
wire n1500_10;
wire n1499_11;
wire n1497_12;
wire n1496_12;
wire n1531_10;
wire n1530_10;
wire n1529_10;
wire n1528_10;
wire n1486_11;
wire n1484_12;
wire n1475_38;
wire n1474_38;
wire n1473_38;
wire n1472_38;
wire n184_13;
wire ff_pos_x_5_17;
wire ff_next_vram7_7_10;
wire n140_11;
wire ff_screen_h_in_active_15;
wire n744_18;
wire n1802_8;
wire ff_next_vram0_7_11;
wire ff_next_vram6_3_10;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_pixel_phase_x_0_3;
wire w_pixel_phase_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n314_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n805_9;
wire n806_9;
wire n807_9;
wire n808_9;
wire n809_9;
wire n810_9;
wire n811_9;
wire n812_9;
wire n841_30;
wire n842_30;
wire n843_30;
wire n844_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:2] w_scroll_pos_x;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n841_s28 (
    .F(n825_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n841_s28.INIT=8'hCA;
  LUT3 n842_s28 (
    .F(n826_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n842_s28.INIT=8'hCA;
  LUT3 n843_s28 (
    .F(n827_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n843_s28.INIT=8'hCA;
  LUT3 n844_s28 (
    .F(n828_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n844_s28.INIT=8'hCA;
  LUT3 n805_s6 (
    .F(n805_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s6.INIT=8'hCA;
  LUT3 n805_s7 (
    .F(n805_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s7.INIT=8'hCA;
  LUT3 n806_s6 (
    .F(n806_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s6.INIT=8'hCA;
  LUT3 n806_s7 (
    .F(n806_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s7.INIT=8'hCA;
  LUT3 n807_s6 (
    .F(n807_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s6.INIT=8'hCA;
  LUT3 n807_s7 (
    .F(n807_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s7.INIT=8'hCA;
  LUT3 n808_s6 (
    .F(n808_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s6.INIT=8'hCA;
  LUT3 n808_s7 (
    .F(n808_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s7.INIT=8'hCA;
  LUT3 n809_s6 (
    .F(n809_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s6.INIT=8'hCA;
  LUT3 n809_s7 (
    .F(n809_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s7.INIT=8'hCA;
  LUT3 n810_s6 (
    .F(n810_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s6.INIT=8'hCA;
  LUT3 n810_s7 (
    .F(n810_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s7.INIT=8'hCA;
  LUT3 n811_s6 (
    .F(n811_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n811_s6.INIT=8'hCA;
  LUT3 n811_s7 (
    .F(n811_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n811_s7.INIT=8'hCA;
  LUT3 n812_s6 (
    .F(n812_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n812_s6.INIT=8'hCA;
  LUT3 n812_s7 (
    .F(n812_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n812_s7.INIT=8'hCA;
  LUT3 n841_s27 (
    .F(n841_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n553_30) 
);
defparam n841_s27.INIT=8'hCA;
  LUT3 n842_s27 (
    .F(n842_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n553_30) 
);
defparam n842_s27.INIT=8'hCA;
  LUT3 n843_s27 (
    .F(n843_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n553_30) 
);
defparam n843_s27.INIT=8'hCA;
  LUT3 n844_s27 (
    .F(n844_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n553_30) 
);
defparam n844_s27.INIT=8'hCA;
  LUT3 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4) 
);
defparam w_screen_mode_3_s.INIT=8'hF4;
  LUT4 n100_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n100_s4.INIT=16'h8000;
  LUT4 n552_s0 (
    .F(n122_2),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n552_s0.INIT=16'h0001;
  LUT4 n2017_s0 (
    .F(n1754_2),
    .I0(n2017_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n2017_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2017_s0.INIT=16'hD000;
  LUT2 n1480_s1 (
    .F(n1480_4),
    .I0(n1480_12),
    .I1(n1480_6) 
);
defparam n1480_s1.INIT=4'hE;
  LUT2 n1481_s1 (
    .F(n1481_4),
    .I0(n1481_9),
    .I1(n1481_6) 
);
defparam n1481_s1.INIT=4'hE;
  LUT2 n1482_s1 (
    .F(n1482_4),
    .I0(n1482_9),
    .I1(n1482_6) 
);
defparam n1482_s1.INIT=4'hE;
  LUT2 n1483_s1 (
    .F(n1483_4),
    .I0(n1483_9),
    .I1(n1483_6) 
);
defparam n1483_s1.INIT=4'hE;
  LUT3 n1484_s1 (
    .F(n1484_4),
    .I0(n1484_5),
    .I1(n1484_6),
    .I2(n1484_7) 
);
defparam n1484_s1.INIT=8'h4F;
  LUT4 n1485_s1 (
    .F(n1485_4),
    .I0(n1485_5),
    .I1(n1485_6),
    .I2(n1485_11),
    .I3(n1485_8) 
);
defparam n1485_s1.INIT=16'hE0FF;
  LUT3 n1486_s1 (
    .F(n1486_4),
    .I0(n1486_5),
    .I1(n1486_6),
    .I2(n1486_7) 
);
defparam n1486_s1.INIT=8'h4F;
  LUT4 n1487_s1 (
    .F(n1487_4),
    .I0(n1487_5),
    .I1(n1487_6),
    .I2(n1485_11),
    .I3(n1487_7) 
);
defparam n1487_s1.INIT=16'hE0FF;
  LUT2 n1488_s1 (
    .F(n1488_4),
    .I0(n1480_12),
    .I1(n1488_5) 
);
defparam n1488_s1.INIT=4'hE;
  LUT2 n1489_s1 (
    .F(n1489_4),
    .I0(n1481_9),
    .I1(n1489_5) 
);
defparam n1489_s1.INIT=4'hE;
  LUT2 n1490_s1 (
    .F(n1490_4),
    .I0(n1482_9),
    .I1(n1490_5) 
);
defparam n1490_s1.INIT=4'hE;
  LUT2 n1491_s1 (
    .F(n1491_4),
    .I0(n1483_9),
    .I1(n1491_5) 
);
defparam n1491_s1.INIT=4'hE;
  LUT2 n1492_s1 (
    .F(n1492_4),
    .I0(n1492_12),
    .I1(n1492_6) 
);
defparam n1492_s1.INIT=4'hE;
  LUT4 n1493_s1 (
    .F(n1493_4),
    .I0(n1493_5),
    .I1(w_screen_mode[3]),
    .I2(n1493_6),
    .I3(n1493_7) 
);
defparam n1493_s1.INIT=16'h70FF;
  LUT4 n1495_s1 (
    .F(n1495_4),
    .I0(n1495_5),
    .I1(w_screen_mode[3]),
    .I2(n1495_6),
    .I3(n1495_7) 
);
defparam n1495_s1.INIT=16'h70FF;
  LUT2 n1496_s1 (
    .F(n1496_4),
    .I0(n1480_12),
    .I1(n1496_5) 
);
defparam n1496_s1.INIT=4'hE;
  LUT2 n1497_s1 (
    .F(n1497_4),
    .I0(n1481_9),
    .I1(n1497_5) 
);
defparam n1497_s1.INIT=4'hE;
  LUT2 n1498_s1 (
    .F(n1498_4),
    .I0(n1482_9),
    .I1(n1498_5) 
);
defparam n1498_s1.INIT=4'hE;
  LUT2 n1499_s1 (
    .F(n1499_4),
    .I0(n1483_9),
    .I1(n1499_5) 
);
defparam n1499_s1.INIT=4'hE;
  LUT2 n1500_s1 (
    .F(n1500_4),
    .I0(n1500_5),
    .I1(n1500_6) 
);
defparam n1500_s1.INIT=4'hB;
  LUT2 n1501_s1 (
    .F(n1501_4),
    .I0(n1501_5),
    .I1(n1501_6) 
);
defparam n1501_s1.INIT=4'hB;
  LUT2 n1502_s1 (
    .F(n1502_4),
    .I0(n1502_5),
    .I1(n1502_6) 
);
defparam n1502_s1.INIT=4'hB;
  LUT2 n1503_s1 (
    .F(n1503_4),
    .I0(n1503_5),
    .I1(n1503_6) 
);
defparam n1503_s1.INIT=4'hB;
  LUT2 n1504_s1 (
    .F(n1504_4),
    .I0(n1480_12),
    .I1(n1504_5) 
);
defparam n1504_s1.INIT=4'hE;
  LUT2 n1505_s1 (
    .F(n1505_4),
    .I0(n1481_9),
    .I1(n1505_5) 
);
defparam n1505_s1.INIT=4'hE;
  LUT2 n1506_s1 (
    .F(n1506_4),
    .I0(n1482_9),
    .I1(n1506_5) 
);
defparam n1506_s1.INIT=4'hE;
  LUT2 n1507_s1 (
    .F(n1507_4),
    .I0(n1483_9),
    .I1(n1507_5) 
);
defparam n1507_s1.INIT=4'hE;
  LUT2 n1512_s1 (
    .F(n1512_4),
    .I0(n1480_12),
    .I1(n1512_5) 
);
defparam n1512_s1.INIT=4'hE;
  LUT2 n1513_s1 (
    .F(n1513_4),
    .I0(n1481_9),
    .I1(n1513_5) 
);
defparam n1513_s1.INIT=4'hE;
  LUT2 n1514_s1 (
    .F(n1514_4),
    .I0(n1482_9),
    .I1(n1514_5) 
);
defparam n1514_s1.INIT=4'hE;
  LUT2 n1515_s1 (
    .F(n1515_4),
    .I0(n1483_9),
    .I1(n1515_5) 
);
defparam n1515_s1.INIT=4'hE;
  LUT2 n1517_s1 (
    .F(n1517_4),
    .I0(n1509_11),
    .I1(n1517_5) 
);
defparam n1517_s1.INIT=4'hE;
  LUT4 n1518_s1 (
    .F(n1518_4),
    .I0(n1518_5),
    .I1(n1518_6),
    .I2(n1485_11),
    .I3(n1518_7) 
);
defparam n1518_s1.INIT=16'hB0FF;
  LUT4 n1519_s1 (
    .F(n1519_4),
    .I0(n1519_5),
    .I1(n1519_6),
    .I2(n1519_11),
    .I3(n1485_11) 
);
defparam n1519_s1.INIT=16'hBBF0;
  LUT2 n1520_s1 (
    .F(n1520_4),
    .I0(n1480_12),
    .I1(n1520_5) 
);
defparam n1520_s1.INIT=4'hE;
  LUT2 n1521_s1 (
    .F(n1521_4),
    .I0(n1481_9),
    .I1(n1521_5) 
);
defparam n1521_s1.INIT=4'hE;
  LUT2 n1522_s1 (
    .F(n1522_4),
    .I0(n1482_9),
    .I1(n1522_5) 
);
defparam n1522_s1.INIT=4'hE;
  LUT2 n1523_s1 (
    .F(n1523_4),
    .I0(n1483_9),
    .I1(n1523_5) 
);
defparam n1523_s1.INIT=4'hE;
  LUT4 n1753_s0 (
    .F(n1753_3),
    .I0(n1753_4),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n1753_5),
    .I3(reg_display_on) 
);
defparam n1753_s0.INIT=16'h8F00;
  LUT3 n1802_s2 (
    .F(n1802_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1802_8) 
);
defparam n1802_s2.INIT=8'hCA;
  LUT3 n1803_s1 (
    .F(n1803_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1802_8) 
);
defparam n1803_s1.INIT=8'hCA;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1802_8) 
);
defparam n1804_s1.INIT=8'hCA;
  LUT3 n1805_s1 (
    .F(n1805_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1802_8) 
);
defparam n1805_s1.INIT=8'hCA;
  LUT4 n829_s21 (
    .F(n829_29),
    .I0(n829_35),
    .I1(n805_9),
    .I2(n829_31),
    .I3(n829_32) 
);
defparam n829_s21.INIT=16'hFFF8;
  LUT4 n830_s21 (
    .F(n830_29),
    .I0(n829_35),
    .I1(n806_9),
    .I2(n830_30),
    .I3(n830_31) 
);
defparam n830_s21.INIT=16'hFFF8;
  LUT4 n831_s21 (
    .F(n831_29),
    .I0(n829_35),
    .I1(n807_9),
    .I2(n831_30),
    .I3(n831_31) 
);
defparam n831_s21.INIT=16'hFFF8;
  LUT4 n832_s21 (
    .F(n832_29),
    .I0(n829_35),
    .I1(n808_9),
    .I2(n832_30),
    .I3(n832_31) 
);
defparam n832_s21.INIT=16'hFFF8;
  LUT4 n837_s24 (
    .F(n837_30),
    .I0(n837_31),
    .I1(ff_next_vram4[7]),
    .I2(n837_32),
    .I3(n837_33) 
);
defparam n837_s24.INIT=16'hFFF8;
  LUT4 n838_s23 (
    .F(n838_29),
    .I0(n837_31),
    .I1(ff_next_vram4[6]),
    .I2(n838_30),
    .I3(n838_31) 
);
defparam n838_s23.INIT=16'hFFF8;
  LUT4 n839_s23 (
    .F(n839_29),
    .I0(n837_31),
    .I1(ff_next_vram4[5]),
    .I2(n839_30),
    .I3(n839_31) 
);
defparam n839_s23.INIT=16'hFFF8;
  LUT4 n840_s23 (
    .F(n840_29),
    .I0(n837_31),
    .I1(ff_next_vram4[4]),
    .I2(n840_30),
    .I3(n840_31) 
);
defparam n840_s23.INIT=16'hFFF8;
  LUT4 n853_s19 (
    .F(n853_25),
    .I0(ff_next_vram6[7]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n553_30) 
);
defparam n853_s19.INIT=16'hF888;
  LUT4 n854_s19 (
    .F(n854_25),
    .I0(ff_next_vram6[6]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n553_30) 
);
defparam n854_s19.INIT=16'hF888;
  LUT4 n855_s19 (
    .F(n855_25),
    .I0(ff_next_vram6[5]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n553_30) 
);
defparam n855_s19.INIT=16'hF888;
  LUT4 n856_s19 (
    .F(n856_25),
    .I0(ff_next_vram6[4]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n553_30) 
);
defparam n856_s19.INIT=16'hF888;
  LUT3 n857_s22 (
    .F(n857_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n553_30) 
);
defparam n857_s22.INIT=8'hAC;
  LUT3 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n553_30) 
);
defparam n858_s20.INIT=8'hAC;
  LUT3 n859_s20 (
    .F(n859_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n553_30) 
);
defparam n859_s20.INIT=8'hAC;
  LUT3 n860_s20 (
    .F(n860_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n553_30) 
);
defparam n860_s20.INIT=8'hAC;
  LUT4 n1099_s13 (
    .F(n1099_17),
    .I0(n1099_18),
    .I1(n1099_19),
    .I2(n1099_20),
    .I3(ff_phase[2]) 
);
defparam n1099_s13.INIT=16'hF011;
  LUT4 n1100_s12 (
    .F(n1100_16),
    .I0(n853_29),
    .I1(ff_next_vram2[6]),
    .I2(n1100_22),
    .I3(n1100_18) 
);
defparam n1100_s12.INIT=16'h8F00;
  LUT4 n1101_s12 (
    .F(n1101_16),
    .I0(n1101_17),
    .I1(n1101_18),
    .I2(n1101_19),
    .I3(n1101_20) 
);
defparam n1101_s12.INIT=16'hFFF4;
  LUT3 n1102_s12 (
    .F(n1102_16),
    .I0(n1102_17),
    .I1(n1102_18),
    .I2(n1102_19) 
);
defparam n1102_s12.INIT=8'h01;
  LUT4 n1103_s14 (
    .F(n1103_18),
    .I0(n1103_19),
    .I1(n1103_20),
    .I2(n1103_21),
    .I3(ff_phase[2]) 
);
defparam n1103_s14.INIT=16'h0FEE;
  LUT4 n1104_s14 (
    .F(n1104_18),
    .I0(n853_29),
    .I1(n810_9),
    .I2(n1104_19),
    .I3(n1104_20) 
);
defparam n1104_s14.INIT=16'h008F;
  LUT4 n1105_s14 (
    .F(n1105_18),
    .I0(n1105_19),
    .I1(n1105_20),
    .I2(n1105_21),
    .I3(ff_phase[2]) 
);
defparam n1105_s14.INIT=16'h0FEE;
  LUT4 n1106_s14 (
    .F(n1106_18),
    .I0(n1106_19),
    .I1(n1106_20),
    .I2(n1106_21),
    .I3(ff_phase[2]) 
);
defparam n1106_s14.INIT=16'h0FEE;
  LUT3 n1107_s13 (
    .F(n1107_17),
    .I0(n1107_18),
    .I1(n1107_19),
    .I2(ff_phase[2]) 
);
defparam n1107_s13.INIT=8'h35;
  LUT3 n1108_s13 (
    .F(n1108_17),
    .I0(n1108_18),
    .I1(n1108_19),
    .I2(ff_phase[2]) 
);
defparam n1108_s13.INIT=8'h35;
  LUT3 n1109_s13 (
    .F(n1109_17),
    .I0(n1109_18),
    .I1(n1109_19),
    .I2(ff_phase[2]) 
);
defparam n1109_s13.INIT=8'h35;
  LUT3 n1110_s13 (
    .F(n1110_17),
    .I0(n1110_18),
    .I1(n1110_19),
    .I2(ff_phase[2]) 
);
defparam n1110_s13.INIT=8'h35;
  LUT3 n1111_s14 (
    .F(n1111_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1111_19),
    .I2(ff_phase[2]) 
);
defparam n1111_s14.INIT=8'hCA;
  LUT3 n1112_s13 (
    .F(n1112_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1112_18),
    .I2(ff_phase[2]) 
);
defparam n1112_s13.INIT=8'hCA;
  LUT3 n1113_s13 (
    .F(n1113_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1113_18),
    .I2(ff_phase[2]) 
);
defparam n1113_s13.INIT=8'hCA;
  LUT3 n1114_s13 (
    .F(n1114_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1114_18),
    .I2(ff_phase[2]) 
);
defparam n1114_s13.INIT=8'hCA;
  LUT4 n1115_s9 (
    .F(n1115_13),
    .I0(n1115_19),
    .I1(ff_next_vram5[7]),
    .I2(n1115_17),
    .I3(ff_phase[1]) 
);
defparam n1115_s9.INIT=16'h8F88;
  LUT4 n1116_s9 (
    .F(n1116_13),
    .I0(n1115_19),
    .I1(ff_next_vram5[6]),
    .I2(n1116_16),
    .I3(ff_phase[1]) 
);
defparam n1116_s9.INIT=16'h8F88;
  LUT4 n1117_s9 (
    .F(n1117_13),
    .I0(n1115_19),
    .I1(ff_next_vram5[5]),
    .I2(n1117_16),
    .I3(ff_phase[1]) 
);
defparam n1117_s9.INIT=16'h8F88;
  LUT4 n1118_s9 (
    .F(n1118_13),
    .I0(n1115_19),
    .I1(ff_next_vram5[4]),
    .I2(n1118_16),
    .I3(ff_phase[1]) 
);
defparam n1118_s9.INIT=16'h8F88;
  LUT3 n1123_s10 (
    .F(n1123_14),
    .I0(n1123_15),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[1]) 
);
defparam n1123_s10.INIT=8'hC5;
  LUT3 n1124_s10 (
    .F(n1124_14),
    .I0(n1124_15),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[1]) 
);
defparam n1124_s10.INIT=8'hC5;
  LUT3 n1125_s10 (
    .F(n1125_14),
    .I0(n1125_15),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[1]) 
);
defparam n1125_s10.INIT=8'hC5;
  LUT3 n1126_s10 (
    .F(n1126_14),
    .I0(n1126_15),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[1]) 
);
defparam n1126_s10.INIT=8'hC5;
  LUT4 n1131_s10 (
    .F(n1131_14),
    .I0(ff_next_vram7[7]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1131_s10.INIT=16'hF088;
  LUT4 n1132_s10 (
    .F(n1132_14),
    .I0(ff_next_vram7[6]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1132_s10.INIT=16'hF088;
  LUT4 n1133_s10 (
    .F(n1133_14),
    .I0(ff_next_vram7[5]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1133_s10.INIT=16'hF088;
  LUT4 n1134_s10 (
    .F(n1134_14),
    .I0(ff_next_vram7[4]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1134_s10.INIT=16'hF088;
  LUT4 n1472_s21 (
    .F(n1472_29),
    .I0(n1472_38),
    .I1(n1472_34),
    .I2(n1472_36),
    .I3(n1485_11) 
);
defparam n1472_s21.INIT=16'hFAFC;
  LUT4 n1473_s21 (
    .F(n1473_29),
    .I0(n1473_38),
    .I1(n1473_34),
    .I2(n1473_36),
    .I3(n1485_11) 
);
defparam n1473_s21.INIT=16'hFAFC;
  LUT4 n1474_s21 (
    .F(n1474_29),
    .I0(n1474_38),
    .I1(n1474_34),
    .I2(n1474_36),
    .I3(n1485_11) 
);
defparam n1474_s21.INIT=16'hFAFC;
  LUT4 n1475_s21 (
    .F(n1475_29),
    .I0(n1475_38),
    .I1(n1475_34),
    .I2(n1475_36),
    .I3(n1485_11) 
);
defparam n1475_s21.INIT=16'hFAFC;
  LUT4 n1476_s19 (
    .F(n1476_23),
    .I0(n1476_24),
    .I1(n1476_25),
    .I2(n1476_29),
    .I3(n1485_11) 
);
defparam n1476_s19.INIT=16'hEEF0;
  LUT4 n1477_s19 (
    .F(n1477_23),
    .I0(n1477_24),
    .I1(n1477_25),
    .I2(n1477_29),
    .I3(n1485_11) 
);
defparam n1477_s19.INIT=16'hBBF0;
  LUT4 n1478_s19 (
    .F(n1478_23),
    .I0(n1478_24),
    .I1(n1478_25),
    .I2(reg_backdrop_color[1]),
    .I3(n1485_11) 
);
defparam n1478_s19.INIT=16'hBBF0;
  LUT4 n1479_s19 (
    .F(n1479_23),
    .I0(n1479_24),
    .I1(n1479_25),
    .I2(reg_backdrop_color[0]),
    .I3(n1485_11) 
);
defparam n1479_s19.INIT=16'hBBF0;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_7),
    .I2(ff_screen_h_in_active_15),
    .I3(n258_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'hF8FF;
  LUT3 n730_s6 (
    .F(n730_10),
    .I0(n730_11),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n730_12) 
);
defparam n730_s6.INIT=8'h4F;
  LUT3 n731_s6 (
    .F(n731_10),
    .I0(n730_11),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n731_11) 
);
defparam n731_s6.INIT=8'h4F;
  LUT4 n732_s6 (
    .F(n732_10),
    .I0(n730_11),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n732_11),
    .I3(n732_12) 
);
defparam n732_s6.INIT=16'hF4FF;
  LUT4 n733_s6 (
    .F(n733_10),
    .I0(ff_next_vram0_7_9),
    .I1(reg_pattern_name_table_base[13]),
    .I2(n733_11),
    .I3(n733_12) 
);
defparam n733_s6.INIT=16'h80FF;
  LUT4 n734_s6 (
    .F(n734_10),
    .I0(n734_11),
    .I1(n734_12),
    .I2(n734_24),
    .I3(n734_14) 
);
defparam n734_s6.INIT=16'hB0FF;
  LUT3 n735_s6 (
    .F(n735_10),
    .I0(n735_11),
    .I1(n735_12),
    .I2(n735_13) 
);
defparam n735_s6.INIT=8'hEF;
  LUT4 n736_s6 (
    .F(n736_10),
    .I0(n736_21),
    .I1(n736_12),
    .I2(n734_24),
    .I3(n736_13) 
);
defparam n736_s6.INIT=16'hE0FF;
  LUT4 n737_s6 (
    .F(n737_10),
    .I0(n737_11),
    .I1(n734_24),
    .I2(n737_12),
    .I3(n737_13) 
);
defparam n737_s6.INIT=16'h4FFF;
  LUT4 n738_s6 (
    .F(n738_10),
    .I0(n738_11),
    .I1(n734_24),
    .I2(n738_12),
    .I3(n738_13) 
);
defparam n738_s6.INIT=16'h4FFF;
  LUT3 n739_s6 (
    .F(n739_10),
    .I0(n739_11),
    .I1(n739_12),
    .I2(n739_13) 
);
defparam n739_s6.INIT=8'hBF;
  LUT3 n740_s6 (
    .F(n740_10),
    .I0(n740_11),
    .I1(n740_12),
    .I2(n740_13) 
);
defparam n740_s6.INIT=8'hBF;
  LUT4 n741_s6 (
    .F(n741_10),
    .I0(n741_11),
    .I1(ff_next_vram0[2]),
    .I2(n741_12),
    .I3(n741_13) 
);
defparam n741_s6.INIT=16'hF4FF;
  LUT4 n742_s6 (
    .F(n742_10),
    .I0(n741_11),
    .I1(ff_next_vram0[1]),
    .I2(n742_21),
    .I3(n742_12) 
);
defparam n742_s6.INIT=16'hF4FF;
  LUT4 n743_s6 (
    .F(n743_10),
    .I0(n741_11),
    .I1(ff_next_vram0[0]),
    .I2(n743_11),
    .I3(n743_12) 
);
defparam n743_s6.INIT=16'hF4FF;
  LUT4 n744_s6 (
    .F(n744_10),
    .I0(n744_18),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n744_12),
    .I3(n744_13) 
);
defparam n744_s6.INIT=16'hFFF4;
  LUT4 n745_s6 (
    .F(n745_10),
    .I0(n744_18),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n745_11),
    .I3(n745_12) 
);
defparam n745_s6.INIT=16'hFFF4;
  LUT4 n746_s6 (
    .F(n746_10),
    .I0(n744_18),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n746_11),
    .I3(n746_12) 
);
defparam n746_s6.INIT=16'hF4FF;
  LUT4 n553_s22 (
    .F(n553_30),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n553_s22.INIT=16'h1000;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram1_7_9),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram1_7_16),
    .I3(ff_next_vram1_7_18) 
);
defparam ff_next_vram1_7_s3.INIT=16'hD000;
  LUT4 ff_next_vram1_3_s3 (
    .F(ff_next_vram1_3_8),
    .I0(ff_next_vram1_7_9),
    .I1(ff_next_vram1_3_9),
    .I2(ff_next_vram1_7_16),
    .I3(ff_next_vram1_7_18) 
);
defparam ff_next_vram1_3_s3.INIT=16'hD000;
  LUT4 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_8),
    .I0(ff_next_vram3_7_12),
    .I1(ff_next_vram7_3_9),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s3.INIT=16'hF400;
  LUT4 ff_next_vram3_3_s3 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram7_3_8),
    .I1(ff_next_vram7_3_9),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_3_s3.INIT=16'hF400;
  LUT2 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(ff_next_vram4_7_8),
    .I1(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_7_s3.INIT=4'h4;
  LUT4 ff_next_vram5_7_s3 (
    .F(ff_next_vram5_7_8),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram5_7_11) 
);
defparam ff_next_vram5_7_s3.INIT=16'h0D00;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(n853_29),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_8) 
);
defparam ff_next_vram5_3_s3.INIT=8'hD0;
  LUT3 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(w_screen_mode_3_4),
    .I1(n829_35),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_3_s4.INIT=8'h10;
  LUT3 n183_s2 (
    .F(n183_7),
    .I0(n184_10),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n183_s2.INIT=8'h14;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n184_10),
    .I3(ff_pos_x[2]) 
);
defparam n182_s2.INIT=16'h0708;
  LUT4 n181_s2 (
    .F(n181_7),
    .I0(ff_pos_x[0]),
    .I1(n181_8),
    .I2(n184_10),
    .I3(ff_pos_x[3]) 
);
defparam n181_s2.INIT=16'h0708;
  LUT3 n180_s2 (
    .F(n180_7),
    .I0(n184_10),
    .I1(ff_pos_x[4]),
    .I2(n180_10) 
);
defparam n180_s2.INIT=8'h14;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[4]),
    .I1(n180_10),
    .I2(n184_10),
    .I3(ff_pos_x[5]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n1801_s2 (
    .F(n1801_7),
    .I0(n1801_10),
    .I1(n2017_8),
    .I2(ff_pattern0[4]) 
);
defparam n1801_s2.INIT=8'h40;
  LUT3 n1800_s2 (
    .F(n1800_7),
    .I0(n1801_10),
    .I1(n2017_8),
    .I2(ff_pattern0[5]) 
);
defparam n1800_s2.INIT=8'h40;
  LUT3 n1799_s2 (
    .F(n1799_7),
    .I0(n1801_10),
    .I1(n2017_8),
    .I2(ff_pattern0[6]) 
);
defparam n1799_s2.INIT=8'h40;
  LUT3 n1798_s2 (
    .F(n1798_7),
    .I0(n1801_10),
    .I1(n2017_8),
    .I2(ff_pattern0[7]) 
);
defparam n1798_s2.INIT=8'h40;
  LUT3 n547_s1 (
    .F(n547_6),
    .I0(n547_7),
    .I1(n547_8),
    .I2(n547_9) 
);
defparam n547_s1.INIT=8'h40;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9) 
);
defparam n139_s2.INIT=8'h60;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n140_9) 
);
defparam n138_s2.INIT=16'h7800;
  LUT4 n258_s4 (
    .F(n258_9),
    .I0(n258_10),
    .I1(n1267_4),
    .I2(n258_15),
    .I3(n258_12) 
);
defparam n258_s4.INIT=16'h35FF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[0]) 
);
defparam w_screen_mode_3_s0.INIT=16'h1000;
  LUT4 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s1.INIT=16'h0100;
  LUT2 n2017_s2 (
    .F(n2017_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n2017_s2.INIT=4'h8;
  LUT4 n1480_s3 (
    .F(n1480_6),
    .I0(n1480_7),
    .I1(ff_pattern1[7]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1480_s3.INIT=16'h5C00;
  LUT4 n1481_s3 (
    .F(n1481_6),
    .I0(n1481_7),
    .I1(ff_pattern1[6]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1481_s3.INIT=16'h5C00;
  LUT4 n1482_s3 (
    .F(n1482_6),
    .I0(n1482_7),
    .I1(ff_pattern1[5]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1482_s3.INIT=16'h5C00;
  LUT4 n1483_s3 (
    .F(n1483_6),
    .I0(n1483_7),
    .I1(ff_pattern1[4]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1483_s3.INIT=16'h5C00;
  LUT4 n1484_s2 (
    .F(n1484_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1484_8),
    .I3(w_screen_mode[3]) 
);
defparam n1484_s2.INIT=16'h5300;
  LUT4 n1484_s3 (
    .F(n1484_6),
    .I0(n829_35),
    .I1(n1484_9),
    .I2(n1484_12),
    .I3(n1485_11) 
);
defparam n1484_s3.INIT=16'h0D00;
  LUT4 n1484_s4 (
    .F(n1484_7),
    .I0(n1480_10),
    .I1(n1494_6),
    .I2(ff_pattern1[3]),
    .I3(n1492_12) 
);
defparam n1484_s4.INIT=16'h00BF;
  LUT4 n1485_s2 (
    .F(n1485_5),
    .I0(n1485_9),
    .I1(ff_next_vram0[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1485_s2.INIT=16'h0A0C;
  LUT4 n1485_s3 (
    .F(n1485_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1484_8),
    .I3(w_screen_mode[3]) 
);
defparam n1485_s3.INIT=16'hAC00;
  LUT4 n1485_s5 (
    .F(n1485_8),
    .I0(n1480_10),
    .I1(n1494_6),
    .I2(ff_pattern1[2]),
    .I3(n1509_11) 
);
defparam n1485_s5.INIT=16'h00BF;
  LUT4 n1486_s2 (
    .F(n1486_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1484_8),
    .I3(w_screen_mode[3]) 
);
defparam n1486_s2.INIT=16'h3500;
  LUT4 n1486_s3 (
    .F(n1486_6),
    .I0(n829_35),
    .I1(n1486_8),
    .I2(n1486_11),
    .I3(n1485_11) 
);
defparam n1486_s3.INIT=16'h0D00;
  LUT4 n1486_s4 (
    .F(n1486_7),
    .I0(n1480_10),
    .I1(ff_pattern1[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1494_6) 
);
defparam n1486_s4.INIT=16'hBB0F;
  LUT4 n1487_s2 (
    .F(n1487_5),
    .I0(n1487_8),
    .I1(ff_next_vram0[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1487_s2.INIT=16'h0A0C;
  LUT4 n1487_s3 (
    .F(n1487_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1484_8),
    .I3(w_screen_mode[3]) 
);
defparam n1487_s3.INIT=16'hCA00;
  LUT4 n1487_s4 (
    .F(n1487_7),
    .I0(n1480_10),
    .I1(ff_pattern1[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1494_6) 
);
defparam n1487_s4.INIT=16'hBB0F;
  LUT4 n1488_s2 (
    .F(n1488_5),
    .I0(n1488_6),
    .I1(ff_pattern2[7]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1488_s2.INIT=16'h5C00;
  LUT4 n1489_s2 (
    .F(n1489_5),
    .I0(n1489_6),
    .I1(ff_pattern2[6]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1489_s2.INIT=16'h5C00;
  LUT4 n1490_s2 (
    .F(n1490_5),
    .I0(n1490_6),
    .I1(ff_pattern2[5]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1490_s2.INIT=16'h5C00;
  LUT4 n1491_s2 (
    .F(n1491_5),
    .I0(n1491_6),
    .I1(ff_pattern2[4]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1491_s2.INIT=16'h5C00;
  LUT4 n1492_s3 (
    .F(n1492_6),
    .I0(n1492_7),
    .I1(ff_pattern2[3]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1492_s3.INIT=16'hAC00;
  LUT3 n1493_s2 (
    .F(n1493_5),
    .I0(n1493_8),
    .I1(ff_next_vram2[6]),
    .I2(n1493_9) 
);
defparam n1493_s2.INIT=8'h53;
  LUT4 n1493_s3 (
    .F(n1493_6),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram1[2]),
    .I2(n1493_10),
    .I3(n1485_11) 
);
defparam n1493_s3.INIT=16'h0E00;
  LUT4 n1493_s4 (
    .F(n1493_7),
    .I0(n1480_10),
    .I1(n1494_6),
    .I2(ff_pattern2[2]),
    .I3(n1509_11) 
);
defparam n1493_s4.INIT=16'h00BF;
  LUT3 n1494_s2 (
    .F(n1494_5),
    .I0(n1494_7),
    .I1(ff_pattern2[1]),
    .I2(n1480_10) 
);
defparam n1494_s2.INIT=8'hAC;
  LUT2 n1494_s3 (
    .F(n1494_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1494_s3.INIT=4'h8;
  LUT3 n1495_s2 (
    .F(n1495_5),
    .I0(n1495_8),
    .I1(ff_next_vram2[4]),
    .I2(n1493_9) 
);
defparam n1495_s2.INIT=8'h53;
  LUT4 n1495_s3 (
    .F(n1495_6),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram1[0]),
    .I2(n1495_9),
    .I3(n1485_11) 
);
defparam n1495_s3.INIT=16'h0E00;
  LUT4 n1495_s4 (
    .F(n1495_7),
    .I0(n1480_10),
    .I1(ff_pattern2[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1494_6) 
);
defparam n1495_s4.INIT=16'hBB0F;
  LUT4 n1496_s2 (
    .F(n1496_5),
    .I0(n1496_10),
    .I1(ff_pattern3[7]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1496_s2.INIT=16'h5C00;
  LUT4 n1497_s2 (
    .F(n1497_5),
    .I0(n1497_10),
    .I1(ff_pattern3[6]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1497_s2.INIT=16'h5C00;
  LUT4 n1498_s2 (
    .F(n1498_5),
    .I0(n1498_6),
    .I1(ff_pattern3[5]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1498_s2.INIT=16'h5C00;
  LUT4 n1499_s2 (
    .F(n1499_5),
    .I0(n1499_9),
    .I1(ff_pattern3[4]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1499_s2.INIT=16'h5C00;
  LUT4 n1500_s2 (
    .F(n1500_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1500_7),
    .I3(n1485_11) 
);
defparam n1500_s2.INIT=16'hAC00;
  LUT4 n1500_s3 (
    .F(n1500_6),
    .I0(n1480_10),
    .I1(n1494_6),
    .I2(ff_pattern3[3]),
    .I3(n1492_12) 
);
defparam n1500_s3.INIT=16'h00BF;
  LUT4 n1501_s2 (
    .F(n1501_5),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1500_7),
    .I3(n1485_11) 
);
defparam n1501_s2.INIT=16'hAC00;
  LUT4 n1501_s3 (
    .F(n1501_6),
    .I0(n1480_10),
    .I1(n1494_6),
    .I2(ff_pattern3[2]),
    .I3(n1509_11) 
);
defparam n1501_s3.INIT=16'h00BF;
  LUT4 n1502_s2 (
    .F(n1502_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1500_7),
    .I3(n1485_11) 
);
defparam n1502_s2.INIT=16'hCA00;
  LUT4 n1502_s3 (
    .F(n1502_6),
    .I0(n1480_10),
    .I1(ff_pattern3[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1494_6) 
);
defparam n1502_s3.INIT=16'hBB0F;
  LUT4 n1503_s2 (
    .F(n1503_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1500_7),
    .I3(n1485_11) 
);
defparam n1503_s2.INIT=16'hCA00;
  LUT4 n1503_s3 (
    .F(n1503_6),
    .I0(n1480_10),
    .I1(ff_pattern3[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1494_6) 
);
defparam n1503_s3.INIT=16'hBB0F;
  LUT4 n1504_s2 (
    .F(n1504_5),
    .I0(n1504_6),
    .I1(ff_pattern4[7]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1504_s2.INIT=16'h5C00;
  LUT4 n1505_s2 (
    .F(n1505_5),
    .I0(n1505_6),
    .I1(ff_pattern4[6]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1505_s2.INIT=16'h5C00;
  LUT4 n1506_s2 (
    .F(n1506_5),
    .I0(n1506_6),
    .I1(ff_pattern4[5]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1506_s2.INIT=16'h5C00;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(n1507_6),
    .I1(ff_pattern4[4]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1507_s2.INIT=16'h5C00;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(n1508_6),
    .I1(n1508_7),
    .I2(ff_pattern4[3]),
    .I3(n1480_10) 
);
defparam n1508_s2.INIT=16'hEEF0;
  LUT4 n1509_s2 (
    .F(n1509_5),
    .I0(n1509_7),
    .I1(n1509_8),
    .I2(ff_pattern4[2]),
    .I3(n1480_10) 
);
defparam n1509_s2.INIT=16'hEEF0;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_6),
    .I1(n1510_7),
    .I2(ff_pattern4[1]),
    .I3(n1480_10) 
);
defparam n1510_s2.INIT=16'hEEF0;
  LUT4 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_6),
    .I1(n1511_7),
    .I2(ff_pattern4[0]),
    .I3(n1480_10) 
);
defparam n1511_s2.INIT=16'hEEF0;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(n1512_6),
    .I1(ff_pattern5[7]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1512_s2.INIT=16'h5C00;
  LUT4 n1513_s2 (
    .F(n1513_5),
    .I0(n1513_6),
    .I1(ff_pattern5[6]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1513_s2.INIT=16'h5C00;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(n1514_6),
    .I1(ff_pattern5[5]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1514_s2.INIT=16'h5C00;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_6),
    .I1(ff_pattern5[4]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1515_s2.INIT=16'h5C00;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(n1516_7),
    .I2(ff_pattern5[3]),
    .I3(n1480_10) 
);
defparam n1516_s2.INIT=16'hEEF0;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(ff_pattern5[2]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1517_s2.INIT=16'h5C00;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_8),
    .I1(ff_next_vram2[1]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1518_s2.INIT=16'h5C00;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(w_screen_mode[3]),
    .I1(n1518_9),
    .I2(ff_next_vram4[1]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1518_s3.INIT=16'hBB0F;
  LUT4 n1518_s4 (
    .F(n1518_7),
    .I0(n1480_10),
    .I1(ff_pattern5[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1494_6) 
);
defparam n1518_s4.INIT=16'hBB0F;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_8),
    .I1(ff_next_vram2[0]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1519_s2.INIT=16'h5C00;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(w_screen_mode[3]),
    .I1(n1519_9),
    .I2(ff_next_vram4[0]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1519_s3.INIT=16'hBB0F;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(ff_pattern6[7]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1520_s2.INIT=16'h5C00;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_6),
    .I1(ff_pattern6[6]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1521_s2.INIT=16'h5C00;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(n1522_6),
    .I1(ff_pattern6[5]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1522_s2.INIT=16'h5C00;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(n1523_6),
    .I1(ff_pattern6[4]),
    .I2(n1480_10),
    .I3(n1494_6) 
);
defparam n1523_s2.INIT=16'h5C00;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_6),
    .I1(n1524_7),
    .I2(ff_pattern6[3]),
    .I3(n1480_10) 
);
defparam n1524_s2.INIT=16'hEEF0;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(n1525_6),
    .I1(n1525_7),
    .I2(ff_pattern6[2]),
    .I3(n1480_10) 
);
defparam n1525_s2.INIT=16'hBBF0;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(n1526_6),
    .I1(n1526_7),
    .I2(ff_pattern6[1]),
    .I3(n1480_10) 
);
defparam n1526_s2.INIT=16'hEEF0;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(n1527_6),
    .I1(n1527_7),
    .I2(ff_pattern6[0]),
    .I3(n1480_10) 
);
defparam n1527_s2.INIT=16'hEEF0;
  LUT4 n1528_s2 (
    .F(n1528_5),
    .I0(n1472_36),
    .I1(n1528_10),
    .I2(ff_pattern7[7]),
    .I3(n1480_10) 
);
defparam n1528_s2.INIT=16'hEEF0;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(n1473_36),
    .I1(n1529_10),
    .I2(ff_pattern7[6]),
    .I3(n1480_10) 
);
defparam n1529_s2.INIT=16'hEEF0;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1474_36),
    .I1(n1530_10),
    .I2(ff_pattern7[5]),
    .I3(n1480_10) 
);
defparam n1530_s2.INIT=16'hEEF0;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(n1475_36),
    .I1(n1531_10),
    .I2(ff_pattern7[4]),
    .I3(n1480_10) 
);
defparam n1531_s2.INIT=16'hEEF0;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(n1476_24),
    .I1(n1532_6),
    .I2(ff_pattern7[3]),
    .I3(n1480_10) 
);
defparam n1532_s2.INIT=16'hEEF0;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1477_25),
    .I2(ff_pattern7[2]),
    .I3(n1480_10) 
);
defparam n1533_s2.INIT=16'hBBF0;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(n1478_24),
    .I1(n1534_6),
    .I2(ff_pattern7[1]),
    .I3(n1480_10) 
);
defparam n1534_s2.INIT=16'hEEF0;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(n1479_24),
    .I1(n1535_6),
    .I2(ff_pattern7[0]),
    .I3(n1480_10) 
);
defparam n1535_s2.INIT=16'hEEF0;
  LUT3 n1753_s1 (
    .F(n1753_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1753_s1.INIT=8'h80;
  LUT4 n1753_s2 (
    .F(n1753_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask),
    .I3(n1753_6) 
);
defparam n1753_s2.INIT=16'h1000;
  LUT4 n829_s23 (
    .F(n829_31),
    .I0(n829_33),
    .I1(n805_9),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n829_s23.INIT=16'hAC00;
  LUT2 n829_s24 (
    .F(n829_32),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n553_30) 
);
defparam n829_s24.INIT=4'h8;
  LUT4 n830_s22 (
    .F(n830_30),
    .I0(n830_32),
    .I1(n806_9),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n830_s22.INIT=16'hAC00;
  LUT2 n830_s23 (
    .F(n830_31),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(n553_30) 
);
defparam n830_s23.INIT=4'h8;
  LUT4 n831_s22 (
    .F(n831_30),
    .I0(n831_32),
    .I1(n807_9),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n831_s22.INIT=16'hAC00;
  LUT2 n831_s23 (
    .F(n831_31),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n553_30) 
);
defparam n831_s23.INIT=4'h8;
  LUT4 n832_s22 (
    .F(n832_30),
    .I0(n832_32),
    .I1(n808_9),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n832_s22.INIT=16'hAC00;
  LUT2 n832_s23 (
    .F(n832_31),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n553_30) 
);
defparam n832_s23.INIT=4'h8;
  LUT3 n833_s20 (
    .F(n833_24),
    .I0(ff_next_vram1_3_9),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n833_25) 
);
defparam n833_s20.INIT=8'hD0;
  LUT3 n834_s19 (
    .F(n834_23),
    .I0(ff_next_vram1_3_9),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n834_24) 
);
defparam n834_s19.INIT=8'hD0;
  LUT3 n835_s19 (
    .F(n835_23),
    .I0(ff_next_vram1_3_9),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n835_24) 
);
defparam n835_s19.INIT=8'hD0;
  LUT3 n836_s19 (
    .F(n836_23),
    .I0(ff_next_vram1_3_9),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n836_24) 
);
defparam n836_s19.INIT=8'hD0;
  LUT4 n837_s25 (
    .F(n837_31),
    .I0(n837_34),
    .I1(n1493_9),
    .I2(w_screen_mode[3]),
    .I3(n837_35) 
);
defparam n837_s25.INIT=16'h0E00;
  LUT2 n837_s26 (
    .F(n837_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(n553_30) 
);
defparam n837_s26.INIT=4'h8;
  LUT4 n837_s27 (
    .F(n837_33),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n837_s27.INIT=16'hCA00;
  LUT2 n838_s24 (
    .F(n838_30),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(n553_30) 
);
defparam n838_s24.INIT=4'h8;
  LUT4 n838_s25 (
    .F(n838_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n838_s25.INIT=16'hCA00;
  LUT2 n839_s24 (
    .F(n839_30),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(n553_30) 
);
defparam n839_s24.INIT=4'h8;
  LUT4 n839_s25 (
    .F(n839_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n839_s25.INIT=16'hCA00;
  LUT2 n840_s24 (
    .F(n840_30),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(n553_30) 
);
defparam n840_s24.INIT=4'h8;
  LUT4 n840_s25 (
    .F(n840_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n840_s25.INIT=16'hCA00;
  LUT3 n1099_s14 (
    .F(n1099_18),
    .I0(n853_29),
    .I1(n805_9),
    .I2(n1099_21) 
);
defparam n1099_s14.INIT=8'h70;
  LUT3 n1099_s15 (
    .F(n1099_19),
    .I0(n853_29),
    .I1(ff_next_vram2[7]),
    .I2(n1099_22) 
);
defparam n1099_s15.INIT=8'h70;
  LUT3 n1099_s16 (
    .F(n1099_20),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1099_23) 
);
defparam n1099_s16.INIT=8'hAC;
  LUT4 n1100_s14 (
    .F(n1100_18),
    .I0(n853_29),
    .I1(n806_9),
    .I2(n1100_19),
    .I3(n1100_20) 
);
defparam n1100_s14.INIT=16'h008F;
  LUT4 n1101_s13 (
    .F(n1101_17),
    .I0(ff_next_vram2[5]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(n553_30) 
);
defparam n1101_s13.INIT=16'h0777;
  LUT2 n1101_s14 (
    .F(n1101_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam n1101_s14.INIT=4'h1;
  LUT4 n1101_s15 (
    .F(n1101_19),
    .I0(n853_29),
    .I1(n807_9),
    .I2(n1101_21),
    .I3(n1101_22) 
);
defparam n1101_s15.INIT=16'h8F00;
  LUT4 n1101_s16 (
    .F(n1101_20),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1099_23),
    .I3(ff_phase[2]) 
);
defparam n1101_s16.INIT=16'hAC00;
  LUT3 n1102_s13 (
    .F(n1102_17),
    .I0(n853_29),
    .I1(ff_next_vram2[4]),
    .I2(n1102_23) 
);
defparam n1102_s13.INIT=8'h70;
  LUT3 n1102_s14 (
    .F(n1102_18),
    .I0(n853_29),
    .I1(n808_9),
    .I2(n1102_21) 
);
defparam n1102_s14.INIT=8'h70;
  LUT4 n1102_s15 (
    .F(n1102_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1099_23),
    .I3(ff_phase[2]) 
);
defparam n1102_s15.INIT=16'h5300;
  LUT4 n1103_s15 (
    .F(n1103_19),
    .I0(n809_9),
    .I1(n853_29),
    .I2(n1103_22),
    .I3(ff_phase[1]) 
);
defparam n1103_s15.INIT=16'h8F00;
  LUT4 n1103_s16 (
    .F(n1103_20),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]),
    .I3(n553_30) 
);
defparam n1103_s16.INIT=16'h0A0C;
  LUT3 n1103_s17 (
    .F(n1103_21),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1099_23) 
);
defparam n1103_s17.INIT=8'h53;
  LUT3 n1104_s15 (
    .F(n1104_19),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[2]),
    .I2(n1104_25) 
);
defparam n1104_s15.INIT=8'hB0;
  LUT3 n1104_s16 (
    .F(n1104_20),
    .I0(n1104_22),
    .I1(n1104_23),
    .I2(ff_phase[2]) 
);
defparam n1104_s16.INIT=8'hCA;
  LUT4 n1105_s15 (
    .F(n1105_19),
    .I0(n811_9),
    .I1(n853_29),
    .I2(n1105_22),
    .I3(ff_phase[1]) 
);
defparam n1105_s15.INIT=16'h8F00;
  LUT4 n1105_s16 (
    .F(n1105_20),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_phase[1]),
    .I3(n553_30) 
);
defparam n1105_s16.INIT=16'h0A0C;
  LUT3 n1105_s17 (
    .F(n1105_21),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1099_23) 
);
defparam n1105_s17.INIT=8'h53;
  LUT4 n1106_s15 (
    .F(n1106_19),
    .I0(n812_9),
    .I1(n853_29),
    .I2(n1106_22),
    .I3(ff_phase[1]) 
);
defparam n1106_s15.INIT=16'h8F00;
  LUT4 n1106_s16 (
    .F(n1106_20),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(n553_30) 
);
defparam n1106_s16.INIT=16'h0A0C;
  LUT3 n1106_s17 (
    .F(n1106_21),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1099_23) 
);
defparam n1106_s17.INIT=8'h53;
  LUT4 n1107_s14 (
    .F(n1107_18),
    .I0(ff_next_vram3[7]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1107_s14.INIT=16'h0F77;
  LUT3 n1107_s15 (
    .F(n1107_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1107_20) 
);
defparam n1107_s15.INIT=8'h53;
  LUT4 n1108_s14 (
    .F(n1108_18),
    .I0(ff_next_vram3[6]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1108_s14.INIT=16'h0F77;
  LUT3 n1108_s15 (
    .F(n1108_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1107_20) 
);
defparam n1108_s15.INIT=8'h53;
  LUT4 n1109_s14 (
    .F(n1109_18),
    .I0(ff_next_vram3[5]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1109_s14.INIT=16'h0F77;
  LUT3 n1109_s15 (
    .F(n1109_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1107_20) 
);
defparam n1109_s15.INIT=8'h53;
  LUT4 n1110_s14 (
    .F(n1110_18),
    .I0(ff_next_vram3[4]),
    .I1(n853_29),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1110_s14.INIT=16'h0F77;
  LUT3 n1110_s15 (
    .F(n1110_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1107_20) 
);
defparam n1110_s15.INIT=8'h53;
  LUT3 n1111_s15 (
    .F(n1111_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1107_20) 
);
defparam n1111_s15.INIT=8'hAC;
  LUT3 n1112_s14 (
    .F(n1112_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1107_20) 
);
defparam n1112_s14.INIT=8'hAC;
  LUT3 n1113_s14 (
    .F(n1113_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1107_20) 
);
defparam n1113_s14.INIT=8'hAC;
  LUT3 n1114_s14 (
    .F(n1114_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1107_20) 
);
defparam n1114_s14.INIT=8'hAC;
  LUT2 n1119_s11 (
    .F(n1119_15),
    .I0(n553_30),
    .I1(ff_phase[1]) 
);
defparam n1119_s11.INIT=4'h4;
  LUT4 n1123_s11 (
    .F(n1123_15),
    .I0(ff_next_vram1[7]),
    .I1(n853_29),
    .I2(n805_9),
    .I3(ff_phase[0]) 
);
defparam n1123_s11.INIT=16'h0F77;
  LUT4 n1124_s11 (
    .F(n1124_15),
    .I0(ff_next_vram1[6]),
    .I1(n853_29),
    .I2(n806_9),
    .I3(ff_phase[0]) 
);
defparam n1124_s11.INIT=16'h0F77;
  LUT4 n1125_s11 (
    .F(n1125_15),
    .I0(ff_next_vram1[5]),
    .I1(n853_29),
    .I2(n807_9),
    .I3(ff_phase[0]) 
);
defparam n1125_s11.INIT=16'h0F77;
  LUT4 n1126_s11 (
    .F(n1126_15),
    .I0(ff_next_vram1[4]),
    .I1(n853_29),
    .I2(n808_9),
    .I3(ff_phase[0]) 
);
defparam n1126_s11.INIT=16'h0F77;
  LUT4 n1476_s20 (
    .F(n1476_24),
    .I0(n1476_29),
    .I1(ff_next_vram2[3]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1476_s20.INIT=16'hAC00;
  LUT3 n1476_s21 (
    .F(n1476_25),
    .I0(n1476_27),
    .I1(ff_next_vram7[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1476_s21.INIT=8'hAC;
  LUT4 n1477_s20 (
    .F(n1477_24),
    .I0(n1477_27),
    .I1(ff_next_vram7[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1477_s20.INIT=16'h0A0C;
  LUT3 n1477_s21 (
    .F(n1477_25),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[2]),
    .I2(n1473_36) 
);
defparam n1477_s21.INIT=8'h07;
  LUT4 n1478_s20 (
    .F(n1478_24),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1478_s20.INIT=16'hCA00;
  LUT4 n1478_s21 (
    .F(n1478_25),
    .I0(w_screen_mode[3]),
    .I1(n1478_26),
    .I2(ff_next_vram7[1]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1478_s21.INIT=16'hBB0F;
  LUT4 n1479_s20 (
    .F(n1479_24),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1479_s20.INIT=16'hCA00;
  LUT4 n1479_s21 (
    .F(n1479_25),
    .I0(w_screen_mode[3]),
    .I1(n1479_26),
    .I2(ff_next_vram7[0]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1479_s21.INIT=16'hBB0F;
  LUT2 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_8),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3) 
);
defparam ff_next_vram6_7_s4.INIT=4'h4;
  LUT3 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(n258_15),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s5.INIT=8'h80;
  LUT4 n730_s7 (
    .F(n730_11),
    .I0(n837_31),
    .I1(n258_15),
    .I2(n730_19),
    .I3(n730_14) 
);
defparam n730_s7.INIT=16'h4F00;
  LUT4 n730_s8 (
    .F(n730_12),
    .I0(n837_31),
    .I1(n734_24),
    .I2(reg_color_table_base[16]),
    .I3(n730_15) 
);
defparam n730_s8.INIT=16'h7F00;
  LUT4 n731_s7 (
    .F(n731_11),
    .I0(n731_12),
    .I1(ff_next_vram0_7_9),
    .I2(n731_13),
    .I3(n731_14) 
);
defparam n731_s7.INIT=16'h000B;
  LUT4 n732_s7 (
    .F(n732_11),
    .I0(n837_31),
    .I1(reg_color_table_base[14]),
    .I2(n732_17),
    .I3(n734_24) 
);
defparam n732_s7.INIT=16'hF800;
  LUT4 n732_s8 (
    .F(n732_12),
    .I0(n732_14),
    .I1(ff_next_vram0_7_9),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n732_15) 
);
defparam n732_s8.INIT=16'h00BF;
  LUT4 n733_s7 (
    .F(n733_11),
    .I0(reg_screen_mode[2]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n837_35),
    .I3(n853_27) 
);
defparam n733_s7.INIT=16'hCFF4;
  LUT4 n733_s8 (
    .F(n733_12),
    .I0(n730_11),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n733_13),
    .I3(n733_14) 
);
defparam n733_s8.INIT=16'h000B;
  LUT4 n734_s7 (
    .F(n734_11),
    .I0(n734_15),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n734_16),
    .I3(reg_color_table_base[12]) 
);
defparam n734_s7.INIT=16'hF800;
  LUT4 n734_s8 (
    .F(n734_12),
    .I0(reg_color_table_base[13]),
    .I1(ff_next_vram6_7_8),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(w_screen_mode_3_4) 
);
defparam n734_s8.INIT=16'h0777;
  LUT4 n734_s10 (
    .F(n734_14),
    .I0(n734_17),
    .I1(n734_18),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(n734_19) 
);
defparam n734_s10.INIT=16'h1F00;
  LUT4 n735_s7 (
    .F(n735_11),
    .I0(ff_next_vram6_7_8),
    .I1(reg_color_table_base[12]),
    .I2(n735_14),
    .I3(n734_24) 
);
defparam n735_s7.INIT=16'hF800;
  LUT3 n735_s8 (
    .F(n735_12),
    .I0(n735_15),
    .I1(n730_14),
    .I2(reg_pattern_generator_table_base[11]) 
);
defparam n735_s8.INIT=8'hB0;
  LUT4 n735_s9 (
    .F(n735_13),
    .I0(n735_16),
    .I1(ff_next_vram0_7_9),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n735_17) 
);
defparam n735_s9.INIT=16'h00BF;
  LUT3 n736_s8 (
    .F(n736_12),
    .I0(n734_16),
    .I1(ff_next_vram0[7]),
    .I2(n736_14) 
);
defparam n736_s8.INIT=8'h0E;
  LUT3 n736_s9 (
    .F(n736_13),
    .I0(n736_15),
    .I1(ff_next_vram0[7]),
    .I2(n736_16) 
);
defparam n736_s9.INIT=8'h70;
  LUT4 n737_s7 (
    .F(n737_11),
    .I0(n737_14),
    .I1(n737_15),
    .I2(reg_color_table_base[10]),
    .I3(ff_next_vram6_7_8) 
);
defparam n737_s7.INIT=16'h0BBB;
  LUT4 n737_s8 (
    .F(n737_12),
    .I0(n734_17),
    .I1(ff_next_vram4[6]),
    .I2(ff_next_vram0[6]),
    .I3(n736_15) 
);
defparam n737_s8.INIT=16'h0777;
  LUT4 n737_s9 (
    .F(n737_13),
    .I0(n737_16),
    .I1(n737_17),
    .I2(n737_18),
    .I3(n737_19) 
);
defparam n737_s9.INIT=16'h0001;
  LUT4 n738_s7 (
    .F(n738_11),
    .I0(n737_14),
    .I1(n738_14),
    .I2(reg_color_table_base[9]),
    .I3(ff_next_vram6_7_8) 
);
defparam n738_s7.INIT=16'h0BBB;
  LUT4 n738_s8 (
    .F(n738_12),
    .I0(n738_15),
    .I1(n738_23),
    .I2(n738_17),
    .I3(n738_18) 
);
defparam n738_s8.INIT=16'h0B00;
  LUT4 n738_s9 (
    .F(n738_13),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n738_19),
    .I2(ff_next_vram0[5]),
    .I3(n736_15) 
);
defparam n738_s9.INIT=16'h0777;
  LUT4 n739_s7 (
    .F(n739_11),
    .I0(n737_14),
    .I1(n739_14),
    .I2(n739_21),
    .I3(n734_24) 
);
defparam n739_s7.INIT=16'hF400;
  LUT4 n739_s8 (
    .F(n739_12),
    .I0(w_pos_x[7]),
    .I1(n738_19),
    .I2(ff_next_vram0[4]),
    .I3(n736_15) 
);
defparam n739_s8.INIT=16'h0777;
  LUT4 n739_s9 (
    .F(n739_13),
    .I0(n739_16),
    .I1(n738_23),
    .I2(n739_17),
    .I3(n739_18) 
);
defparam n739_s9.INIT=16'h0B00;
  LUT4 n740_s7 (
    .F(n740_11),
    .I0(n737_14),
    .I1(n740_14),
    .I2(n740_23),
    .I3(n734_24) 
);
defparam n740_s7.INIT=16'hF400;
  LUT4 n740_s8 (
    .F(n740_12),
    .I0(n740_16),
    .I1(ff_next_vram0_7_9),
    .I2(n740_17),
    .I3(n740_18) 
);
defparam n740_s8.INIT=16'h0700;
  LUT3 n740_s9 (
    .F(n740_13),
    .I0(n736_15),
    .I1(ff_next_vram0[3]),
    .I2(n740_19) 
);
defparam n740_s9.INIT=8'h07;
  LUT4 n741_s7 (
    .F(n741_11),
    .I0(n741_14),
    .I1(n837_35),
    .I2(n734_24),
    .I3(n736_15) 
);
defparam n741_s7.INIT=16'h007F;
  LUT4 n741_s8 (
    .F(n741_12),
    .I0(n737_14),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n741_15),
    .I3(ff_next_vram0_7_9) 
);
defparam n741_s8.INIT=16'h4F00;
  LUT3 n741_s9 (
    .F(n741_13),
    .I0(n738_19),
    .I1(w_pos_x[5]),
    .I2(n741_20) 
);
defparam n741_s9.INIT=8'h07;
  LUT4 n742_s8 (
    .F(n742_12),
    .I0(n742_13),
    .I1(n742_14),
    .I2(n742_15),
    .I3(n742_16) 
);
defparam n742_s8.INIT=16'h0100;
  LUT4 n743_s7 (
    .F(n743_11),
    .I0(n737_14),
    .I1(w_pos_x[6]),
    .I2(n743_13),
    .I3(ff_next_vram0_7_9) 
);
defparam n743_s7.INIT=16'h4F00;
  LUT3 n743_s8 (
    .F(n743_12),
    .I0(n743_14),
    .I1(n734_24),
    .I2(n743_15) 
);
defparam n743_s8.INIT=8'hB0;
  LUT4 n744_s8 (
    .F(n744_12),
    .I0(n734_16),
    .I1(ff_next_vram0[5]),
    .I2(n744_14),
    .I3(n734_24) 
);
defparam n744_s8.INIT=16'h8F00;
  LUT4 n744_s9 (
    .F(n744_13),
    .I0(n737_14),
    .I1(w_pos_x[5]),
    .I2(n744_15),
    .I3(ff_next_vram0_7_9) 
);
defparam n744_s9.INIT=16'h4F00;
  LUT3 n745_s7 (
    .F(n745_11),
    .I0(n745_13),
    .I1(n745_14),
    .I2(n745_15) 
);
defparam n745_s7.INIT=8'hD0;
  LUT4 n745_s8 (
    .F(n745_12),
    .I0(n734_15),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n745_16),
    .I3(n734_24) 
);
defparam n745_s8.INIT=16'h8F00;
  LUT4 n746_s7 (
    .F(n746_11),
    .I0(n734_15),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n746_13),
    .I3(n734_24) 
);
defparam n746_s7.INIT=16'h8F00;
  LUT3 n746_s8 (
    .F(n746_12),
    .I0(n746_14),
    .I1(n745_15),
    .I2(n746_19) 
);
defparam n746_s8.INIT=8'h0B;
  LUT2 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(ff_phase[1]),
    .I1(ff_next_vram1_3_9) 
);
defparam ff_next_vram7_3_s3.INIT=4'h1;
  LUT4 ff_next_vram7_3_s4 (
    .F(ff_next_vram7_3_9),
    .I0(w_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram7_3_s4.INIT=16'h0C05;
  LUT2 ff_next_vram7_3_s5 (
    .F(ff_next_vram7_3_10),
    .I0(ff_phase[2]),
    .I1(n426_5) 
);
defparam ff_next_vram7_3_s5.INIT=4'h4;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s4.INIT=4'h1;
  LUT2 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(n553_30),
    .I1(ff_next_vram2_7_9) 
);
defparam ff_next_vram1_7_s5.INIT=4'h1;
  LUT4 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_6) 
);
defparam ff_next_vram1_3_s4.INIT=16'h1800;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram2_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(ff_next_vram6_7_8),
    .I1(ff_next_vram1_7_9),
    .I2(ff_phase[2]),
    .I3(n426_5) 
);
defparam ff_next_vram3_7_s5.INIT=16'h8F00;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s4.INIT=16'h0110;
  LUT3 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_10),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6) 
);
defparam ff_next_vram2_3_s5.INIT=8'h07;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n181_s3.INIT=4'h8;
  LUT4 n547_s2 (
    .F(n547_7),
    .I0(w_sprite_mode2_5),
    .I1(w_sprite_mode2_6),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_7_9) 
);
defparam n547_s2.INIT=16'h000B;
  LUT4 n547_s3 (
    .F(n547_8),
    .I0(ff_next_vram6_7_8),
    .I1(n1119_15),
    .I2(ff_next_vram2_3_10),
    .I3(ff_phase[0]) 
);
defparam n547_s3.INIT=16'hF0BB;
  LUT4 n547_s4 (
    .F(n547_9),
    .I0(reg_screen_mode[3]),
    .I1(ff_phase[1]),
    .I2(reg_screen_mode[0]),
    .I3(n547_10) 
);
defparam n547_s4.INIT=16'hBF00;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_pos_x_5_15),
    .I1(n258_15),
    .I2(ff_screen_h_in_active_10) 
);
defparam n140_s4.INIT=8'h0E;
  LUT4 n258_s5 (
    .F(n258_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n7_8) 
);
defparam n258_s5.INIT=16'h4000;
  LUT2 n258_s7 (
    .F(n258_12),
    .I0(ff_state_1_7),
    .I1(n258_13) 
);
defparam n258_s7.INIT=4'h8;
  LUT4 n2017_s3 (
    .F(n2017_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2017_s3.INIT=16'h0100;
  LUT4 n1480_s4 (
    .F(n1480_7),
    .I0(n1484_9),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[7]) 
);
defparam n1480_s4.INIT=16'h7077;
  LUT4 n1481_s4 (
    .F(n1481_7),
    .I0(n1485_9),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[6]) 
);
defparam n1481_s4.INIT=16'h7077;
  LUT4 n1482_s4 (
    .F(n1482_7),
    .I0(n1486_8),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[5]) 
);
defparam n1482_s4.INIT=16'h7077;
  LUT4 n1483_s4 (
    .F(n1483_7),
    .I0(n1487_8),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[4]) 
);
defparam n1483_s4.INIT=16'h7077;
  LUT2 n1484_s5 (
    .F(n1484_8),
    .I0(ff_next_vram1[6]),
    .I1(n1493_9) 
);
defparam n1484_s5.INIT=4'h4;
  LUT3 n1484_s6 (
    .F(n1484_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1484_s6.INIT=8'hCA;
  LUT3 n1485_s6 (
    .F(n1485_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1485_s6.INIT=8'hCA;
  LUT3 n1486_s5 (
    .F(n1486_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1486_s5.INIT=8'hAC;
  LUT3 n1487_s5 (
    .F(n1487_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1487_s5.INIT=8'hAC;
  LUT4 n1488_s3 (
    .F(n1488_6),
    .I0(n1488_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram1[7]) 
);
defparam n1488_s3.INIT=16'h7077;
  LUT4 n1489_s3 (
    .F(n1489_6),
    .I0(n1489_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram1[6]) 
);
defparam n1489_s3.INIT=16'h7077;
  LUT4 n1490_s3 (
    .F(n1490_6),
    .I0(n1490_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram1[5]) 
);
defparam n1490_s3.INIT=16'h7077;
  LUT4 n1491_s3 (
    .F(n1491_6),
    .I0(n1491_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram1[4]) 
);
defparam n1491_s3.INIT=16'h7077;
  LUT3 n1492_s4 (
    .F(n1492_7),
    .I0(n1492_8),
    .I1(n1492_9),
    .I2(w_screen_mode[3]) 
);
defparam n1492_s4.INIT=8'hCA;
  LUT3 n1493_s5 (
    .F(n1493_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1493_s5.INIT=8'hCA;
  LUT4 n1493_s6 (
    .F(n1493_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(ff_next_vram2_3_11),
    .I3(ff_next_vram4_7_8) 
);
defparam n1493_s6.INIT=16'h008F;
  LUT4 n1493_s7 (
    .F(n1493_10),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]),
    .I3(n829_35) 
);
defparam n1493_s7.INIT=16'h3500;
  LUT3 n1494_s4 (
    .F(n1494_7),
    .I0(n1494_8),
    .I1(n1494_9),
    .I2(w_screen_mode[3]) 
);
defparam n1494_s4.INIT=8'hCA;
  LUT3 n1495_s5 (
    .F(n1495_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1495_s5.INIT=8'hAC;
  LUT4 n1495_s6 (
    .F(n1495_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]),
    .I3(n829_35) 
);
defparam n1495_s6.INIT=16'h5300;
  LUT4 n1498_s3 (
    .F(n1498_6),
    .I0(n1518_9),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram2[5]) 
);
defparam n1498_s3.INIT=16'h7077;
  LUT4 n1500_s4 (
    .F(n1500_7),
    .I0(n1500_10),
    .I1(ff_next_vram1[2]),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram6_7_8) 
);
defparam n1500_s4.INIT=16'h0305;
  LUT4 n1504_s3 (
    .F(n1504_6),
    .I0(n1504_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram3[7]) 
);
defparam n1504_s3.INIT=16'h7077;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(n1505_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram3[6]) 
);
defparam n1505_s3.INIT=16'h7077;
  LUT4 n1506_s3 (
    .F(n1506_6),
    .I0(n1506_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram3[5]) 
);
defparam n1506_s3.INIT=16'h7077;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(n1507_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram3[4]) 
);
defparam n1507_s3.INIT=16'h7077;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(n1508_8),
    .I1(ff_next_vram2[7]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1508_s3.INIT=16'hAC00;
  LUT4 n1508_s4 (
    .F(n1508_7),
    .I0(n1508_9),
    .I1(ff_next_vram3[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1508_s4.INIT=16'h0A0C;
  LUT4 n1509_s4 (
    .F(n1509_7),
    .I0(n1509_9),
    .I1(ff_next_vram2[6]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1509_s4.INIT=16'hAC00;
  LUT4 n1509_s5 (
    .F(n1509_8),
    .I0(n1493_8),
    .I1(ff_next_vram3[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1509_s5.INIT=16'h0A0C;
  LUT4 n1510_s3 (
    .F(n1510_6),
    .I0(n1510_8),
    .I1(ff_next_vram2[5]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1510_s3.INIT=16'hAC00;
  LUT4 n1510_s4 (
    .F(n1510_7),
    .I0(n1510_9),
    .I1(ff_next_vram3[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1510_s4.INIT=16'h0A0C;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(n1511_8),
    .I1(ff_next_vram2[4]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1511_s3.INIT=16'hAC00;
  LUT4 n1511_s4 (
    .F(n1511_7),
    .I0(n1495_8),
    .I1(ff_next_vram3[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1511_s4.INIT=16'h0A0C;
  LUT4 n1512_s3 (
    .F(n1512_6),
    .I0(n1512_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[7]) 
);
defparam n1512_s3.INIT=16'h7077;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(n1513_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[6]) 
);
defparam n1513_s3.INIT=16'h7077;
  LUT4 n1514_s3 (
    .F(n1514_6),
    .I0(n1514_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[5]) 
);
defparam n1514_s3.INIT=16'h7077;
  LUT4 n1515_s3 (
    .F(n1515_6),
    .I0(n1515_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[4]) 
);
defparam n1515_s3.INIT=16'h7077;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(n1516_8),
    .I1(ff_next_vram2[3]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1516_s3.INIT=16'h5C00;
  LUT4 n1516_s4 (
    .F(n1516_7),
    .I0(n1496_7),
    .I1(ff_next_vram4[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1516_s4.INIT=16'h0A0C;
  LUT2 n1517_s3 (
    .F(n1517_6),
    .I0(n1517_7),
    .I1(n1517_8) 
);
defparam n1517_s3.INIT=4'h4;
  LUT3 n1518_s5 (
    .F(n1518_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]) 
);
defparam n1518_s5.INIT=8'h53;
  LUT3 n1518_s6 (
    .F(n1518_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1518_s6.INIT=8'hAC;
  LUT3 n1519_s5 (
    .F(n1519_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]) 
);
defparam n1519_s5.INIT=8'h53;
  LUT3 n1519_s6 (
    .F(n1519_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1519_s6.INIT=8'hAC;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(n1520_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[7]) 
);
defparam n1520_s3.INIT=16'h7077;
  LUT4 n1521_s3 (
    .F(n1521_6),
    .I0(n1521_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[6]) 
);
defparam n1521_s3.INIT=16'h7077;
  LUT4 n1522_s3 (
    .F(n1522_6),
    .I0(n1522_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[5]) 
);
defparam n1522_s3.INIT=16'h7077;
  LUT4 n1523_s3 (
    .F(n1523_6),
    .I0(n1523_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[4]) 
);
defparam n1523_s3.INIT=16'h7077;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(n1524_8),
    .I1(ff_next_vram5[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1524_s3.INIT=16'h0A0C;
  LUT4 n1524_s4 (
    .F(n1524_7),
    .I0(n1524_9),
    .I1(ff_next_vram2[3]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1524_s4.INIT=16'h5C00;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(n1525_8),
    .I1(ff_next_vram2[2]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1525_s3.INIT=16'h5C00;
  LUT4 n1525_s4 (
    .F(n1525_7),
    .I0(w_screen_mode[3]),
    .I1(n1525_9),
    .I2(ff_next_vram5[2]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1525_s4.INIT=16'hBB0F;
  LUT4 n1526_s3 (
    .F(n1526_6),
    .I0(n1526_8),
    .I1(ff_next_vram5[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1526_s3.INIT=16'h0A0C;
  LUT4 n1526_s4 (
    .F(n1526_7),
    .I0(n1526_9),
    .I1(ff_next_vram2[1]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1526_s4.INIT=16'h5C00;
  LUT4 n1527_s3 (
    .F(n1527_6),
    .I0(n1527_8),
    .I1(ff_next_vram5[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1527_s3.INIT=16'h0A0C;
  LUT4 n1527_s4 (
    .F(n1527_7),
    .I0(n1527_9),
    .I1(ff_next_vram2[0]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1527_s4.INIT=16'h5C00;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(n1532_7),
    .I1(ff_next_vram6[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1532_s3.INIT=16'h0A0C;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(n1533_7),
    .I1(ff_next_vram6[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1533_s3.INIT=16'h0A0C;
  LUT4 n1534_s3 (
    .F(n1534_6),
    .I0(n1534_7),
    .I1(ff_next_vram6[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1534_s3.INIT=16'h0A0C;
  LUT4 n1535_s3 (
    .F(n1535_6),
    .I0(n1535_7),
    .I1(ff_next_vram6[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1535_s3.INIT=16'h0A0C;
  LUT4 n1753_s3 (
    .F(n1753_6),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1753_s3.INIT=16'h0001;
  LUT3 n829_s25 (
    .F(n829_33),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n829_s25.INIT=8'hAC;
  LUT3 n830_s24 (
    .F(n830_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n830_s24.INIT=8'hCA;
  LUT3 n831_s24 (
    .F(n831_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n831_s24.INIT=8'hCA;
  LUT3 n832_s24 (
    .F(n832_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n832_s24.INIT=8'hCA;
  LUT4 n833_s21 (
    .F(n833_25),
    .I0(n833_26),
    .I1(ff_next_vram6_7_8),
    .I2(w_screen_mode_vram_rdata[3]),
    .I3(n553_30) 
);
defparam n833_s21.INIT=16'h7077;
  LUT4 n834_s20 (
    .F(n834_24),
    .I0(n834_25),
    .I1(ff_next_vram6_7_8),
    .I2(w_screen_mode_vram_rdata[2]),
    .I3(n553_30) 
);
defparam n834_s20.INIT=16'h7077;
  LUT4 n835_s20 (
    .F(n835_24),
    .I0(n835_25),
    .I1(ff_next_vram6_7_8),
    .I2(w_screen_mode_vram_rdata[1]),
    .I3(n553_30) 
);
defparam n835_s20.INIT=16'h7077;
  LUT4 n836_s20 (
    .F(n836_24),
    .I0(n836_25),
    .I1(ff_next_vram6_7_8),
    .I2(w_screen_mode_vram_rdata[0]),
    .I3(n553_30) 
);
defparam n836_s20.INIT=16'h7077;
  LUT4 n837_s28 (
    .F(n837_34),
    .I0(w_sprite_mode2_5),
    .I1(w_sprite_mode2_6),
    .I2(reg_screen_mode[3]),
    .I3(ff_next_vram2_7_9) 
);
defparam n837_s28.INIT=16'h00BF;
  LUT3 n837_s29 (
    .F(n837_35),
    .I0(n2017_6),
    .I1(n553_30),
    .I2(ff_next_vram2_7_9) 
);
defparam n837_s29.INIT=8'h01;
  LUT2 n853_s21 (
    .F(n853_27),
    .I0(n1493_9),
    .I1(n837_34) 
);
defparam n853_s21.INIT=4'h1;
  LUT4 n1099_s17 (
    .F(n1099_21),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[7]),
    .I2(n1496_12),
    .I3(ff_phase[1]) 
);
defparam n1099_s17.INIT=16'h0700;
  LUT3 n1099_s18 (
    .F(n1099_22),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]) 
);
defparam n1099_s18.INIT=8'h07;
  LUT4 n1099_s19 (
    .F(n1099_23),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1099_24) 
);
defparam n1099_s19.INIT=16'h0C0A;
  LUT4 n1100_s15 (
    .F(n1100_19),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[6]),
    .I2(n1497_12),
    .I3(n1101_22) 
);
defparam n1100_s15.INIT=16'h0700;
  LUT4 n1100_s16 (
    .F(n1100_20),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1099_23),
    .I3(ff_phase[2]) 
);
defparam n1100_s16.INIT=16'h5300;
  LUT4 n1101_s17 (
    .F(n1101_21),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[5]),
    .I2(reg_backdrop_color[5]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1101_s17.INIT=16'h0BBB;
  LUT2 n1101_s18 (
    .F(n1101_22),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n1101_s18.INIT=4'h4;
  LUT4 n1102_s17 (
    .F(n1102_21),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[4]),
    .I2(n1499_11),
    .I3(n1101_22) 
);
defparam n1102_s17.INIT=16'h0700;
  LUT4 n1103_s18 (
    .F(n1103_22),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[3]),
    .I2(reg_backdrop_color[3]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1103_s18.INIT=16'h0BBB;
  LUT4 n1104_s18 (
    .F(n1104_22),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_phase[1]),
    .I3(n553_30) 
);
defparam n1104_s18.INIT=16'h0503;
  LUT3 n1104_s19 (
    .F(n1104_23),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1099_23) 
);
defparam n1104_s19.INIT=8'h53;
  LUT4 n1105_s18 (
    .F(n1105_22),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[1]),
    .I2(reg_backdrop_color[1]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1105_s18.INIT=16'h0BBB;
  LUT4 n1106_s18 (
    .F(n1106_22),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[0]),
    .I2(reg_backdrop_color[0]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1106_s18.INIT=16'h0BBB;
  LUT4 n1107_s16 (
    .F(n1107_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1099_24) 
);
defparam n1107_s16.INIT=16'h0C0A;
  LUT4 n1476_s23 (
    .F(n1476_27),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1[0]) 
);
defparam n1476_s23.INIT=16'h0C0A;
  LUT3 n1477_s23 (
    .F(n1477_27),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]) 
);
defparam n1477_s23.INIT=8'hCA;
  LUT3 n1478_s22 (
    .F(n1478_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1478_s22.INIT=8'hAC;
  LUT3 n1479_s22 (
    .F(n1479_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1479_s22.INIT=8'hAC;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]),
    .I3(ff_pos_x_5_11) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT3 n730_s10 (
    .F(n730_14),
    .I0(n734_24),
    .I1(w_screen_mode_3_4),
    .I2(n734_17) 
);
defparam n730_s10.INIT=8'h07;
  LUT4 n730_s11 (
    .F(n730_15),
    .I0(ff_next_vram0_7_9),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n730_16),
    .I3(n738_19) 
);
defparam n730_s11.INIT=16'h0F77;
  LUT4 n731_s8 (
    .F(n731_12),
    .I0(n553_30),
    .I1(n730_16),
    .I2(reg_pattern_name_table_base[15]),
    .I3(ff_next_vram2_3_10) 
);
defparam n731_s8.INIT=16'h0BBB;
  LUT4 n731_s9 (
    .F(n731_13),
    .I0(n837_31),
    .I1(reg_color_table_base[15]),
    .I2(n731_17),
    .I3(n734_24) 
);
defparam n731_s9.INIT=16'hF800;
  LUT3 n731_s10 (
    .F(n731_14),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n738_19) 
);
defparam n731_s10.INIT=8'h80;
  LUT4 n732_s10 (
    .F(n732_14),
    .I0(n496_4),
    .I1(n837_35),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n732_s10.INIT=16'h001F;
  LUT3 n732_s11 (
    .F(n732_15),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n738_19) 
);
defparam n732_s11.INIT=8'h80;
  LUT4 n733_s9 (
    .F(n733_13),
    .I0(n837_31),
    .I1(reg_color_table_base[13]),
    .I2(n733_17),
    .I3(n734_24) 
);
defparam n733_s9.INIT=16'hF800;
  LUT3 n733_s10 (
    .F(n733_14),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n738_19) 
);
defparam n733_s10.INIT=8'h80;
  LUT4 n734_s11 (
    .F(n734_15),
    .I0(w_screen_mode[3]),
    .I1(n1493_9),
    .I2(n837_34),
    .I3(n837_35) 
);
defparam n734_s11.INIT=16'h1400;
  LUT4 n734_s12 (
    .F(n734_16),
    .I0(w_screen_mode[3]),
    .I1(n1493_9),
    .I2(n837_34),
    .I3(n837_35) 
);
defparam n734_s12.INIT=16'h4000;
  LUT4 n734_s13 (
    .F(n734_17),
    .I0(reg_screen_mode[2]),
    .I1(ff_phase[0]),
    .I2(w_screen_mode_3_3),
    .I3(n1101_22) 
);
defparam n734_s13.INIT=16'h1000;
  LUT4 n734_s14 (
    .F(n734_18),
    .I0(n734_15),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n734_20),
    .I3(n730_19) 
);
defparam n734_s14.INIT=16'h8F00;
  LUT3 n734_s15 (
    .F(n734_19),
    .I0(n734_21),
    .I1(ff_next_vram0_7_9),
    .I2(n734_22) 
);
defparam n734_s15.INIT=8'h07;
  LUT4 n735_s10 (
    .F(n735_14),
    .I0(n837_31),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n734_16),
    .I3(reg_color_table_base[11]) 
);
defparam n735_s10.INIT=16'hF800;
  LUT4 n735_s11 (
    .F(n735_15),
    .I0(n837_31),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n734_20),
    .I3(n730_19) 
);
defparam n735_s11.INIT=16'h8F00;
  LUT4 n735_s12 (
    .F(n735_16),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(n735_18) 
);
defparam n735_s12.INIT=16'h004F;
  LUT3 n735_s13 (
    .F(n735_17),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n738_19) 
);
defparam n735_s13.INIT=8'h80;
  LUT3 n736_s10 (
    .F(n736_14),
    .I0(n837_31),
    .I1(reg_color_table_base[10]),
    .I2(w_screen_mode_3_4) 
);
defparam n736_s10.INIT=8'h07;
  LUT3 n736_s11 (
    .F(n736_15),
    .I0(n837_31),
    .I1(n258_15),
    .I2(n730_19) 
);
defparam n736_s11.INIT=8'hB0;
  LUT4 n736_s12 (
    .F(n736_16),
    .I0(n736_17),
    .I1(ff_next_vram0_7_9),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n736_18) 
);
defparam n736_s12.INIT=16'hBF00;
  LUT2 n737_s10 (
    .F(n737_14),
    .I0(w_screen_mode_3_4),
    .I1(n837_31) 
);
defparam n737_s10.INIT=4'h1;
  LUT4 n737_s11 (
    .F(n737_15),
    .I0(w_screen_mode_3_4),
    .I1(n734_16),
    .I2(ff_next_vram0[6]),
    .I3(reg_color_table_base[9]) 
);
defparam n737_s11.INIT=16'hFCA0;
  LUT2 n737_s12 (
    .F(n737_16),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n746_19) 
);
defparam n737_s12.INIT=4'h8;
  LUT4 n737_s13 (
    .F(n737_17),
    .I0(w_pattern_name_t12_pre[8]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1493_9),
    .I3(n737_24) 
);
defparam n737_s13.INIT=16'hAC00;
  LUT4 n737_s14 (
    .F(n737_18),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n853_27),
    .I3(n737_21) 
);
defparam n737_s14.INIT=16'hAC00;
  LUT4 n737_s15 (
    .F(n737_19),
    .I0(n741_14),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n737_22),
    .I3(n738_23) 
);
defparam n737_s15.INIT=16'h8F00;
  LUT4 n738_s10 (
    .F(n738_14),
    .I0(w_screen_mode_3_4),
    .I1(n734_16),
    .I2(ff_next_vram0[5]),
    .I3(reg_color_table_base[8]) 
);
defparam n738_s10.INIT=16'hFCA0;
  LUT4 n738_s11 (
    .F(n738_15),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(n1493_9),
    .I3(n837_34) 
);
defparam n738_s11.INIT=16'h5FF3;
  LUT4 n738_s13 (
    .F(n738_17),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n853_27),
    .I3(n737_21) 
);
defparam n738_s13.INIT=16'hAC00;
  LUT3 n738_s14 (
    .F(n738_18),
    .I0(n738_20),
    .I1(n737_24),
    .I2(n738_21) 
);
defparam n738_s14.INIT=8'h07;
  LUT3 n738_s15 (
    .F(n738_19),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n553_30) 
);
defparam n738_s15.INIT=8'h10;
  LUT4 n739_s10 (
    .F(n739_14),
    .I0(w_screen_mode_3_4),
    .I1(n734_16),
    .I2(ff_next_vram0[4]),
    .I3(reg_color_table_base[7]) 
);
defparam n739_s10.INIT=16'hFCA0;
  LUT4 n739_s12 (
    .F(n739_16),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n1493_9),
    .I3(n837_34) 
);
defparam n739_s12.INIT=16'h3FF5;
  LUT4 n739_s13 (
    .F(n739_17),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n853_27),
    .I3(n737_21) 
);
defparam n739_s13.INIT=16'hAC00;
  LUT4 n739_s14 (
    .F(n739_18),
    .I0(n739_19),
    .I1(n737_24),
    .I2(ff_next_vram4[4]),
    .I3(n734_17) 
);
defparam n739_s14.INIT=16'h0777;
  LUT4 n740_s10 (
    .F(n740_14),
    .I0(w_screen_mode_3_4),
    .I1(n734_16),
    .I2(ff_next_vram0[3]),
    .I3(reg_color_table_base[6]) 
);
defparam n740_s10.INIT=16'hFCA0;
  LUT4 n740_s12 (
    .F(n740_16),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n740_s12.INIT=16'hAC00;
  LUT4 n740_s13 (
    .F(n740_17),
    .I0(w_pos_x[7]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n853_27),
    .I3(n737_21) 
);
defparam n740_s13.INIT=16'hAC00;
  LUT4 n740_s14 (
    .F(n740_18),
    .I0(w_pos_x[6]),
    .I1(n746_19),
    .I2(ff_next_vram4[3]),
    .I3(n734_17) 
);
defparam n740_s14.INIT=16'h0777;
  LUT4 n740_s15 (
    .F(n740_19),
    .I0(n740_20),
    .I1(n740_21),
    .I2(n1493_9),
    .I3(n738_23) 
);
defparam n740_s15.INIT=16'hCA00;
  LUT2 n741_s10 (
    .F(n741_14),
    .I0(n1493_9),
    .I1(n837_34) 
);
defparam n741_s10.INIT=4'h6;
  LUT3 n741_s11 (
    .F(n741_15),
    .I0(ff_next_vram1_3_9),
    .I1(w_pos_x[6]),
    .I2(n741_17) 
);
defparam n741_s11.INIT=8'h70;
  LUT2 n742_s9 (
    .F(n742_13),
    .I0(n742_17),
    .I1(n738_23) 
);
defparam n742_s9.INIT=4'h4;
  LUT4 n742_s10 (
    .F(n742_14),
    .I0(w_pos_x[5]),
    .I1(w_pos_x[7]),
    .I2(n853_27),
    .I3(n737_21) 
);
defparam n742_s10.INIT=16'hAC00;
  LUT4 n742_s11 (
    .F(n742_15),
    .I0(n734_16),
    .I1(ff_next_vram0[7]),
    .I2(n742_23),
    .I3(n734_24) 
);
defparam n742_s11.INIT=16'hF800;
  LUT4 n742_s12 (
    .F(n742_16),
    .I0(n742_19),
    .I1(n737_24),
    .I2(ff_next_vram4[1]),
    .I3(n734_17) 
);
defparam n742_s12.INIT=16'h0777;
  LUT3 n743_s9 (
    .F(n743_13),
    .I0(ff_next_vram1_3_9),
    .I1(w_pos_x[4]),
    .I2(n743_16) 
);
defparam n743_s9.INIT=8'h70;
  LUT4 n743_s10 (
    .F(n743_14),
    .I0(ff_next_vram6_7_8),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(ff_next_vram0[6]),
    .I3(n734_16) 
);
defparam n743_s10.INIT=16'h0777;
  LUT4 n743_s11 (
    .F(n743_15),
    .I0(w_pos_x[3]),
    .I1(n738_19),
    .I2(ff_next_vram4[0]),
    .I3(n734_17) 
);
defparam n743_s11.INIT=16'h0777;
  LUT3 n744_s10 (
    .F(n744_14),
    .I0(n734_15),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n740_16) 
);
defparam n744_s10.INIT=8'h07;
  LUT3 n744_s11 (
    .F(n744_15),
    .I0(ff_next_vram1_3_9),
    .I1(w_pos_x[3]),
    .I2(n744_16) 
);
defparam n744_s11.INIT=8'h70;
  LUT4 n745_s9 (
    .F(n745_13),
    .I0(w_screen_mode[3]),
    .I1(w_pos_x[4]),
    .I2(n745_17),
    .I3(n837_35) 
);
defparam n745_s9.INIT=16'hBB0F;
  LUT4 n745_s10 (
    .F(n745_14),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n745_s10.INIT=16'hAC00;
  LUT3 n745_s11 (
    .F(n745_15),
    .I0(n2017_6),
    .I1(n1836_103),
    .I2(ff_next_vram0_7_9) 
);
defparam n745_s11.INIT=8'h10;
  LUT3 n745_s12 (
    .F(n745_16),
    .I0(n734_16),
    .I1(ff_next_vram0[4]),
    .I2(n745_18) 
);
defparam n745_s12.INIT=8'h70;
  LUT3 n746_s9 (
    .F(n746_13),
    .I0(n734_16),
    .I1(ff_next_vram0[3]),
    .I2(n746_16) 
);
defparam n746_s9.INIT=8'h70;
  LUT4 n746_s10 (
    .F(n746_14),
    .I0(ff_next_vram6_7_8),
    .I1(w_pos_x[3]),
    .I2(n746_17),
    .I3(n837_35) 
);
defparam n746_s10.INIT=16'hBB0F;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_11),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram2_7_s6.INIT=16'h030E;
  LUT3 ff_next_vram2_3_s6 (
    .F(ff_next_vram2_3_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam ff_next_vram2_3_s6.INIT=8'h10;
  LUT4 n547_s5 (
    .F(n547_10),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(n122_2),
    .I3(n1494_6) 
);
defparam n547_s5.INIT=16'h4000;
  LUT4 n258_s8 (
    .F(n258_13),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n258_s8.INIT=16'h0100;
  LUT3 n1488_s4 (
    .F(n1488_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1488_s4.INIT=8'hCA;
  LUT3 n1489_s4 (
    .F(n1489_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1489_s4.INIT=8'hCA;
  LUT3 n1490_s4 (
    .F(n1490_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1490_s4.INIT=8'hAC;
  LUT3 n1491_s4 (
    .F(n1491_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1491_s4.INIT=8'hAC;
  LUT3 n1492_s5 (
    .F(n1492_8),
    .I0(n1492_10),
    .I1(ff_next_vram1[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1492_s5.INIT=8'hAC;
  LUT3 n1492_s6 (
    .F(n1492_9),
    .I0(n1508_9),
    .I1(ff_next_vram2[7]),
    .I2(n1493_9) 
);
defparam n1492_s6.INIT=8'hAC;
  LUT3 n1494_s5 (
    .F(n1494_8),
    .I0(n1494_10),
    .I1(ff_next_vram1[1]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1494_s5.INIT=8'hAC;
  LUT3 n1494_s6 (
    .F(n1494_9),
    .I0(n1510_9),
    .I1(ff_next_vram2[5]),
    .I2(n1493_9) 
);
defparam n1494_s6.INIT=8'hAC;
  LUT3 n1496_s4 (
    .F(n1496_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1496_s4.INIT=8'hCA;
  LUT3 n1497_s4 (
    .F(n1497_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1497_s4.INIT=8'hCA;
  LUT3 n1504_s4 (
    .F(n1504_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1504_s4.INIT=8'hAC;
  LUT3 n1505_s4 (
    .F(n1505_7),
    .I0(ff_next_vram3[2]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram5[7]) 
);
defparam n1505_s4.INIT=8'hCA;
  LUT3 n1506_s4 (
    .F(n1506_7),
    .I0(ff_next_vram3[1]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram5[7]) 
);
defparam n1506_s4.INIT=8'hCA;
  LUT3 n1507_s4 (
    .F(n1507_7),
    .I0(ff_next_vram3[0]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram5[7]) 
);
defparam n1507_s4.INIT=8'hCA;
  LUT3 n1508_s5 (
    .F(n1508_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1508_s5.INIT=8'hAC;
  LUT3 n1508_s6 (
    .F(n1508_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1508_s6.INIT=8'hCA;
  LUT3 n1509_s6 (
    .F(n1509_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1509_s6.INIT=8'hAC;
  LUT3 n1510_s5 (
    .F(n1510_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1510_s5.INIT=8'hAC;
  LUT3 n1510_s6 (
    .F(n1510_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1510_s6.INIT=8'hAC;
  LUT3 n1511_s5 (
    .F(n1511_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1511_s5.INIT=8'hAC;
  LUT3 n1512_s4 (
    .F(n1512_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1512_s4.INIT=8'hAC;
  LUT3 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1513_s4.INIT=8'hAC;
  LUT3 n1514_s4 (
    .F(n1514_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1514_s4.INIT=8'hAC;
  LUT3 n1515_s4 (
    .F(n1515_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1515_s4.INIT=8'hAC;
  LUT3 n1516_s5 (
    .F(n1516_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]) 
);
defparam n1516_s5.INIT=8'h53;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(n1517_9),
    .I1(ff_next_vram2[2]),
    .I2(n1493_9),
    .I3(w_screen_mode[3]) 
);
defparam n1517_s4.INIT=16'h5C00;
  LUT4 n1517_s5 (
    .F(n1517_8),
    .I0(w_screen_mode[3]),
    .I1(n1497_7),
    .I2(ff_next_vram4[2]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1517_s5.INIT=16'hBB0F;
  LUT3 n1520_s4 (
    .F(n1520_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1520_s4.INIT=8'hAC;
  LUT3 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1521_s4.INIT=8'hAC;
  LUT3 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1522_s4.INIT=8'hAC;
  LUT3 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1523_s4.INIT=8'hAC;
  LUT3 n1524_s5 (
    .F(n1524_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1524_s5.INIT=8'hCA;
  LUT3 n1524_s6 (
    .F(n1524_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]) 
);
defparam n1524_s6.INIT=8'h53;
  LUT3 n1525_s5 (
    .F(n1525_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]) 
);
defparam n1525_s5.INIT=8'h53;
  LUT3 n1525_s6 (
    .F(n1525_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1525_s6.INIT=8'hCA;
  LUT3 n1526_s5 (
    .F(n1526_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1526_s5.INIT=8'hAC;
  LUT3 n1526_s6 (
    .F(n1526_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1526_s6.INIT=8'h53;
  LUT3 n1527_s5 (
    .F(n1527_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1527_s5.INIT=8'hAC;
  LUT3 n1527_s6 (
    .F(n1527_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]) 
);
defparam n1527_s6.INIT=8'h53;
  LUT3 n1532_s4 (
    .F(n1532_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]) 
);
defparam n1532_s4.INIT=8'hCA;
  LUT3 n1533_s4 (
    .F(n1533_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1533_s4.INIT=8'hCA;
  LUT3 n1534_s4 (
    .F(n1534_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1534_s4.INIT=8'hAC;
  LUT3 n1535_s4 (
    .F(n1535_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1535_s4.INIT=8'hAC;
  LUT3 n833_s22 (
    .F(n833_26),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n833_s22.INIT=8'h35;
  LUT3 n834_s21 (
    .F(n834_25),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n834_s21.INIT=8'h35;
  LUT3 n835_s21 (
    .F(n835_25),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n835_s21.INIT=8'h35;
  LUT3 n836_s21 (
    .F(n836_25),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n836_s21.INIT=8'h35;
  LUT2 n1099_s20 (
    .F(n1099_24),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1099_s20.INIT=4'h1;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=8'h80;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT3 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_13),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s8.INIT=8'h01;
  LUT4 n730_s12 (
    .F(n730_16),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n730_17),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n730_s12.INIT=16'h0B00;
  LUT3 n734_s16 (
    .F(n734_20),
    .I0(n1493_9),
    .I1(n837_34),
    .I2(n837_35) 
);
defparam n734_s16.INIT=8'h7E;
  LUT4 n734_s17 (
    .F(n734_21),
    .I0(ff_next_vram1_3_9),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n553_30),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n734_s17.INIT=16'h0D00;
  LUT3 n734_s18 (
    .F(n734_22),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n738_19) 
);
defparam n734_s18.INIT=8'h80;
  LUT3 n735_s14 (
    .F(n735_18),
    .I0(w_screen_mode_3_3),
    .I1(n553_30),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n735_s14.INIT=8'h10;
  LUT4 n736_s13 (
    .F(n736_17),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_3_10),
    .I3(n736_19) 
);
defparam n736_s13.INIT=16'h004F;
  LUT4 n736_s14 (
    .F(n736_18),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n738_19),
    .I2(ff_next_vram4[7]),
    .I3(n734_17) 
);
defparam n736_s14.INIT=16'h0777;
  LUT3 n737_s17 (
    .F(n737_21),
    .I0(w_screen_mode[3]),
    .I1(n837_35),
    .I2(ff_next_vram0_7_9) 
);
defparam n737_s17.INIT=8'h40;
  LUT4 n737_s18 (
    .F(n737_22),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(n1493_9),
    .I3(n837_34) 
);
defparam n737_s18.INIT=16'h5FF3;
  LUT3 n738_s16 (
    .F(n738_20),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n1493_9) 
);
defparam n738_s16.INIT=8'hAC;
  LUT4 n738_s17 (
    .F(n738_21),
    .I0(ff_phase[0]),
    .I1(ff_next_vram4[5]),
    .I2(ff_next_vram6_7_8),
    .I3(n1101_22) 
);
defparam n738_s17.INIT=16'h4000;
  LUT3 n739_s15 (
    .F(n739_19),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n1493_9) 
);
defparam n739_s15.INIT=8'hAC;
  LUT3 n740_s16 (
    .F(n740_20),
    .I0(w_pos_x[6]),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(n837_34) 
);
defparam n740_s16.INIT=8'hAC;
  LUT3 n740_s17 (
    .F(n740_21),
    .I0(w_pos_x[6]),
    .I1(w_pos_x[7]),
    .I2(n837_34) 
);
defparam n740_s17.INIT=8'hCA;
  LUT4 n741_s13 (
    .F(n741_17),
    .I0(ff_next_vram6_7_8),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(ff_next_vram2_7_9) 
);
defparam n741_s13.INIT=16'h0777;
  LUT4 n741_s14 (
    .F(n741_18),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(ff_next_vram4[2]),
    .I3(ff_phase[0]) 
);
defparam n741_s14.INIT=16'h770F;
  LUT4 n742_s13 (
    .F(n742_17),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(w_pos_x[5]),
    .I2(n1493_9),
    .I3(n837_34) 
);
defparam n742_s13.INIT=16'h3FF5;
  LUT3 n742_s15 (
    .F(n742_19),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(w_pos_x[7]),
    .I2(n1493_9) 
);
defparam n742_s15.INIT=8'hAC;
  LUT4 n743_s12 (
    .F(n743_16),
    .I0(ff_next_vram6_7_8),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram2_7_9) 
);
defparam n743_s12.INIT=16'h0777;
  LUT4 n744_s12 (
    .F(n744_16),
    .I0(ff_pos_x[2]),
    .I1(ff_next_vram2_7_9),
    .I2(ff_pos_x[1]),
    .I3(ff_next_vram6_7_8) 
);
defparam n744_s12.INIT=16'h0777;
  LUT2 n745_s13 (
    .F(n745_17),
    .I0(n1493_9),
    .I1(ff_pos_x[1]) 
);
defparam n745_s13.INIT=4'h4;
  LUT4 n745_s14 (
    .F(n745_18),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(ff_next_vram6_7_8),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_screen_mode_3_4) 
);
defparam n745_s14.INIT=16'h0777;
  LUT4 n746_s12 (
    .F(n746_16),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(ff_next_vram6_7_8),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(w_screen_mode_3_4) 
);
defparam n746_s12.INIT=16'h0777;
  LUT2 n746_s13 (
    .F(n746_17),
    .I0(n1493_9),
    .I1(ff_pos_x[0]) 
);
defparam n746_s13.INIT=4'h4;
  LUT3 n1492_s7 (
    .F(n1492_10),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1492_s7.INIT=8'hCA;
  LUT3 n1494_s7 (
    .F(n1494_10),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1494_s7.INIT=8'hAC;
  LUT3 n1517_s6 (
    .F(n1517_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]) 
);
defparam n1517_s6.INIT=8'h53;
  LUT3 n730_s13 (
    .F(n730_17),
    .I0(ff_blink_base[0]),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n730_s13.INIT=8'h70;
  LUT3 n736_s15 (
    .F(n736_19),
    .I0(w_screen_mode_3_3),
    .I1(n553_30),
    .I2(w_pixel_pos_y_Z[3]) 
);
defparam n736_s15.INIT=8'h10;
  LUT3 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_12),
    .I0(ff_phase[1]),
    .I1(n553_30),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram3_7_s6.INIT=8'h54;
  LUT4 ff_next_vram2_3_s7 (
    .F(ff_next_vram2_3_13),
    .I0(n1101_18),
    .I1(ff_next_vram2_3_10),
    .I2(ff_next_vram2_7_11),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_3_s7.INIT=16'h0700;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_13),
    .I0(n1101_18),
    .I1(ff_next_vram2_7_9),
    .I2(ff_next_vram2_7_11),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_7_s7.INIT=16'h0700;
  LUT4 ff_next_vram7_3_s6 (
    .F(ff_next_vram7_3_12),
    .I0(ff_phase[1]),
    .I1(ff_next_vram1_3_9),
    .I2(ff_next_vram7_3_9),
    .I3(ff_next_vram7_3_10) 
);
defparam ff_next_vram7_3_s6.INIT=16'hE000;
  LUT4 n184_s4 (
    .F(n184_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(ff_pos_x_5_13) 
);
defparam n184_s4.INIT=16'h8000;
  LUT4 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_15),
    .I0(n1480_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(ff_pos_x_5_13) 
);
defparam ff_pos_x_5_s9.INIT=16'h1555;
  LUT4 n180_s4 (
    .F(n180_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n180_s4.INIT=16'h8000;
  LUT4 n1115_s12 (
    .F(n1115_17),
    .I0(ff_next_vram6_7_8),
    .I1(n805_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n553_30) 
);
defparam n1115_s12.INIT=16'h0777;
  LUT4 n1116_s11 (
    .F(n1116_16),
    .I0(ff_next_vram6_7_8),
    .I1(n806_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n553_30) 
);
defparam n1116_s11.INIT=16'h0777;
  LUT4 n1117_s11 (
    .F(n1117_16),
    .I0(ff_next_vram6_7_8),
    .I1(n807_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n553_30) 
);
defparam n1117_s11.INIT=16'h0777;
  LUT4 n1118_s11 (
    .F(n1118_16),
    .I0(ff_next_vram6_7_8),
    .I1(n808_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n553_30) 
);
defparam n1118_s11.INIT=16'h0777;
  LUT3 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_11),
    .I0(ff_next_vram3_7_12),
    .I1(ff_phase[2]),
    .I2(n426_5) 
);
defparam ff_next_vram5_7_s5.INIT=8'h10;
  LUT3 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram0_7_s4.INIT=8'h01;
  LUT4 n1801_s4 (
    .F(n1801_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1801_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT3 n1480_s6 (
    .F(n1480_10),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n1480_s6.INIT=8'h20;
  LUT4 n1130_s12 (
    .F(n1130_17),
    .I0(n812_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1130_s12.INIT=16'hCACC;
  LUT4 n1129_s12 (
    .F(n1129_17),
    .I0(n811_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1129_s12.INIT=16'hCACC;
  LUT4 n1128_s12 (
    .F(n1128_17),
    .I0(n810_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1128_s12.INIT=16'hCACC;
  LUT4 n1127_s15 (
    .F(n1127_20),
    .I0(n809_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1127_s15.INIT=16'hCACC;
  LUT4 ff_next_vram1_7_s9 (
    .F(ff_next_vram1_7_16),
    .I0(ff_phase[0]),
    .I1(ff_next_vram4_7_8),
    .I2(n837_31),
    .I3(w_screen_mode[3]) 
);
defparam ff_next_vram1_7_s9.INIT=16'h02FD;
  LUT4 n836_s22 (
    .F(n836_27),
    .I0(ff_next_vram4_7_8),
    .I1(n837_31),
    .I2(n812_9),
    .I3(n836_23) 
);
defparam n836_s22.INIT=16'hF100;
  LUT4 n835_s22 (
    .F(n835_27),
    .I0(ff_next_vram4_7_8),
    .I1(n837_31),
    .I2(n811_9),
    .I3(n835_23) 
);
defparam n835_s22.INIT=16'hF100;
  LUT4 n834_s22 (
    .F(n834_27),
    .I0(ff_next_vram4_7_8),
    .I1(n837_31),
    .I2(n810_9),
    .I3(n834_23) 
);
defparam n834_s22.INIT=16'hF100;
  LUT4 n833_s23 (
    .F(n833_28),
    .I0(ff_next_vram4_7_8),
    .I1(n837_31),
    .I2(n809_9),
    .I3(n833_24) 
);
defparam n833_s23.INIT=16'hF100;
  LUT3 n730_s14 (
    .F(n730_19),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n730_s14.INIT=8'h02;
  LUT4 n1102_s18 (
    .F(n1102_23),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1102_s18.INIT=16'h0007;
  LUT4 n1100_s17 (
    .F(n1100_22),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1100_s17.INIT=16'h0007;
  LUT4 ff_next_vram1_7_s10 (
    .F(ff_next_vram1_7_18),
    .I0(n553_30),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n426_5) 
);
defparam ff_next_vram1_7_s10.INIT=16'h0B00;
  LUT4 n1115_s13 (
    .F(n1115_19),
    .I0(n853_29),
    .I1(ff_next_vram6_7_8),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1115_s13.INIT=16'hA3AA;
  LUT4 n1122_s11 (
    .F(n1122_16),
    .I0(n1122_18),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1122_s11.INIT=16'hCACC;
  LUT4 n1121_s11 (
    .F(n1121_16),
    .I0(n1121_18),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1121_s11.INIT=16'hCACC;
  LUT4 n1120_s11 (
    .F(n1120_16),
    .I0(n1120_18),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1120_s11.INIT=16'hCACC;
  LUT4 n1119_s12 (
    .F(n1119_17),
    .I0(n1119_19),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1119_s12.INIT=16'hCACC;
  LUT3 n853_s22 (
    .F(n853_29),
    .I0(n1493_9),
    .I1(n837_34),
    .I2(n837_35) 
);
defparam n853_s22.INIT=8'hE0;
  LUT4 n741_s15 (
    .F(n741_20),
    .I0(n741_18),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram6_7_8) 
);
defparam n741_s15.INIT=16'h1000;
  LUT4 n1104_s20 (
    .F(n1104_25),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[2]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1104_s20.INIT=16'h0700;
  LUT3 n734_s19 (
    .F(n734_24),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n734_s19.INIT=8'h20;
  LUT4 n738_s18 (
    .F(n738_23),
    .I0(n2017_6),
    .I1(n553_30),
    .I2(ff_next_vram2_7_9),
    .I3(ff_next_vram0_7_9) 
);
defparam n738_s18.INIT=16'hFE00;
  LUT4 n746_s14 (
    .F(n746_19),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n553_30) 
);
defparam n746_s14.INIT=16'h0200;
  LUT4 n742_s16 (
    .F(n742_21),
    .I0(w_pos_x[4]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n553_30) 
);
defparam n742_s16.INIT=16'h0200;
  LUT3 n1477_s24 (
    .F(n1477_29),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6),
    .I2(reg_backdrop_color[2]) 
);
defparam n1477_s24.INIT=8'hB0;
  LUT3 n1476_s24 (
    .F(n1476_29),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6),
    .I2(reg_backdrop_color[3]) 
);
defparam n1476_s24.INIT=8'hB0;
  LUT4 n1509_s7 (
    .F(n1509_11),
    .I0(n1494_6),
    .I1(reg_screen_mode[2]),
    .I2(n2017_6),
    .I3(reg_backdrop_color[2]) 
);
defparam n1509_s7.INIT=16'h4500;
  LUT4 n1492_s8 (
    .F(n1492_12),
    .I0(n1494_6),
    .I1(reg_screen_mode[2]),
    .I2(n2017_6),
    .I3(reg_backdrop_color[3]) 
);
defparam n1492_s8.INIT=16'h4500;
  LUT3 n1475_s25 (
    .F(n1475_34),
    .I0(reg_backdrop_color[4]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n1475_s25.INIT=8'h80;
  LUT3 n1474_s25 (
    .F(n1474_34),
    .I0(reg_backdrop_color[5]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n1474_s25.INIT=8'h80;
  LUT3 n1473_s25 (
    .F(n1473_34),
    .I0(reg_backdrop_color[6]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n1473_s25.INIT=8'h80;
  LUT3 n1472_s25 (
    .F(n1472_34),
    .I0(reg_backdrop_color[7]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n1472_s25.INIT=8'h80;
  LUT4 n1519_s7 (
    .F(n1519_11),
    .I0(ff_pattern5[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1519_s7.INIT=16'hACCC;
  LUT3 n1485_s7 (
    .F(n1485_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1480_10) 
);
defparam n1485_s7.INIT=8'h80;
  LUT4 n1483_s5 (
    .F(n1483_9),
    .I0(n1475_34),
    .I1(n1475_36),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1483_s5.INIT=16'h0EEE;
  LUT4 n1482_s5 (
    .F(n1482_9),
    .I0(n1474_34),
    .I1(n1474_36),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1482_s5.INIT=16'h0EEE;
  LUT4 n1481_s5 (
    .F(n1481_9),
    .I0(n1473_34),
    .I1(n1473_36),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1481_s5.INIT=16'h0EEE;
  LUT4 n1480_s7 (
    .F(n1480_12),
    .I0(n1472_34),
    .I1(n1472_36),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1480_s7.INIT=16'h0EEE;
  LUT4 n1535_s5 (
    .F(n1535_9),
    .I0(n1535_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1535_s5.INIT=16'hACCC;
  LUT4 n1534_s5 (
    .F(n1534_9),
    .I0(n1534_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1534_s5.INIT=16'hACCC;
  LUT4 n1533_s5 (
    .F(n1533_9),
    .I0(n1533_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_11) 
);
defparam n1533_s5.INIT=16'hFF80;
  LUT4 n1532_s5 (
    .F(n1532_9),
    .I0(n1532_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1492_12) 
);
defparam n1532_s5.INIT=16'hFF80;
  LUT4 n1531_s4 (
    .F(n1531_8),
    .I0(n1531_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_9) 
);
defparam n1531_s4.INIT=16'hFF80;
  LUT4 n1530_s4 (
    .F(n1530_8),
    .I0(n1530_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1482_9) 
);
defparam n1530_s4.INIT=16'hFF80;
  LUT4 n1529_s4 (
    .F(n1529_8),
    .I0(n1529_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_9) 
);
defparam n1529_s4.INIT=16'hFF80;
  LUT4 n1528_s4 (
    .F(n1528_8),
    .I0(n1528_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_12) 
);
defparam n1528_s4.INIT=16'hFF80;
  LUT4 n1527_s7 (
    .F(n1527_11),
    .I0(n1527_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1527_s7.INIT=16'hACCC;
  LUT4 n1526_s7 (
    .F(n1526_11),
    .I0(n1526_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1526_s7.INIT=16'hACCC;
  LUT4 n1525_s7 (
    .F(n1525_11),
    .I0(n1525_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_11) 
);
defparam n1525_s7.INIT=16'hFF80;
  LUT4 n1524_s7 (
    .F(n1524_11),
    .I0(n1524_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1492_12) 
);
defparam n1524_s7.INIT=16'hFF80;
  LUT4 n1516_s6 (
    .F(n1516_10),
    .I0(n1516_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1492_12) 
);
defparam n1516_s6.INIT=16'hFF80;
  LUT4 n1511_s6 (
    .F(n1511_10),
    .I0(n1511_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1511_s6.INIT=16'hACCC;
  LUT4 n1510_s7 (
    .F(n1510_11),
    .I0(n1510_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1510_s7.INIT=16'hACCC;
  LUT4 n1509_s8 (
    .F(n1509_13),
    .I0(n1509_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_11) 
);
defparam n1509_s8.INIT=16'hFF80;
  LUT4 n1508_s7 (
    .F(n1508_11),
    .I0(n1508_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1492_12) 
);
defparam n1508_s7.INIT=16'hFF80;
  LUT4 n1494_s8 (
    .F(n1494_12),
    .I0(n1494_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1494_s8.INIT=16'hACCC;
  LUT3 n742_s17 (
    .F(n742_23),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n742_s17.INIT=8'h20;
  LUT3 n733_s12 (
    .F(n733_17),
    .I0(reg_color_table_base[14]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n733_s12.INIT=8'h20;
  LUT3 n731_s12 (
    .F(n731_17),
    .I0(reg_color_table_base[16]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n731_s12.INIT=8'h20;
  LUT4 n740_s18 (
    .F(n740_23),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(reg_color_table_base[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n740_s18.INIT=16'h0800;
  LUT4 n739_s16 (
    .F(n739_21),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(reg_color_table_base[8]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n739_s16.INIT=16'h0800;
  LUT3 n732_s12 (
    .F(n732_17),
    .I0(reg_color_table_base[15]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n732_s12.INIT=8'h20;
  LUT4 n1499_s5 (
    .F(n1499_9),
    .I0(n1519_9),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3),
    .I3(n1499_11) 
);
defparam n1499_s5.INIT=16'h00DF;
  LUT4 n1497_s6 (
    .F(n1497_10),
    .I0(n1497_7),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3),
    .I3(n1497_12) 
);
defparam n1497_s6.INIT=16'h00DF;
  LUT4 n1496_s6 (
    .F(n1496_10),
    .I0(n1496_7),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3),
    .I3(n1496_12) 
);
defparam n1496_s6.INIT=16'h00DF;
  LUT3 n258_s9 (
    .F(n258_15),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram2_7_9) 
);
defparam n258_s9.INIT=8'h0B;
  LUT3 n736_s16 (
    .F(n736_21),
    .I0(reg_color_table_base[11]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n736_s16.INIT=8'h20;
  LUT3 n1475_s26 (
    .F(n1475_36),
    .I0(reg_backdrop_color[0]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1475_s26.INIT=8'h20;
  LUT3 n1474_s26 (
    .F(n1474_36),
    .I0(reg_backdrop_color[1]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1474_s26.INIT=8'h20;
  LUT3 n1473_s26 (
    .F(n1473_36),
    .I0(reg_backdrop_color[2]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1473_s26.INIT=8'h20;
  LUT3 n1472_s26 (
    .F(n1472_36),
    .I0(reg_backdrop_color[3]),
    .I1(reg_screen_mode[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1472_s26.INIT=8'h20;
  LUT4 n1122_s12 (
    .F(n1122_18),
    .I0(ff_next_vram5[0]),
    .I1(n812_9),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1122_s12.INIT=16'hACAA;
  LUT4 n1121_s12 (
    .F(n1121_18),
    .I0(ff_next_vram5[1]),
    .I1(n811_9),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1121_s12.INIT=16'hACAA;
  LUT4 n1120_s12 (
    .F(n1120_18),
    .I0(n810_9),
    .I1(ff_next_vram5[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1120_s12.INIT=16'hCACC;
  LUT4 n1119_s13 (
    .F(n1119_19),
    .I0(n809_9),
    .I1(ff_next_vram5[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1119_s13.INIT=16'hCACC;
  LUT3 n2017_s4 (
    .F(n2017_8),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(n2017_6) 
);
defparam n2017_s4.INIT=8'h0B;
  LUT3 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_10),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s5.INIT=8'hB0;
  LUT4 n737_s19 (
    .F(n737_24),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0_7_9) 
);
defparam n737_s19.INIT=16'hF400;
  LUT4 n829_s26 (
    .F(n829_35),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram2_3_10) 
);
defparam n829_s26.INIT=16'h0B00;
  LUT4 n1500_s6 (
    .F(n1500_10),
    .I0(ff_next_vram1[5]),
    .I1(ff_next_vram2_3_11),
    .I2(reg_screen_mode[3]),
    .I3(n2017_6) 
);
defparam n1500_s6.INIT=16'h002A;
  LUT4 n1499_s6 (
    .F(n1499_11),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6),
    .I3(ff_next_vram2[4]) 
);
defparam n1499_s6.INIT=16'hF800;
  LUT4 n1497_s7 (
    .F(n1497_12),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6),
    .I3(ff_next_vram2[6]) 
);
defparam n1497_s7.INIT=16'hF800;
  LUT4 n1496_s7 (
    .F(n1496_12),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6),
    .I3(ff_next_vram2[7]) 
);
defparam n1496_s7.INIT=16'hF800;
  LUT4 n1531_s5 (
    .F(n1531_10),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6),
    .I3(ff_next_vram6[4]) 
);
defparam n1531_s5.INIT=16'hF800;
  LUT4 n1530_s5 (
    .F(n1530_10),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6),
    .I3(ff_next_vram6[5]) 
);
defparam n1530_s5.INIT=16'hF800;
  LUT4 n1529_s5 (
    .F(n1529_10),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6),
    .I3(ff_next_vram6[6]) 
);
defparam n1529_s5.INIT=16'hF800;
  LUT4 n1528_s5 (
    .F(n1528_10),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6),
    .I3(ff_next_vram6[7]) 
);
defparam n1528_s5.INIT=16'hF800;
  LUT4 n1486_s7 (
    .F(n1486_11),
    .I0(ff_next_vram0[1]),
    .I1(ff_next_vram2_3_11),
    .I2(reg_screen_mode[3]),
    .I3(n2017_6) 
);
defparam n1486_s7.INIT=16'h5540;
  LUT4 n1484_s8 (
    .F(n1484_12),
    .I0(ff_next_vram0[3]),
    .I1(ff_next_vram2_3_11),
    .I2(reg_screen_mode[3]),
    .I3(n2017_6) 
);
defparam n1484_s8.INIT=16'h5540;
  LUT4 n1475_s27 (
    .F(n1475_38),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6),
    .I3(ff_next_vram7[4]) 
);
defparam n1475_s27.INIT=16'hF800;
  LUT4 n1474_s27 (
    .F(n1474_38),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6),
    .I3(ff_next_vram7[5]) 
);
defparam n1474_s27.INIT=16'hF800;
  LUT4 n1473_s27 (
    .F(n1473_38),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6),
    .I3(ff_next_vram7[6]) 
);
defparam n1473_s27.INIT=16'hF800;
  LUT4 n1472_s27 (
    .F(n1472_38),
    .I0(ff_next_vram2_3_11),
    .I1(reg_screen_mode[3]),
    .I2(n2017_6),
    .I3(ff_next_vram7[7]) 
);
defparam n1472_s27.INIT=16'hF800;
  LUT4 n184_s6 (
    .F(n184_13),
    .I0(n184_10),
    .I1(ff_pos_x_5_15),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n184_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s10 (
    .F(ff_pos_x_5_17),
    .I0(ff_pos_x_5_15),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s10.INIT=4'h4;
  LUT4 ff_next_vram7_7_s4 (
    .F(ff_next_vram7_7_10),
    .I0(ff_next_vram7_3_9),
    .I1(ff_next_vram3_7_12),
    .I2(ff_phase[2]),
    .I3(n426_5) 
);
defparam ff_next_vram7_7_s4.INIT=16'h0200;
  LUT4 n140_s5 (
    .F(n140_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_15),
    .I2(n258_15),
    .I3(ff_screen_h_in_active_10) 
);
defparam n140_s5.INIT=16'h0054;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_15),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram2_7_9),
    .I3(n184_10) 
);
defparam ff_screen_h_in_active_s9.INIT=16'hF400;
  LUT4 n744_s13 (
    .F(n744_18),
    .I0(n734_17),
    .I1(n837_31),
    .I2(n258_15),
    .I3(n730_19) 
);
defparam n744_s13.INIT=16'h1055;
  LUT4 n1802_s4 (
    .F(n1802_8),
    .I0(reg_screen_mode[2]),
    .I1(w_screen_mode_3_3),
    .I2(n2017_6),
    .I3(n1801_10) 
);
defparam n1802_s4.INIT=16'h00F4;
  LUT4 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_11),
    .I0(n426_5),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram0_7_s5.INIT=16'h0002;
  LUT4 ff_next_vram6_3_s5 (
    .F(ff_next_vram6_3_10),
    .I0(n1493_9),
    .I1(n837_34),
    .I2(n837_35),
    .I3(ff_next_vram6_7_10) 
);
defparam ff_next_vram6_3_s5.INIT=16'h1F00;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n547_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n730_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n731_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n732_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n733_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n734_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n735_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n736_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n737_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n738_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n739_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n740_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n741_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n742_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n743_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n744_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n745_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n746_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n829_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n830_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n831_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n832_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n833_28),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n834_27),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n835_27),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n836_27),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1123_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1124_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1125_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1126_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1127_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1128_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1129_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1130_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1099_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1100_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1101_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1102_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1103_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1104_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1105_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1106_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1107_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1108_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1109_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1110_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1111_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1112_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1113_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1114_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n837_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n838_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n839_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n840_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n841_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n842_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n843_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n844_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1115_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1116_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1117_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1118_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1119_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1120_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1121_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1122_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n853_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n854_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n855_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n856_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n857_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n858_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n859_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n860_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1131_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1132_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1133_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1134_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1480_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1481_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1482_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1483_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1484_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1485_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1486_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1487_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1488_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1489_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1490_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1491_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1492_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1493_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1494_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1495_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1496_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1497_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1498_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1499_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1500_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1501_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1502_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1503_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1504_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1506_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1507_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1508_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1509_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1510_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1511_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1512_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1516_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1517_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1518_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1519_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1520_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1523_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1524_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1525_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1526_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1527_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1528_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1529_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1530_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1531_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1532_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1533_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1534_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1535_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1472_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1473_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1474_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1475_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1476_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1477_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1478_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1479_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1753_3),
    .CLK(clk85m),
    .CE(n1754_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_17),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_17),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_17),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n182_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_17),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n183_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_17),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n258_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1798_7),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1799_7),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1800_7),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1801_7),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1802_5),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1803_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1804_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1805_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n184_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n319_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n317_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n314_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_pixel_phase_x_0_s (
    .SUM(w_pixel_phase_x[0]),
    .COUT(w_pixel_phase_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pixel_phase_x_0_s.ALU_MODE=1;
  ALU w_pixel_phase_x_1_s (
    .SUM(w_pixel_phase_x[1]),
    .COUT(w_pixel_phase_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pixel_phase_x_0_3) 
);
defparam w_pixel_phase_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pixel_phase_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n314_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n805_s5 (
    .O(n805_9),
    .I0(n805_6),
    .I1(n805_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n806_s5 (
    .O(n806_9),
    .I0(n806_6),
    .I1(n806_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n807_s5 (
    .O(n807_9),
    .I0(n807_6),
    .I1(n807_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n808_s5 (
    .O(n808_9),
    .I0(n808_6),
    .I1(n808_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n809_s5 (
    .O(n809_9),
    .I0(n809_6),
    .I1(n809_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n810_s5 (
    .O(n810_9),
    .I0(n810_6),
    .I1(n810_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n811_s5 (
    .O(n811_9),
    .I0(n811_6),
    .I1(n811_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n812_s5 (
    .O(n812_9),
    .I0(n812_6),
    .I1(n812_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n841_s26 (
    .O(n841_30),
    .I0(n841_28),
    .I1(n825_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n842_s26 (
    .O(n842_30),
    .I0(n842_28),
    .I1(n826_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n843_s26 (
    .O(n843_30),
    .I0(n843_28),
    .I1(n827_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n844_s26 (
    .O(n844_30),
    .I0(n844_28),
    .I1(n828_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  n1267_10,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_next_vram6_7_8,
  n878_16,
  ff_next_vram2_7_9,
  n1753_6,
  w_sprite_mode2,
  reg_212lines_mode,
  n122_2,
  w_screen_v_active,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  ff_vram_valid,
  n426_5,
  w_selected_en,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input n1267_10;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_next_vram6_7_8;
input n878_16;
input ff_next_vram2_7_9;
input n1753_6;
input w_sprite_mode2;
input reg_212lines_mode;
input n122_2;
input w_screen_v_active;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
output ff_vram_valid;
output n426_5;
output w_selected_en;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire n308_7;
wire n307_7;
wire n305_7;
wire n110_7;
wire n109_7;
wire n81_6;
wire n73_7;
wire n72_7;
wire n71_7;
wire n70_7;
wire n303_7;
wire n426_7;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n306_8;
wire n81_7;
wire n81_8;
wire n71_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire n313_12;
wire n306_10;
wire n424_6;
wire ff_vram_valid_8;
wire n426_9;
wire n74_10;
wire n313_15;
wire n424_10;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n215_9;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire VCC;
wire GND;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(n1267_10),
    .I2(w_selected_en),
    .I3(n303_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT4 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_7),
    .I1(n1267_10),
    .I2(ff_select_finish_9),
    .I3(n303_7) 
);
defparam ff_select_finish_s3.INIT=16'h80FF;
  LUT2 n308_s2 (
    .F(n308_7),
    .I0(w_selected_count[0]),
    .I1(n303_7) 
);
defparam n308_s2.INIT=4'h4;
  LUT3 n307_s2 (
    .F(n307_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n303_7) 
);
defparam n307_s2.INIT=8'h60;
  LUT4 n305_s2 (
    .F(n305_7),
    .I0(w_selected_count[2]),
    .I1(n306_8),
    .I2(w_selected_count[3]),
    .I3(n303_7) 
);
defparam n305_s2.INIT=16'h7800;
  LUT2 n110_s2 (
    .F(n110_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n110_s2.INIT=4'h4;
  LUT2 n109_s2 (
    .F(n109_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n109_s2.INIT=4'h4;
  LUT3 n81_s1 (
    .F(n81_6),
    .I0(n81_7),
    .I1(n81_8),
    .I2(n424_6) 
);
defparam n81_s1.INIT=8'hE0;
  LUT3 n73_s2 (
    .F(n73_7),
    .I0(n81_7),
    .I1(ff_current_plane_num[1]),
    .I2(ff_current_plane_num[0]) 
);
defparam n73_s2.INIT=8'h14;
  LUT4 n72_s2 (
    .F(n72_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n81_7),
    .I3(ff_current_plane_num[2]) 
);
defparam n72_s2.INIT=16'h0708;
  LUT3 n71_s2 (
    .F(n71_7),
    .I0(n81_7),
    .I1(ff_current_plane_num[3]),
    .I2(n71_8) 
);
defparam n71_s2.INIT=8'h14;
  LUT4 n70_s2 (
    .F(n70_7),
    .I0(ff_current_plane_num[3]),
    .I1(n71_8),
    .I2(n81_7),
    .I3(ff_current_plane_num[4]) 
);
defparam n70_s2.INIT=16'h0708;
  LUT4 n303_s2 (
    .F(n303_7),
    .I0(reg_sprite_disable),
    .I1(ff_next_vram6_7_8),
    .I2(n878_16),
    .I3(ff_next_vram2_7_9) 
);
defparam n303_s2.INIT=16'h0001;
  LUT4 n426_s2 (
    .F(n426_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n426_s2.INIT=16'h1000;
  LUT3 n426_s4 (
    .F(n426_7),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n426_s4.INIT=8'h40;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT3 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[0]),
    .I1(ff_select_finish_10),
    .I2(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=8'h40;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n81_8),
    .I1(ff_selected_en_8),
    .I2(n313_12),
    .I3(n1267_10) 
);
defparam ff_selected_en_s4.INIT=16'h8F00;
  LUT2 n306_s3 (
    .F(n306_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n306_s3.INIT=4'h8;
  LUT4 n81_s2 (
    .F(n81_7),
    .I0(w_screen_pos_x_Z_7),
    .I1(w_screen_pos_x_Z_12),
    .I2(w_screen_pos_x_Z_13),
    .I3(n1753_6) 
);
defparam n81_s2.INIT=16'h0100;
  LUT4 n81_s3 (
    .F(n81_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n81_s3.INIT=16'h000B;
  LUT3 n71_s3 (
    .F(n71_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n71_s3.INIT=8'h80;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[1]),
    .I1(ff_y[2]),
    .I2(ff_y[5]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h9000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[4]),
    .I1(reg_sprite_magify),
    .I2(ff_selected_en_9),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s5.INIT=16'h0D00;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(reg_sprite_magify),
    .I1(w_offset_y[3]),
    .I2(w_offset_y[4]),
    .I3(reg_sprite_16x16) 
);
defparam ff_selected_en_s6.INIT=16'h00F4;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n215_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 n313_s6 (
    .F(n313_12),
    .I0(ff_y[0]),
    .I1(ff_select_finish_10),
    .I2(ff_select_finish_11),
    .I3(ff_selected_count_3_7) 
);
defparam n313_s6.INIT=16'hBF00;
  LUT4 n306_s4 (
    .F(n306_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n303_7) 
);
defparam n306_s4.INIT=16'h6A00;
  LUT4 n424_s2 (
    .F(n424_6),
    .I0(n122_2),
    .I1(w_screen_pos_x_Z_4),
    .I2(w_screen_pos_x_Z_5),
    .I3(w_screen_pos_x_Z_6) 
);
defparam n424_s2.INIT=16'h2000;
  LUT3 ff_vram_valid_s3 (
    .F(ff_vram_valid_8),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam ff_vram_valid_s3.INIT=8'h40;
  LUT4 n426_s5 (
    .F(n426_9),
    .I0(n426_5),
    .I1(w_screen_v_active),
    .I2(reg_display_on),
    .I3(n426_7) 
);
defparam n426_s5.INIT=16'h8000;
  LUT4 n74_s4 (
    .F(n74_10),
    .I0(n81_7),
    .I1(ff_vram_valid_8),
    .I2(n424_6),
    .I3(ff_current_plane_num[0]) 
);
defparam n74_s4.INIT=16'h3F40;
  LUT4 n313_s8 (
    .F(n313_15),
    .I0(n313_12),
    .I1(w_selected_en),
    .I2(ff_selected_en_7),
    .I3(n303_7) 
);
defparam n313_s8.INIT=16'hAC00;
  LUT4 n424_s4 (
    .F(n424_10),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on),
    .I3(n424_6) 
);
defparam n424_s4.INIT=16'h4000;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n71_7),
    .CLK(clk85m),
    .CE(n424_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n72_7),
    .CLK(clk85m),
    .CE(n424_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n73_7),
    .CLK(clk85m),
    .CE(n424_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n81_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n109_7),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n110_7),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n426_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n70_7),
    .CLK(clk85m),
    .CE(n424_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n305_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n306_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n307_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n308_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n303_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFC ff_current_plane_num_0_s1 (
    .Q(ff_current_plane_num[0]),
    .D(n74_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_num_0_s1.INIT=1'b0;
  DFFC ff_selected_en_s8 (
    .Q(w_selected_en),
    .D(n313_15),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_selected_en_s8.INIT=1'b0;
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n215_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  n1753_4,
  w_screen_v_active,
  reg_display_on,
  n122_2,
  reg_sprite_16x16,
  n7_8,
  n1753_6,
  w_selected_en,
  ff_pixel_color_en_9,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  ff_active_d1,
  w_ic_vram_valid,
  n878_16,
  n1267_4,
  n1267_10,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input n1753_4;
input w_screen_v_active;
input reg_display_on;
input n122_2;
input reg_sprite_16x16;
input n7_8;
input n1753_6;
input w_selected_en;
input ff_pixel_color_en_9;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
output ff_active_d1;
output w_ic_vram_valid;
output n878_16;
output n1267_4;
output n1267_10;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire ff_screen_h_active_8;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire ff_vram_address_16_6;
wire n1496_7;
wire n1449_8;
wire n1448_8;
wire n1517_9;
wire n1516_9;
wire n1515_9;
wire n1514_9;
wire n1512_9;
wire n1511_9;
wire n1510_9;
wire n1509_9;
wire n1508_9;
wire n1507_9;
wire n1506_9;
wire n1505_9;
wire n1504_9;
wire n1503_9;
wire n1502_9;
wire n1501_9;
wire n1333_18;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_current_plane_2_13;
wire ff_current_plane_2_14;
wire ff_vram_valid_7;
wire ff_vram_address_16_7;
wire n1447_9;
wire n1496_8;
wire n1445_8;
wire n1517_10;
wire n1513_10;
wire n1267_6;
wire ff_current_plane_2_15;
wire ff_current_plane_2_16;
wire ff_current_plane_2_17;
wire ff_current_plane_2_18;
wire n1445_9;
wire n1267_8;
wire ff_selected_q_31_8;
wire n1513_12;
wire n1445_11;
wire ff_vram_valid_9;
wire n1450_10;
wire n1447_11;
wire n1301_9;
wire n1302_11;
wire ff_sprite_mode2;
wire ff_screen_h_active;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1333_s14 (
    .F(n878_16),
    .I0(w_screen_pos_x_Z_7),
    .I1(ff_state_1_7),
    .I2(n1753_4),
    .I3(n1333_18) 
);
defparam n1333_s14.INIT=16'h8000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(n1753_4),
    .I1(w_screen_v_active),
    .I2(n1267_4),
    .I3(n878_16) 
);
defparam ff_screen_h_active_s3.INIT=16'hFF80;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(ff_current_plane_2_11),
    .I1(ff_current_plane_2_12),
    .I2(ff_current_plane_2_13),
    .I3(ff_current_plane_2_14) 
);
defparam ff_current_plane_2_s5.INIT=16'hF4FF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_current_plane_2_12),
    .I1(ff_current_plane_2_11),
    .I2(n878_16),
    .I3(ff_current_plane_2_14) 
);
defparam ff_active_s3.INIT=16'h080F;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(reg_display_on),
    .I2(ff_current_plane_2_13) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n122_2),
    .I1(ff_vram_address_16_7),
    .I2(ff_active),
    .I3(ff_vram_valid_7) 
);
defparam ff_vram_address_16_s3.INIT=16'hB0FF;
  LUT2 n1496_s2 (
    .F(n1496_7),
    .I0(n1496_8),
    .I1(n1267_8) 
);
defparam n1496_s2.INIT=4'h4;
  LUT3 n1449_s3 (
    .F(n1449_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_14) 
);
defparam n1449_s3.INIT=8'h60;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_14) 
);
defparam n1448_s3.INIT=16'h7800;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT2 n1517_s4 (
    .F(n1517_9),
    .I0(ff_selected_q[0]),
    .I1(n1517_10) 
);
defparam n1517_s4.INIT=4'h8;
  LUT2 n1516_s4 (
    .F(n1516_9),
    .I0(ff_selected_q[1]),
    .I1(n1517_10) 
);
defparam n1516_s4.INIT=4'h8;
  LUT2 n1515_s4 (
    .F(n1515_9),
    .I0(ff_selected_q[2]),
    .I1(n1517_10) 
);
defparam n1515_s4.INIT=4'h8;
  LUT4 n1514_s4 (
    .F(n1514_9),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1517_10) 
);
defparam n1514_s4.INIT=16'hF400;
  LUT2 n1512_s4 (
    .F(n1512_9),
    .I0(ff_selected_q[14]),
    .I1(n1517_10) 
);
defparam n1512_s4.INIT=4'h8;
  LUT2 n1511_s4 (
    .F(n1511_9),
    .I0(ff_selected_q[15]),
    .I1(n1517_10) 
);
defparam n1511_s4.INIT=4'h8;
  LUT2 n1510_s4 (
    .F(n1510_9),
    .I0(ff_selected_q[16]),
    .I1(n1517_10) 
);
defparam n1510_s4.INIT=4'h8;
  LUT2 n1509_s4 (
    .F(n1509_9),
    .I0(ff_selected_q[17]),
    .I1(n1517_10) 
);
defparam n1509_s4.INIT=4'h8;
  LUT2 n1508_s4 (
    .F(n1508_9),
    .I0(ff_selected_q[18]),
    .I1(n1517_10) 
);
defparam n1508_s4.INIT=4'h8;
  LUT2 n1507_s4 (
    .F(n1507_9),
    .I0(ff_selected_q[19]),
    .I1(n1517_10) 
);
defparam n1507_s4.INIT=4'h8;
  LUT2 n1506_s4 (
    .F(n1506_9),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1517_10) 
);
defparam n1506_s4.INIT=4'h8;
  LUT2 n1505_s4 (
    .F(n1505_9),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1517_10) 
);
defparam n1505_s4.INIT=4'h8;
  LUT2 n1504_s4 (
    .F(n1504_9),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1517_10) 
);
defparam n1504_s4.INIT=4'h8;
  LUT2 n1503_s4 (
    .F(n1503_9),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1517_10) 
);
defparam n1503_s4.INIT=4'h8;
  LUT2 n1502_s4 (
    .F(n1502_9),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1517_10) 
);
defparam n1502_s4.INIT=4'h8;
  LUT2 n1501_s4 (
    .F(n1501_9),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1517_10) 
);
defparam n1501_s4.INIT=4'h8;
  LUT4 n1333_s15 (
    .F(n1333_18),
    .I0(w_screen_pos_x_Z_11),
    .I1(w_screen_pos_x_Z_12),
    .I2(w_screen_pos_x_Z_13),
    .I3(n7_8) 
);
defparam n1333_s15.INIT=16'h8000;
  LUT3 n1267_s1 (
    .F(n1267_4),
    .I0(ff_state_1_7),
    .I1(n1753_6),
    .I2(n1267_6) 
);
defparam n1267_s1.INIT=8'h80;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_15),
    .I1(ff_current_plane_2_16),
    .I2(w_selected_count[3]),
    .I3(n1447_9) 
);
defparam ff_current_plane_2_s6.INIT=16'h4004;
  LUT3 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(ff_active),
    .I1(ff_state_1_7),
    .I2(ff_current_plane_2_17) 
);
defparam ff_current_plane_2_s7.INIT=8'h80;
  LUT3 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(w_screen_v_active),
    .I1(w_selected_en),
    .I2(ff_screen_h_active) 
);
defparam ff_current_plane_2_s8.INIT=8'h80;
  LUT3 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(ff_current_plane_2_18),
    .I1(n1267_4),
    .I2(ff_pixel_color_en_9) 
);
defparam ff_current_plane_2_s9.INIT=8'h07;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_screen_h_active),
    .I1(w_screen_v_active),
    .I2(ff_current_plane_2_14) 
);
defparam ff_vram_valid_s4.INIT=8'h70;
  LUT2 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_vram_address_16_s4.INIT=4'h4;
  LUT4 n1447_s4 (
    .F(n1447_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1447_s4.INIT=16'h7F80;
  LUT4 n1496_s3 (
    .F(n1496_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam n1496_s3.INIT=16'h0001;
  LUT4 n1445_s3 (
    .F(n1445_8),
    .I0(reg_sprite_16x16),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1445_9) 
);
defparam n1445_s3.INIT=16'hF800;
  LUT4 n1517_s5 (
    .F(n1517_10),
    .I0(n122_2),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_vram_valid_7) 
);
defparam n1517_s5.INIT=16'h2C00;
  LUT4 n1513_s5 (
    .F(n1513_10),
    .I0(n122_2),
    .I1(ff_selected_q[13]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1513_s5.INIT=16'hF53F;
  LUT3 n1267_s3 (
    .F(n1267_6),
    .I0(w_screen_pos_x_Z_7),
    .I1(w_screen_pos_x_Z_13),
    .I2(w_screen_pos_x_Z_12) 
);
defparam n1267_s3.INIT=8'h10;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s10.INIT=16'hEB7D;
  LUT4 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_16),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s11.INIT=16'h7887;
  LUT4 ff_current_plane_2_s12 (
    .F(ff_current_plane_2_17),
    .I0(ff_screen_h_active),
    .I1(w_screen_v_active),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_current_plane_2_s12.INIT=16'h7000;
  LUT3 ff_current_plane_2_s13 (
    .F(ff_current_plane_2_18),
    .I0(n1496_8),
    .I1(n1753_4),
    .I2(w_screen_v_active) 
);
defparam ff_current_plane_2_s13.INIT=8'h40;
  LUT4 n1445_s4 (
    .F(n1445_9),
    .I0(ff_sprite_mode2),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n122_2) 
);
defparam n1445_s4.INIT=16'hBF00;
  LUT4 n1267_s4 (
    .F(n1267_8),
    .I0(ff_state_1_7),
    .I1(n1753_6),
    .I2(n1267_6),
    .I3(n1267_10) 
);
defparam n1267_s4.INIT=16'h8000;
  LUT3 n1267_s5 (
    .F(n1267_10),
    .I0(n1753_4),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam n1267_s5.INIT=8'h80;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 n1513_s6 (
    .F(n1513_12),
    .I0(n1513_10),
    .I1(ff_screen_h_active),
    .I2(w_screen_v_active),
    .I3(ff_current_plane_2_14) 
);
defparam n1513_s6.INIT=16'h1500;
  LUT4 n1445_s5 (
    .F(n1445_11),
    .I0(ff_screen_h_active),
    .I1(w_screen_v_active),
    .I2(ff_current_plane_2_14),
    .I3(n1445_8) 
);
defparam n1445_s5.INIT=16'h7000;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(ff_active),
    .I1(ff_screen_h_active),
    .I2(w_screen_v_active),
    .I3(ff_current_plane_2_14) 
);
defparam ff_vram_valid_s5.INIT=16'hEAFF;
  LUT4 n1450_s4 (
    .F(n1450_10),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane_2_18),
    .I2(n1267_4),
    .I3(ff_pixel_color_en_9) 
);
defparam n1450_s4.INIT=16'h0015;
  LUT4 n1447_s5 (
    .F(n1447_11),
    .I0(n1447_9),
    .I1(ff_current_plane_2_18),
    .I2(n1267_4),
    .I3(ff_pixel_color_en_9) 
);
defparam n1447_s5.INIT=16'h002A;
  LUT4 n1301_s3 (
    .F(n1301_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n878_16),
    .I3(n1267_8) 
);
defparam n1301_s3.INIT=16'h0006;
  LUT3 n1302_s5 (
    .F(n1302_11),
    .I0(ff_state[0]),
    .I1(n878_16),
    .I2(n1267_8) 
);
defparam n1302_s5.INIT=8'h01;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1267_8),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n878_16),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1301_9),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1302_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1448_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1449_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1450_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(w_ic_vram_valid),
    .D(n1445_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1496_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1447_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1501_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1502_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1503_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1504_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1505_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1506_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1507_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1508_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1509_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1510_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1511_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1512_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1513_12),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1514_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1515_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1516_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1517_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  n878_16,
  ff_state_1_7,
  reg_sprite_magify,
  w_screen_v_active,
  ff_active_d1,
  n426_5,
  n960_41,
  n1061_22,
  n339_6,
  n1753_4,
  n7_8,
  reg_sprite_16x16,
  reg_color0_opaque,
  n960_38,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  ff_pixel_color_en_9,
  n1177_9,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input n878_16;
input ff_state_1_7;
input reg_sprite_magify;
input w_screen_v_active;
input ff_active_d1;
input n426_5;
input n960_41;
input n1061_22;
input n339_6;
input n1753_4;
input n7_8;
input reg_sprite_16x16;
input reg_color0_opaque;
input n960_38;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [1:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output ff_pixel_color_en_9;
output n1177_9;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1153_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1144_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n1139_7;
wire n1045_7;
wire n1044_7;
wire n1043_7;
wire n1042_7;
wire n891_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n1009_7;
wire n215_5;
wire n538_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1152_8;
wire n1143_8;
wire n890_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire n1009_11;
wire ff_sprite_collision_9;
wire ff_pixel_color_en_10;
wire n1009_12;
wire n1009_13;
wire ff_sprite_collision_10;
wire n223_8;
wire n890_10;
wire n1141_10;
wire n1143_10;
wire n1150_10;
wire n1152_10;
wire n733_7;
wire n538_7;
wire n215_7;
wire n223_10;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n765_6;
wire n570_6;
wire n279_6;
wire n287_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_12;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'hCA00;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1177_9) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1177_9) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1151_s2 (
    .F(n1151_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1152_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=16'h0708;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_10) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_10) 
);
defparam n1149_s2.INIT=8'h40;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1144_s2.INIT=8'h41;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(n1143_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s2.INIT=16'h0B04;
  LUT3 n1141_s2 (
    .F(n1141_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[10]),
    .I2(n1141_10) 
);
defparam n1141_s2.INIT=8'h14;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_10),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT4 n1139_s2 (
    .F(n1139_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1141_10) 
);
defparam n1139_s2.INIT=16'h4000;
  LUT2 n1045_s2 (
    .F(n1045_7),
    .I0(ff_pixel_color_en_9),
    .I1(ff_color[0]) 
);
defparam n1045_s2.INIT=4'h4;
  LUT2 n1044_s2 (
    .F(n1044_7),
    .I0(ff_pixel_color_en_9),
    .I1(ff_color[1]) 
);
defparam n1044_s2.INIT=4'h4;
  LUT2 n1043_s2 (
    .F(n1043_7),
    .I0(ff_pixel_color_en_9),
    .I1(ff_color[2]) 
);
defparam n1043_s2.INIT=4'h4;
  LUT2 n1042_s2 (
    .F(n1042_7),
    .I0(ff_pixel_color_en_9),
    .I1(ff_color[3]) 
);
defparam n1042_s2.INIT=4'h4;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(ff_current_plane[2]),
    .I1(n890_8),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n889_s2.INIT=16'h0708;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_8) 
);
defparam n1009_s1.INIT=8'hAC;
  LUT3 n1009_s2 (
    .F(n1009_5),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_8) 
);
defparam n1009_s2.INIT=8'hAC;
  LUT3 n1009_s3 (
    .F(n1009_6),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s3.INIT=8'hCA;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(n1009_9),
    .I1(n1009_10),
    .I2(n1009_11),
    .I3(w_screen_v_active) 
);
defparam n1009_s4.INIT=16'h1000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n426_5) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n538_s2 (
    .F(n538_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n426_5) 
);
defparam n538_s2.INIT=16'h8000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n426_5) 
);
defparam n733_s2.INIT=16'h1000;
  LUT3 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(n960_41),
    .I2(n1061_22) 
);
defparam ff_sprite_collision_s4.INIT=8'h40;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n339_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_sprite_collision_9) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_9),
    .I0(ff_state_1_7),
    .I1(n1753_4),
    .I2(n7_8),
    .I3(ff_pixel_color_en_10) 
);
defparam ff_pixel_color_en_s4.INIT=16'h8000;
  LUT2 n1152_s3 (
    .F(n1152_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s3.INIT=4'h8;
  LUT2 n1143_s3 (
    .F(n1143_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s3.INIT=4'h1;
  LUT2 n890_s3 (
    .F(n890_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n890_s3.INIT=4'h8;
  LUT3 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s5.INIT=8'hCA;
  LUT4 n1009_s6 (
    .F(n1009_9),
    .I0(n1009_12),
    .I1(n1009_13),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s6.INIT=16'hF53F;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(reg_sprite_magify),
    .I1(w_offset_x[3]),
    .I2(w_offset_x[4]),
    .I3(reg_sprite_16x16) 
);
defparam n1009_s7.INIT=16'h00F4;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[4]),
    .I1(reg_sprite_magify),
    .I2(n923_2),
    .I3(ff_active) 
);
defparam n1009_s8.INIT=16'hD000;
  LUT3 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_sprite_collision_10),
    .I1(reg_color0_opaque),
    .I2(w_sprite_collision) 
);
defparam ff_sprite_collision_s6.INIT=8'h0D;
  LUT4 ff_pixel_color_en_s5 (
    .F(ff_pixel_color_en_10),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[13]) 
);
defparam ff_pixel_color_en_s5.INIT=16'h8000;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s9.INIT=16'h0001;
  LUT4 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s10.INIT=16'h8000;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s7.INIT=16'h0001;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(ff_active_d1),
    .I1(n426_5),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n223_s4.INIT=16'h0800;
  LUT4 n890_s4 (
    .F(n890_10),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n890_s4.INIT=16'h1444;
  LUT4 n1177_s3 (
    .F(n1177_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n960_38),
    .I3(n1061_22) 
);
defparam n1177_s3.INIT=16'hEFFF;
  LUT4 n1141_s4 (
    .F(n1141_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1141_s4.INIT=16'hE000;
  LUT4 n1143_s4 (
    .F(n1143_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=16'h1114;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT4 n1152_s4 (
    .F(n1152_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s4.INIT=16'h1444;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n538_s3 (
    .F(n538_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n538_s3.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n223_s5 (
    .F(n223_10),
    .I0(n223_8),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s5.INIT=16'h8000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_8),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_8),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_8),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_5) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(n223_8),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n287_s3.INIT=16'h2000;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_5) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_8),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_5) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_8),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_8),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(n339_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(ff_pixel_color_en_9) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s5 (
    .F(ff_pre_pixel_color_en_12),
    .I0(ff_pixel_color_en_9),
    .I1(n339_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s5.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_pixel_color_en_9),
    .I3(n339_6) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(ff_pixel_color_en_9),
    .I3(n339_6) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pixel_color_en_9),
    .I3(n339_6) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pixel_color_en_9),
    .I3(n339_6) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(ff_pixel_color_en_9),
    .I3(n339_6) 
);
defparam n1242_s4.INIT=16'h0C0A;
  LUT4 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(ff_status_register_pointer[1]),
    .I2(n960_41),
    .I3(n1061_22) 
);
defparam n1145_s4.INIT=16'h4555;
  LUT4 n1146_s3 (
    .F(n1146_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n960_41),
    .I2(n1061_22),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n1146_s3.INIT=16'hBF00;
  LUT4 n1147_s3 (
    .F(n1147_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n960_41),
    .I2(n1061_22),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n1147_s3.INIT=16'hBF00;
  LUT4 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(n960_41),
    .I3(n1061_22) 
);
defparam n1154_s3.INIT=16'h4555;
  LUT4 n1155_s3 (
    .F(n1155_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n960_41),
    .I2(n1061_22),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=16'hBF00;
  LUT4 n1156_s3 (
    .F(n1156_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n960_41),
    .I2(n1061_22),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=16'hBF00;
  LUT4 n1157_s3 (
    .F(n1157_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n960_41),
    .I2(n1061_22),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=16'hBF00;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s4 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s6 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s6.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_next_vram6_7_8,
  ff_next_vram2_7_9,
  n1753_6,
  reg_212lines_mode,
  n122_2,
  w_screen_v_active,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n1753_4,
  n7_8,
  n960_41,
  n1061_22,
  n339_6,
  reg_color0_opaque,
  n960_38,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  w_sprite_mode2_6,
  ff_vram_valid,
  n426_5,
  w_ic_vram_valid,
  n1267_4,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_next_vram6_7_8;
input ff_next_vram2_7_9;
input n1753_6;
input reg_212lines_mode;
input n122_2;
input w_screen_v_active;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n1753_4;
input n7_8;
input n960_41;
input n1061_22;
input n339_6;
input reg_color0_opaque;
input n960_38;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output w_sprite_mode2_6;
output ff_vram_valid;
output n426_5;
output w_ic_vram_valid;
output n1267_4;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_sprite_mode2;
wire w_selected_en;
wire ff_active_d1;
wire n878_16;
wire n1267_10;
wire ff_pixel_color_en_9;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT3 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s2.INIT=8'h40;
  LUT2 w_sprite_mode2_s3 (
    .F(w_sprite_mode2_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s3.INIT=4'h1;
  LUT4 w_sprite_mode2_s4 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_sprite_mode2_5),
    .I3(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s4.INIT=16'h0E00;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .n1267_10(n1267_10),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram6_7_8(ff_next_vram6_7_8),
    .n878_16(n878_16),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n1753_6(n1753_6),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_212lines_mode(reg_212lines_mode),
    .n122_2(n122_2),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .ff_vram_valid(ff_vram_valid),
    .n426_5(n426_5),
    .w_selected_en(w_selected_en),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1753_4(n1753_4),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n122_2(n122_2),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n7_8(n7_8),
    .n1753_6(n1753_6),
    .w_selected_en(w_selected_en),
    .ff_pixel_color_en_9(ff_pixel_color_en_9),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .ff_active_d1(ff_active_d1),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n878_16(n878_16),
    .n1267_4(n1267_4),
    .n1267_10(n1267_10),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .n878_16(n878_16),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .w_screen_v_active(w_screen_v_active),
    .ff_active_d1(ff_active_d1),
    .n426_5(n426_5),
    .n960_41(n960_41),
    .n1061_22(n1061_22),
    .n339_6(n339_6),
    .n1753_4(n1753_4),
    .n7_8(n7_8),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_color0_opaque(reg_color0_opaque),
    .n960_38(n960_38),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .ff_pixel_color_en_9(ff_pixel_color_en_9),
    .n1177_9(n1177_9),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  n62_8,
  reg_interlace_mode,
  reg_display_on,
  reg_left_mask,
  n7_8,
  n496_4,
  n1836_103,
  reg_scroll_planes,
  reg_interleaving_mode,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  n960_41,
  n1061_22,
  n339_6,
  reg_color0_opaque,
  n960_38,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_pattern_name_table_base,
  reg_text_back_color,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  n138_6,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n122_2,
  n553_30,
  n2017_5,
  ff_next_vram6_7_8,
  ff_next_vram1_3_9,
  ff_next_vram2_7_9,
  n2017_6,
  ff_next_vram2_3_11,
  n258_15,
  n2017_8,
  w_sprite_mode2_4,
  ff_vram_valid,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input n62_8;
input reg_interlace_mode;
input reg_display_on;
input reg_left_mask;
input n7_8;
input n496_4;
input n1836_103;
input reg_scroll_planes;
input reg_interleaving_mode;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input n960_41;
input n1061_22;
input n339_6;
input reg_color0_opaque;
input n960_38;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:10] reg_pattern_name_table_base;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output n138_6;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n122_2;
output n553_30;
output n2017_5;
output ff_next_vram6_7_8;
output ff_next_vram1_3_9;
output ff_next_vram2_7_9;
output n2017_6;
output ff_next_vram2_3_11;
output n258_15;
output n2017_8;
output w_sprite_mode2_4;
output ff_vram_valid;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [9:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n1753_4;
wire n1753_6;
wire w_sprite_mode2_5;
wire w_sprite_mode2_6;
wire n426_5;
wire n1267_4;
wire [2:0] w_horizontal_offset_l;
wire [0:0] ff_blink_base;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_8(n62_8),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .n1267_4(n1267_4),
    .w_screen_v_active(w_screen_v_active),
    .reg_left_mask(reg_left_mask),
    .n426_5(n426_5),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .n7_8(n7_8),
    .ff_interleaving_page(ff_interleaving_page),
    .n496_4(n496_4),
    .n1836_103(n1836_103),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n122_2(n122_2),
    .n553_30(n553_30),
    .n2017_5(n2017_5),
    .n1753_4(n1753_4),
    .ff_next_vram6_7_8(ff_next_vram6_7_8),
    .ff_next_vram1_3_9(ff_next_vram1_3_9),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n2017_6(n2017_6),
    .n1753_6(n1753_6),
    .ff_next_vram2_3_11(ff_next_vram2_3_11),
    .n258_15(n258_15),
    .n2017_8(n2017_8),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram6_7_8(ff_next_vram6_7_8),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n1753_6(n1753_6),
    .reg_212lines_mode(reg_212lines_mode),
    .n122_2(n122_2),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1753_4(n1753_4),
    .n7_8(n7_8),
    .n960_41(n960_41),
    .n1061_22(n1061_22),
    .n339_6(n339_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n960_38(n960_38),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .ff_vram_valid(ff_vram_valid),
    .n426_5(n426_5),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1267_4(n1267_4),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_write,
  ff_cache_vram_valid,
  w_command_vram_rdata_en,
  n369_8,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  ff_busy,
  w_cache_flush_end,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_write;
input ff_cache_vram_valid;
input w_command_vram_rdata_en;
input n369_8;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output ff_busy;
output w_cache_flush_end;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5284_7;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5852_10;
wire n5854_10;
wire n5855_10;
wire n5856_10;
wire n5857_10;
wire n5858_10;
wire n5859_10;
wire n5860_10;
wire n5861_10;
wire n5862_10;
wire n5863_10;
wire n5864_10;
wire n5865_10;
wire n5866_5;
wire n5866_6;
wire n5867_5;
wire n5867_6;
wire n5867_7;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5874_5;
wire n5875_5;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5877_7;
wire n5878_5;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5880_7;
wire n5880_8;
wire n5881_5;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5884_5;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_7;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5894_5;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5896_7;
wire n5897_5;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire ff_cache_vram_rdata_en_10;
wire ff_flush_state_2_9;
wire n6693_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_15_11;
wire ff_cache0_address_15_12;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_12;
wire ff_cache0_data_23_11;
wire ff_cache0_data_15_11;
wire ff_cache0_data_7_11;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_13;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_12;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_cache0_data_mask_2_14;
wire ff_cache0_data_mask_2_15;
wire ff_cache3_data_mask_3_12;
wire ff_cache3_data_mask_3_14;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6411_9;
wire n6411_10;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6695_13;
wire n6695_14;
wire n6693_14;
wire n6693_15;
wire n5850_10;
wire n5850_11;
wire n5643_9;
wire n5625_9;
wire n5851_13;
wire n5851_14;
wire n5852_12;
wire n5852_13;
wire n5852_14;
wire n5853_12;
wire n5854_12;
wire n5854_13;
wire n5855_12;
wire n5855_13;
wire n5856_12;
wire n5856_13;
wire n5857_12;
wire n5857_13;
wire n5858_12;
wire n5858_13;
wire n5859_12;
wire n5859_13;
wire n5860_12;
wire n5860_13;
wire n5861_12;
wire n5861_13;
wire n5862_12;
wire n5862_13;
wire n5863_12;
wire n5863_13;
wire n5864_12;
wire n5864_13;
wire n5865_12;
wire n5865_13;
wire n5866_8;
wire n5866_9;
wire n5866_11;
wire n5866_12;
wire n5867_8;
wire n5867_10;
wire n5867_11;
wire n5867_12;
wire n5867_13;
wire n5868_7;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5868_12;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5869_11;
wire n5870_7;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5871_8;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5872_7;
wire n5872_8;
wire n5872_10;
wire n5872_11;
wire n5873_7;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5874_6;
wire n5874_7;
wire n5874_8;
wire n5874_9;
wire n5875_7;
wire n5875_8;
wire n5875_9;
wire n5875_10;
wire n5876_7;
wire n5876_8;
wire n5876_10;
wire n5876_11;
wire n5877_10;
wire n5877_13;
wire n5877_14;
wire n5877_15;
wire n5878_7;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5879_12;
wire n5880_11;
wire n5880_12;
wire n5880_13;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5882_12;
wire n5883_6;
wire n5883_7;
wire n5883_8;
wire n5884_7;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5885_8;
wire n5885_9;
wire n5885_10;
wire n5885_11;
wire n5885_12;
wire n5886_7;
wire n5886_8;
wire n5886_10;
wire n5886_11;
wire n5887_8;
wire n5887_9;
wire n5887_10;
wire n5887_11;
wire n5887_12;
wire n5888_8;
wire n5888_9;
wire n5888_10;
wire n5888_11;
wire n5888_12;
wire n5888_13;
wire n5889_9;
wire n5889_10;
wire n5889_11;
wire n5889_12;
wire n5889_13;
wire n5890_8;
wire n5890_9;
wire n5890_10;
wire n5890_11;
wire n5891_7;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5891_11;
wire n5892_8;
wire n5892_9;
wire n5892_10;
wire n5892_11;
wire n5893_6;
wire n5893_7;
wire n5893_8;
wire n5894_7;
wire n5894_8;
wire n5894_9;
wire n5894_10;
wire n5895_7;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5896_8;
wire n5896_11;
wire n5896_12;
wire n5897_7;
wire n5897_8;
wire n5897_9;
wire n5897_10;
wire n5898_13;
wire n5898_14;
wire n5898_15;
wire n5898_16;
wire n5899_13;
wire n5900_13;
wire n5900_14;
wire n5901_13;
wire n5901_14;
wire ff_cache0_already_read_12;
wire ff_cache0_already_read_13;
wire ff_cache1_already_read_12;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache2_already_read_14;
wire ff_cache_vram_rdata_en_11;
wire n6693_16;
wire n6693_18;
wire ff_cache0_address_15_14;
wire ff_cache0_data_31_14;
wire ff_cache1_address_16_12;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_13;
wire ff_cache3_address_16_14;
wire ff_cache3_address_16_15;
wire ff_cache1_data_en_11;
wire ff_cache1_data_en_12;
wire ff_cache0_data_mask_2_16;
wire ff_cache3_data_mask_3_15;
wire ff_cache3_data_mask_3_16;
wire n6695_15;
wire n6695_16;
wire n6695_17;
wire n6695_18;
wire n5852_16;
wire n5852_17;
wire n5853_13;
wire n5853_14;
wire n5853_15;
wire n5854_14;
wire n5855_14;
wire n5856_14;
wire n5857_14;
wire n5858_14;
wire n5859_14;
wire n5860_14;
wire n5861_14;
wire n5862_14;
wire n5863_14;
wire n5864_14;
wire n5865_14;
wire n5867_15;
wire n5867_17;
wire n5867_20;
wire n5868_15;
wire n5868_18;
wire n5868_19;
wire n5868_21;
wire n5869_13;
wire n5869_14;
wire n5871_12;
wire n5872_15;
wire n5873_13;
wire n5873_14;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5874_13;
wire n5875_13;
wire n5875_14;
wire n5877_17;
wire n5877_18;
wire n5877_19;
wire n5877_20;
wire n5877_21;
wire n5877_22;
wire n5877_23;
wire n5878_13;
wire n5878_14;
wire n5880_16;
wire n5882_15;
wire n5882_17;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5884_13;
wire n5884_14;
wire n5885_16;
wire n5888_14;
wire n5888_16;
wire n5889_14;
wire n5890_14;
wire n5890_16;
wire n5891_16;
wire n5892_14;
wire n5892_16;
wire n5893_9;
wire n5893_10;
wire n5893_11;
wire n5893_12;
wire n5894_13;
wire n5894_14;
wire n5895_11;
wire n5895_12;
wire n5895_13;
wire n5895_14;
wire n5895_15;
wire n5896_15;
wire n5897_13;
wire n5897_14;
wire n5899_14;
wire n5899_15;
wire n5901_15;
wire n5901_17;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire ff_cache_vram_rdata_en_14;
wire n6693_19;
wire n6693_20;
wire ff_cache0_address_15_16;
wire ff_cache2_address_16_15;
wire n6695_19;
wire n5869_16;
wire n5873_15;
wire n5873_16;
wire n5874_14;
wire n5874_15;
wire n5875_15;
wire n5875_16;
wire n5878_15;
wire n5878_16;
wire n5883_13;
wire n5883_14;
wire n5883_15;
wire n5883_16;
wire n5883_17;
wire n5883_18;
wire n5884_15;
wire n5884_16;
wire n5888_17;
wire n5893_13;
wire n5893_14;
wire n5893_15;
wire n5893_16;
wire n5894_15;
wire n5894_16;
wire n5895_16;
wire n5897_15;
wire n5897_16;
wire ff_cache2_already_read_16;
wire ff_cache3_already_read_14;
wire ff_vram_wdata_31_14;
wire ff_cache2_address_16_17;
wire ff_cache2_already_read_18;
wire ff_cache3_address_16_18;
wire ff_cache3_address_16_20;
wire n5877_25;
wire ff_cache0_address_15_18;
wire ff_cache0_already_read_15;
wire ff_cache3_already_read_16;
wire ff_cache2_address_16_19;
wire n5877_27;
wire ff_cache1_data_31_17;
wire ff_vram_wdata_31_16;
wire n6188_10;
wire ff_vram_address_16_17;
wire ff_cache0_data_mask_2_18;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_10;
wire ff_cache0_data_mask_3_13;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_10;
wire ff_cache1_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_10;
wire ff_cache1_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_11;
wire ff_cache1_data_31_19;
wire n6693_22;
wire n6694_12;
wire ff_cache0_data_mask_2_20;
wire n5022_10;
wire ff_cache0_address_15_20;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_14;
wire ff_cache3_data_mask_3_18;
wire ff_cache0_already_read_17;
wire n5901_19;
wire n5866_19;
wire ff_cache1_data_mask_3_18;
wire ff_cache1_data_31_21;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire n5870_18;
wire ff_cache2_data_mask_3_18;
wire ff_cache3_data_31_17;
wire n5880_19;
wire n5869_18;
wire n5853_18;
wire n5896_17;
wire n5887_18;
wire n5886_18;
wire n5885_19;
wire n5881_17;
wire n5879_18;
wire n5876_17;
wire n5872_18;
wire n5871_18;
wire n5866_21;
wire n5882_19;
wire n5851_17;
wire n5892_18;
wire n5890_18;
wire n5882_21;
wire n5867_22;
wire ff_cache1_data_en_14;
wire n5880_21;
wire n5868_23;
wire n5886_20;
wire ff_vram_wdata_31_18;
wire n6693_24;
wire n5889_20;
wire n6692_11;
wire n5897_18;
wire n5896_19;
wire n5891_18;
wire n5889_22;
wire n5887_20;
wire n5886_22;
wire n5885_21;
wire n5883_20;
wire n5881_19;
wire n5880_23;
wire n5879_20;
wire n5878_18;
wire n5875_18;
wire n5872_20;
wire n5870_20;
wire n5868_25;
wire n5867_24;
wire n5866_23;
wire n5857_18;
wire n5877_29;
wire n5876_19;
wire n5871_20;
wire n6693_26;
wire n5897_20;
wire n5894_18;
wire n5884_18;
wire n5878_20;
wire n5875_20;
wire n5873_18;
wire n5866_25;
wire n5900_18;
wire n5892_20;
wire n5891_20;
wire n5890_20;
wire n5889_24;
wire n5887_22;
wire n5886_24;
wire n5885_23;
wire n5882_23;
wire n5881_21;
wire n5879_22;
wire n5876_21;
wire n5873_20;
wire n5871_22;
wire n5870_22;
wire n5869_20;
wire n5868_27;
wire n5867_26;
wire n5866_27;
wire n5865_18;
wire n5864_18;
wire n5863_18;
wire n5862_18;
wire n5861_18;
wire n5860_18;
wire n5859_18;
wire n5858_18;
wire n5856_18;
wire n5855_18;
wire n5854_18;
wire n5852_21;
wire n5896_21;
wire n5880_25;
wire n5877_31;
wire n5872_22;
wire n5898_20;
wire n5894_20;
wire n5892_22;
wire n5891_22;
wire n5890_22;
wire n5889_26;
wire n5886_26;
wire n5885_25;
wire n5884_20;
wire n5882_25;
wire n5877_33;
wire n5876_23;
wire n5872_24;
wire n5871_24;
wire n5870_24;
wire n5868_29;
wire n5867_28;
wire n5866_29;
wire n5864_20;
wire n5863_20;
wire n5862_20;
wire n5861_20;
wire n5857_20;
wire n5854_20;
wire n5852_23;
wire n5887_24;
wire n5881_23;
wire n5879_24;
wire n5900_20;
wire n5898_22;
wire n5897_22;
wire n5894_22;
wire n5892_24;
wire n5891_24;
wire n5890_24;
wire n5889_28;
wire n5888_19;
wire n5887_26;
wire n5886_28;
wire n5884_22;
wire n5882_27;
wire n5881_25;
wire n5879_26;
wire n5878_22;
wire n5876_25;
wire n5875_22;
wire n5873_22;
wire n5872_26;
wire n5871_26;
wire n5870_26;
wire n5868_31;
wire n5867_30;
wire n5866_31;
wire n5865_20;
wire n5860_20;
wire n5859_20;
wire n5858_20;
wire n5856_20;
wire n5855_20;
wire n5852_25;
wire n5896_23;
wire n5885_27;
wire n5880_27;
wire n5869_22;
wire ff_cache0_data_mask_1_13;
wire ff_busy_11;
wire ff_cache_vram_rdata_7_12;
wire n5888_21;
wire n5889_30;
wire ff_cache_vram_rdata_7_14;
wire ff_vram_address_16_19;
wire ff_cache1_data_15_16;
wire ff_cache1_data_7_16;
wire ff_cache1_data_23_13;
wire ff_cache1_data_31_23;
wire ff_cache0_data_31_16;
wire ff_cache0_data_23_14;
wire ff_cache0_data_15_14;
wire ff_cache0_data_7_14;
wire n5853_20;
wire n5881_27;
wire n5869_24;
wire n5865_22;
wire n5864_22;
wire n5863_22;
wire n5862_22;
wire n5861_22;
wire n5860_22;
wire n5859_22;
wire n5858_22;
wire n5857_22;
wire n5856_22;
wire n5855_22;
wire n5854_22;
wire n5853_22;
wire n5852_27;
wire n5851_19;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire n5023_8;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s3 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s3.INIT=8'hCA;
  LUT3 n118_s4 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s4.INIT=8'hCA;
  LUT3 n119_s3 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s3.INIT=8'hCA;
  LUT3 n119_s4 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s4.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n81_9),
    .I2(n5851_11),
    .I3(n5851_19) 
);
defparam n5851_s6.INIT=16'h000E;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5851_10),
    .I1(n82_9),
    .I2(n5852_10),
    .I3(n5852_27) 
);
defparam n5852_s6.INIT=16'h000E;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5851_10),
    .I1(n83_9),
    .I2(n5853_20),
    .I3(n5853_22) 
);
defparam n5853_s6.INIT=16'h000E;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5851_10),
    .I1(n84_9),
    .I2(n5854_10),
    .I3(n5854_22) 
);
defparam n5854_s6.INIT=16'h000E;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5851_10),
    .I1(n85_9),
    .I2(n5855_10),
    .I3(n5855_22) 
);
defparam n5855_s6.INIT=16'h000E;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5851_10),
    .I1(n86_9),
    .I2(n5856_10),
    .I3(n5856_22) 
);
defparam n5856_s6.INIT=16'h000E;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5851_10),
    .I1(n87_9),
    .I2(n5857_10),
    .I3(n5857_22) 
);
defparam n5857_s6.INIT=16'h000E;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5851_10),
    .I1(n88_9),
    .I2(n5858_10),
    .I3(n5858_22) 
);
defparam n5858_s6.INIT=16'h000E;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5851_10),
    .I1(n89_9),
    .I2(n5859_10),
    .I3(n5859_22) 
);
defparam n5859_s6.INIT=16'h000E;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5851_10),
    .I1(n90_9),
    .I2(n5860_10),
    .I3(n5860_22) 
);
defparam n5860_s6.INIT=16'h000E;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5851_10),
    .I1(n91_9),
    .I2(n5861_10),
    .I3(n5861_22) 
);
defparam n5861_s6.INIT=16'h000E;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5851_10),
    .I1(n92_9),
    .I2(n5862_10),
    .I3(n5862_22) 
);
defparam n5862_s6.INIT=16'h000E;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5851_10),
    .I1(n93_9),
    .I2(n5863_10),
    .I3(n5863_22) 
);
defparam n5863_s6.INIT=16'h000E;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5851_10),
    .I1(n94_9),
    .I2(n5864_10),
    .I3(n5864_22) 
);
defparam n5864_s6.INIT=16'h000E;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5851_10),
    .I1(n95_9),
    .I2(n5865_10),
    .I3(n5865_22) 
);
defparam n5865_s6.INIT=16'h000E;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n5866_6),
    .I2(n96_9),
    .I3(n5866_25) 
);
defparam n5866_s1.INIT=16'hEEF0;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n5867_6),
    .I2(n97_9),
    .I3(n5867_7) 
);
defparam n5867_s1.INIT=16'hF011;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n98_9),
    .I3(n5867_7) 
);
defparam n5868_s1.INIT=16'hF011;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n99_9),
    .I2(n5869_24),
    .I3(n5866_25) 
);
defparam n5869_s1.INIT=16'h050C;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n100_9),
    .I3(n5867_7) 
);
defparam n5870_s1.INIT=16'hF011;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n101_9),
    .I2(n5871_6),
    .I3(n5866_25) 
);
defparam n5871_s1.INIT=16'h050C;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5866_25),
    .I1(n102_9),
    .I2(n5872_5),
    .I3(n5872_6) 
);
defparam n5872_s1.INIT=16'h000E;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5866_25),
    .I1(n103_9),
    .I2(n5873_5),
    .I3(n5873_18) 
);
defparam n5873_s1.INIT=16'h000E;
  LUT3 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n104_9),
    .I2(n5866_25) 
);
defparam n5874_s1.INIT=8'hAC;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5866_25),
    .I1(n105_9),
    .I2(n5875_5),
    .I3(n5875_20) 
);
defparam n5875_s1.INIT=16'h000E;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5866_25),
    .I1(n106_9),
    .I2(n5876_5),
    .I3(n5876_6) 
);
defparam n5876_s1.INIT=16'h000E;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n5867_7),
    .I3(n5877_7) 
);
defparam n5877_s1.INIT=16'hF100;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5866_25),
    .I1(n108_9),
    .I2(n5878_5),
    .I3(n5878_20) 
);
defparam n5878_s1.INIT=16'h000E;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n5879_6),
    .I2(n109_9),
    .I3(n5867_7) 
);
defparam n5879_s1.INIT=16'hF011;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n5880_6),
    .I2(n5880_7),
    .I3(n5880_8) 
);
defparam n5880_s1.INIT=16'h1F00;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n111_9),
    .I2(n5881_27),
    .I3(n5866_25) 
);
defparam n5881_s1.INIT=16'h050C;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5882_5),
    .I1(n5882_6),
    .I2(n112_9),
    .I3(n5867_7) 
);
defparam n5882_s1.INIT=16'hF011;
  LUT3 n5883_s1 (
    .F(n5883_4),
    .I0(n5866_25),
    .I1(n113_9),
    .I2(n5883_5) 
);
defparam n5883_s1.INIT=8'h0E;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5866_25),
    .I1(n114_9),
    .I2(n5884_5),
    .I3(n5884_18) 
);
defparam n5884_s1.INIT=16'h000E;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5885_5),
    .I1(n5885_6),
    .I2(n115_9),
    .I3(n5867_7) 
);
defparam n5885_s1.INIT=16'hF011;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n116_9),
    .I3(n5866_25) 
);
defparam n5886_s1.INIT=16'hEEE0;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5887_6),
    .I2(n117_9),
    .I3(n5867_7) 
);
defparam n5887_s1.INIT=16'hF011;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n5867_7),
    .I3(n5888_21) 
);
defparam n5888_s1.INIT=16'h00F4;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5889_5),
    .I1(n5889_20),
    .I2(n5889_7),
    .I3(n5889_30) 
);
defparam n5889_s1.INIT=16'hFFF4;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5890_6),
    .I2(n120_9),
    .I3(n5867_7) 
);
defparam n5890_s1.INIT=16'hF011;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n5891_6),
    .I2(n121_9),
    .I3(n5867_7) 
);
defparam n5891_s1.INIT=16'hF011;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n122_9),
    .I3(n5867_7) 
);
defparam n5892_s1.INIT=16'hF011;
  LUT3 n5893_s1 (
    .F(n5893_4),
    .I0(n5866_25),
    .I1(n123_9),
    .I2(n5893_5) 
);
defparam n5893_s1.INIT=8'h0E;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5866_25),
    .I1(n124_9),
    .I2(n5894_5),
    .I3(n5894_18) 
);
defparam n5894_s1.INIT=16'h000E;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5895_5),
    .I1(n5895_6),
    .I2(n125_9),
    .I3(n5867_7) 
);
defparam n5895_s1.INIT=16'hF011;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5896_6),
    .I2(n5880_7),
    .I3(n5896_7) 
);
defparam n5896_s1.INIT=16'h1F00;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5866_25),
    .I1(n127_9),
    .I2(n5897_5),
    .I3(n5897_20) 
);
defparam n5897_s1.INIT=16'h000E;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5898_12),
    .I3(ff_priority[1]) 
);
defparam n5898_s6.INIT=16'h0305;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5899_12),
    .I3(ff_priority[1]) 
);
defparam n5899_s6.INIT=16'h0305;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5900_12),
    .I3(ff_priority[1]) 
);
defparam n5900_s6.INIT=16'h0305;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5901_12),
    .I3(ff_priority[1]) 
);
defparam n5901_s6.INIT=16'h0305;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache2_already_read_16) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_17),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hB000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(ff_flush_state_2_9),
    .I1(n5867_7),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_26),
    .I2(n6693_24),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_vram_wdata_31_14),
    .I2(ff_vram_wdata_31_18),
    .I3(ff_vram_wdata_31_16) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h8F00;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_16),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_11),
    .I2(ff_cache0_data_23_14),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_11),
    .I2(ff_cache0_data_15_14),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_11),
    .I2(ff_cache0_data_7_14),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT3 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_16_s5.INIT=8'hD0;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache1_data_31_23),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache1_data_mask[2]),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_15_16),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache1_data_mask[0]),
    .I2(ff_cache1_data_7_16),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache2_address_16_17),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache2_address_16_s5.INIT=16'h0D00;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_12),
    .I2(ff_cache3_address_16_20),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache3_address_16_s5.INIT=16'hF100;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_flush_state_2_9),
    .I2(ff_cache0_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_en_9),
    .I2(ff_cache1_data_en_14),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_flush_state_2_9),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(ff_flush_state_2_9),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(ff_busy_11),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_busy_s3.INIT=16'hB0FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_20),
    .I1(ff_cache0_data_mask_2_18),
    .I2(ff_cache0_data_mask_2_14),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_15_11),
    .I1(ff_cache0_data_mask_1_13),
    .I2(ff_cache0_data_mask_2_14),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_7_11),
    .I1(ff_cache0_data_mask_1_13),
    .I2(ff_cache0_data_mask_2_14),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_data_mask_3_18),
    .I3(ff_cache3_data_mask_3_14) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache0_data_23_11),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_data_mask_3_18),
    .I3(ff_cache3_data_mask_3_14) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache0_data_15_11),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_data_mask_3_18),
    .I3(ff_cache3_data_mask_3_14) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache0_data_7_11),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_data_mask_3_18),
    .I3(ff_cache3_data_mask_3_14) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_20),
    .I1(ff_cache0_data_mask_3_13),
    .I2(ff_cache0_data_mask_2_14),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT3 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_0_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=8'h10;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_9),
    .I2(n6411_10),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n5889_20),
    .I1(n6695_12),
    .I2(n6695_13),
    .I3(n6695_14) 
);
defparam n6695_s6.INIT=16'h0700;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_12),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(ff_busy_11) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(n6693_15),
    .I2(ff_start),
    .I3(ff_busy_11) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5850_10),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_18),
    .I3(n5850_11) 
);
defparam n5850_s4.INIT=16'hFFE0;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(n5850_10),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9),
    .I3(n5867_7) 
);
defparam n5851_s7.INIT=16'h001F;
  LUT4 n5851_s8 (
    .F(n5851_11),
    .I0(n6695_12),
    .I1(w_command_vram_address[16]),
    .I2(n5851_13),
    .I3(n5851_14) 
);
defparam n5851_s8.INIT=16'h7000;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[15]),
    .I2(n5852_13),
    .I3(n5852_14) 
);
defparam n5852_s7.INIT=16'hB000;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[13]),
    .I2(n5854_12),
    .I3(n5854_13) 
);
defparam n5854_s7.INIT=16'hB000;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[12]),
    .I2(n5855_12),
    .I3(n5855_13) 
);
defparam n5855_s7.INIT=16'hB000;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[11]),
    .I2(n5856_12),
    .I3(n5856_13) 
);
defparam n5856_s7.INIT=16'hB000;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[10]),
    .I2(n5857_12),
    .I3(n5857_13) 
);
defparam n5857_s7.INIT=16'hB000;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[9]),
    .I2(n5858_12),
    .I3(n5858_13) 
);
defparam n5858_s7.INIT=16'hB000;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[8]),
    .I2(n5859_12),
    .I3(n5859_13) 
);
defparam n5859_s7.INIT=16'hB000;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[7]),
    .I2(n5860_12),
    .I3(n5860_13) 
);
defparam n5860_s7.INIT=16'hB000;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[6]),
    .I2(n5861_12),
    .I3(n5861_13) 
);
defparam n5861_s7.INIT=16'hB000;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[5]),
    .I2(n5862_12),
    .I3(n5862_13) 
);
defparam n5862_s7.INIT=16'hB000;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[4]),
    .I2(n5863_12),
    .I3(n5863_13) 
);
defparam n5863_s7.INIT=16'hB000;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[3]),
    .I2(n5864_12),
    .I3(n5864_13) 
);
defparam n5864_s7.INIT=16'hB000;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(n5852_12),
    .I1(w_command_vram_address[2]),
    .I2(n5865_12),
    .I3(n5865_13) 
);
defparam n5865_s7.INIT=16'hB000;
  LUT3 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_8),
    .I1(ff_flush_state_2_9),
    .I2(n5866_9) 
);
defparam n5866_s2.INIT=8'h04;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_19),
    .I1(n5866_11),
    .I2(n5866_12),
    .I3(ff_flush_state_2_9) 
);
defparam n5866_s3.INIT=16'h00BF;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_8),
    .I1(w_command_vram_wdata[30]),
    .I2(n5867_22),
    .I3(n5867_10) 
);
defparam n5867_s2.INIT=16'h0B00;
  LUT3 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_11),
    .I1(n5867_12),
    .I2(n5867_13) 
);
defparam n5867_s3.INIT=8'h10;
  LUT2 n5867_s4 (
    .F(n5867_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5867_s4.INIT=4'h8;
  LUT3 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_7),
    .I1(n5868_8),
    .I2(n5868_9) 
);
defparam n5868_s2.INIT=8'h10;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_10),
    .I1(w_command_vram_wdata[29]),
    .I2(n5868_11),
    .I3(n5868_12) 
);
defparam n5868_s3.INIT=16'hB000;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_22),
    .I1(n6409_11),
    .I2(n5869_8),
    .I3(n5869_9) 
);
defparam n5869_s2.INIT=16'h7000;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5867_8),
    .I1(w_command_vram_wdata[27]),
    .I2(n5870_7),
    .I3(n5870_8) 
);
defparam n5870_s2.INIT=16'hB000;
  LUT3 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_9),
    .I1(n5870_10),
    .I2(n5870_11) 
);
defparam n5870_s3.INIT=8'h10;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_20),
    .I1(n6188_8),
    .I2(n5871_8),
    .I3(n5871_9) 
);
defparam n5871_s2.INIT=16'h7000;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_10),
    .I1(n5871_11),
    .I2(ff_priority[1]),
    .I3(n5880_7) 
);
defparam n5871_s3.INIT=16'hCA00;
  LUT3 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_7),
    .I1(n5872_8),
    .I2(ff_vram_wdata_31_18) 
);
defparam n5872_s2.INIT=8'hE0;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_22),
    .I1(n6411_10),
    .I2(n5872_10),
    .I3(n5872_11) 
);
defparam n5872_s3.INIT=16'h7000;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n6695_12),
    .I1(w_command_vram_wdata[24]),
    .I2(n5873_7),
    .I3(n5873_8) 
);
defparam n5873_s2.INIT=16'h7000;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_6),
    .I1(n5874_7),
    .I2(n5874_8),
    .I3(n5874_9) 
);
defparam n5874_s2.INIT=16'h0007;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n6695_12),
    .I1(w_command_vram_wdata[22]),
    .I2(n5875_7),
    .I3(n5875_8) 
);
defparam n5875_s2.INIT=16'h7000;
  LUT3 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n5876_8),
    .I2(ff_vram_wdata_31_18) 
);
defparam n5876_s2.INIT=8'hE0;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_19),
    .I1(n6188_8),
    .I2(n5876_10),
    .I3(n5876_11) 
);
defparam n5876_s3.INIT=16'h7000;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[20]),
    .I2(n5877_27),
    .I3(n5877_10) 
);
defparam n5877_s2.INIT=16'hB000;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_31),
    .I1(w_command_vram_wdata[20]),
    .I2(n5877_25),
    .I3(n5877_13) 
);
defparam n5877_s3.INIT=16'hB000;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_14),
    .I1(n5877_15),
    .I2(n107_9),
    .I3(n5866_25) 
);
defparam n5877_s4.INIT=16'h7770;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n6695_12),
    .I1(w_command_vram_wdata[19]),
    .I2(n5878_7),
    .I3(n5878_8) 
);
defparam n5878_s2.INIT=16'h7000;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_24),
    .I1(n6411_9),
    .I2(n5879_8),
    .I3(n5879_9) 
);
defparam n5879_s2.INIT=16'h7000;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(ff_cache_vram_write),
    .I1(n5879_10),
    .I2(n5879_11),
    .I3(n5879_12) 
);
defparam n5879_s3.INIT=16'hBF00;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_27),
    .I1(n5880_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s2.INIT=16'h0305;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_priority[1]),
    .I3(n5880_11) 
);
defparam n5880_s3.INIT=16'hB000;
  LUT2 n5880_s4 (
    .F(n5880_7),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_wdata_31_18) 
);
defparam n5880_s4.INIT=4'h4;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(n5880_12),
    .I1(n5880_13),
    .I2(n110_9),
    .I3(n5866_25) 
);
defparam n5880_s5.INIT=16'h77F0;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_23),
    .I1(n6411_9),
    .I2(n5881_8),
    .I3(n5881_9) 
);
defparam n5881_s2.INIT=16'h7000;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_19),
    .I1(w_command_vram_wdata[15]),
    .I2(n5882_21),
    .I3(n5882_9) 
);
defparam n5882_s2.INIT=16'h0B00;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_10),
    .I1(n5882_11),
    .I2(ff_cache_vram_write),
    .I3(n5882_12) 
);
defparam n5882_s3.INIT=16'hFE00;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_6),
    .I1(n5883_7),
    .I2(n5883_8),
    .I3(n5867_7) 
);
defparam n5883_s2.INIT=16'h00FE;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n6695_12),
    .I1(w_command_vram_wdata[13]),
    .I2(n5884_7),
    .I3(n5884_8) 
);
defparam n5884_s2.INIT=16'h7000;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_27),
    .I1(n6409_11),
    .I2(n5885_8),
    .I3(n5885_9) 
);
defparam n5885_s2.INIT=16'h7000;
  LUT3 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_10),
    .I1(n5885_11),
    .I2(n5885_12) 
);
defparam n5885_s3.INIT=8'h10;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(ff_priority[0]),
    .I3(ff_flush_state_2_9) 
);
defparam n5886_s2.INIT=16'hC500;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_20),
    .I1(n5886_10),
    .I2(n5886_11),
    .I3(n5880_7) 
);
defparam n5886_s3.INIT=16'h00BF;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_24),
    .I1(n6411_9),
    .I2(n5887_8),
    .I3(n5887_9) 
);
defparam n5887_s2.INIT=16'h7000;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(ff_cache_vram_write),
    .I1(n5887_10),
    .I2(n5887_11),
    .I3(n5887_12) 
);
defparam n5887_s3.INIT=16'hBF00;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_8),
    .I1(n5888_9),
    .I2(n5888_10),
    .I3(n5888_11) 
);
defparam n5888_s2.INIT=16'h1000;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5877_31),
    .I1(w_command_vram_wdata[9]),
    .I2(n5888_12),
    .I3(n5888_13) 
);
defparam n5888_s3.INIT=16'h004F;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_9),
    .I1(ff_cache3_data[8]),
    .I2(n5889_10),
    .I3(n5889_11) 
);
defparam n5889_s2.INIT=16'h7000;
  LUT3 n5889_s4 (
    .F(n5889_7),
    .I0(n5889_12),
    .I1(n5889_13),
    .I2(ff_vram_wdata_31_18) 
);
defparam n5889_s4.INIT=8'hE0;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(n5882_19),
    .I1(w_command_vram_wdata[7]),
    .I2(n5890_18),
    .I3(n5890_8) 
);
defparam n5890_s2.INIT=16'h0B00;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_9),
    .I1(n5890_10),
    .I2(ff_cache_vram_write),
    .I3(n5890_11) 
);
defparam n5890_s3.INIT=16'hFE00;
  LUT3 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n5891_8),
    .I2(n5891_9) 
);
defparam n5891_s2.INIT=8'h10;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5868_10),
    .I1(w_command_vram_wdata[6]),
    .I2(n5891_10),
    .I3(n5891_11) 
);
defparam n5891_s3.INIT=16'hB000;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5882_19),
    .I1(w_command_vram_wdata[5]),
    .I2(n5892_18),
    .I3(n5892_8) 
);
defparam n5892_s2.INIT=16'h0B00;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_9),
    .I1(n5892_10),
    .I2(ff_cache_vram_write),
    .I3(n5892_11) 
);
defparam n5892_s3.INIT=16'hFE00;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_6),
    .I1(n5893_7),
    .I2(n5893_8),
    .I3(n5867_7) 
);
defparam n5893_s2.INIT=16'h00FE;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n6695_12),
    .I1(w_command_vram_wdata[3]),
    .I2(n5894_7),
    .I3(n5894_8) 
);
defparam n5894_s2.INIT=16'h7000;
  LUT3 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_7),
    .I1(n5895_8),
    .I2(n5895_9) 
);
defparam n5895_s2.INIT=8'h40;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_10),
    .I1(n125_9),
    .I2(ff_cache_vram_write),
    .I3(ff_flush_state_2_9) 
);
defparam n5895_s3.INIT=16'h3500;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_priority[1]),
    .I3(n5896_8) 
);
defparam n5896_s2.INIT=16'hB000;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_23),
    .I1(n5896_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s3.INIT=16'h0305;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(n5896_11),
    .I1(n5896_12),
    .I2(n126_9),
    .I3(n5866_25) 
);
defparam n5896_s4.INIT=16'h77F0;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n6695_12),
    .I1(w_command_vram_wdata[0]),
    .I2(n5897_7),
    .I3(n5897_8) 
);
defparam n5897_s2.INIT=16'h7000;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5898_s7.INIT=16'h0503;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5898_s8.INIT=16'h0503;
  LUT4 n5898_s9 (
    .F(n5898_12),
    .I0(n6695_12),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5898_15),
    .I3(n5898_16) 
);
defparam n5898_s9.INIT=16'h7000;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5899_s7.INIT=16'h0503;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5899_s8.INIT=16'h0503;
  LUT3 n5899_s9 (
    .F(n5899_12),
    .I0(n6695_12),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5899_13) 
);
defparam n5899_s9.INIT=8'h70;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5900_s7.INIT=16'h0503;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5900_s8.INIT=16'h0503;
  LUT4 n5900_s9 (
    .F(n5900_12),
    .I0(n6695_12),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5900_13),
    .I3(n5900_14) 
);
defparam n5900_s9.INIT=16'h7000;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5901_s7.INIT=16'h0503;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5901_s8.INIT=16'h0503;
  LUT4 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_13),
    .I1(ff_cache2_data_mask[0]),
    .I2(n5889_20),
    .I3(n5901_14) 
);
defparam n5901_s9.INIT=16'h7000;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(n1350_4),
    .I1(n5284_7),
    .I2(ff_cache1_already_read_9),
    .I3(ff_cache0_already_read_12) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache1_already_read_s7.INIT=16'h8F00;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s5.INIT=16'h0100;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache3_address_16_20),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT2 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_busy_11) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=4'h4;
  LUT2 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache_vram_rdata_7_12) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=4'h1;
  LUT2 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=4'h1;
  LUT2 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(w_command_vram_valid),
    .I1(ff_vram_wdata_31_18) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=4'h4;
  LUT3 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_flush_state_2_s4.INIT=8'h01;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_16),
    .I1(n6693_22),
    .I2(ff_cache_vram_rdata_7_12),
    .I3(n6693_18) 
);
defparam n6693_s5.INIT=16'h000D;
  LUT2 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_15) 
);
defparam ff_vram_wdata_31_s5.INIT=4'h8;
  LUT2 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_address_15_18) 
);
defparam ff_cache0_address_15_s6.INIT=4'h8;
  LUT4 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache0_address_15_14),
    .I1(ff_cache0_already_read_13),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_address_15_20) 
);
defparam ff_cache0_address_15_s7.INIT=16'hF800;
  LUT2 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s6.INIT=4'h8;
  LUT3 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_14),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=8'h10;
  LUT2 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s6.INIT=4'h4;
  LUT2 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s6.INIT=4'h4;
  LUT2 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s6.INIT=4'h1;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_12),
    .I1(ff_vram_wdata_31_8),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s6.INIT=16'h00BF;
  LUT2 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(ff_cache1_data_31_19),
    .I1(ff_cache0_already_read_17) 
);
defparam ff_cache1_data_31_s8.INIT=4'h4;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_cache2_address_16_13),
    .I2(ff_cache_vram_write),
    .I3(ff_cache2_address_16_19) 
);
defparam ff_cache2_address_16_s6.INIT=16'h007F;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_mask_3_13),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_mask_2_18),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_14),
    .I1(ff_vram_wdata_31_8),
    .I2(ff_cache3_address_16_15),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_address_16_s6.INIT=16'h007F;
  LUT3 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_12),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache0_address_15_20),
    .I2(ff_busy_11) 
);
defparam ff_cache3_address_16_s7.INIT=8'h07;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_mask_3_13),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_16_20) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_mask_2_18),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_16_20) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_16_20) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_16_20) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_14),
    .I3(ff_vram_wdata_31_18) 
);
defparam ff_vram_address_16_s11.INIT=16'h4F00;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache0_already_read_13),
    .I2(n5284_7),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache0_data_en_s4.INIT=16'h008F;
  LUT3 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n6693_24),
    .I1(n6409_11),
    .I2(n6693_26) 
);
defparam ff_cache0_data_en_s5.INIT=8'hE0;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache3_already_read_14),
    .I3(ff_cache1_data_en_11) 
);
defparam ff_cache1_data_en_s4.INIT=16'h0E00;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_already_read_18),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6693_24),
    .I1(n6188_8),
    .I2(n6693_26) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6693_24),
    .I1(n6411_9),
    .I2(n6693_26) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT3 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_address_15_12),
    .I2(ff_flush_state_2_9) 
);
defparam ff_cache0_data_mask_2_s9.INIT=8'h10;
  LUT4 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(ff_cache0_address_15_18),
    .I1(n5643_9),
    .I2(n18_3),
    .I3(ff_cache0_data_mask_2_16) 
);
defparam ff_cache0_data_mask_2_s10.INIT=16'h7F00;
  LUT2 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_3_s7.INIT=4'h4;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_address_16_20),
    .I1(ff_cache3_data_mask_3_15),
    .I2(ff_flush_state_2_9),
    .I3(ff_cache3_data_mask_3_16) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'hEF00;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_vram_wdata_31_18),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_16_15) 
);
defparam ff_vram_valid_s5.INIT=16'h000B;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n369_8),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_valid_s6.INIT=16'h3A00;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_en_11),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h004F;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache0_data_31_11),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h3500;
  LUT3 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_start),
    .I1(ff_cache1_data_mask_3_18),
    .I2(ff_cache1_data_en_14) 
);
defparam ff_cache1_data_mask_3_s10.INIT=8'h10;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache0_data_23_11),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache0_data_15_11),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache0_data_7_11),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h3500;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache2_address_16_19),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_address_16_17),
    .I3(ff_flush_state_2_9) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache0_data_31_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0700;
  LUT3 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_start),
    .I1(ff_cache2_data_mask_3_18),
    .I2(ff_cache2_data_en_10) 
);
defparam ff_cache2_data_mask_3_s10.INIT=8'h10;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache0_data_23_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache0_data_15_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache0_data_7_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6411_s4 (
    .F(n6411_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s4.INIT=8'h10;
  LUT3 n6411_s5 (
    .F(n6411_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n6411_s5.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n5901_13),
    .I1(n5889_9),
    .I2(n6695_15),
    .I3(n6695_16) 
);
defparam n6695_s7.INIT=16'h0001;
  LUT4 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_17),
    .I1(n6695_18),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n6695_s8.INIT=16'h1000;
  LUT2 n6695_s9 (
    .F(n6695_14),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam n6695_s9.INIT=4'h1;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s8.INIT=4'h6;
  LUT4 n6693_s9 (
    .F(n6693_15),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s9.INIT=16'hB0BB;
  LUT4 n5850_s5 (
    .F(n5850_10),
    .I0(n5877_31),
    .I1(n5877_29),
    .I2(ff_priority[1]),
    .I3(ff_vram_wdata_31_8) 
);
defparam n5850_s5.INIT=16'hCA00;
  LUT3 n5850_s6 (
    .F(n5850_11),
    .I0(n6695_12),
    .I1(w_command_vram_write),
    .I2(n5889_20) 
);
defparam n5850_s6.INIT=8'hD0;
  LUT3 n5643_s4 (
    .F(n5643_9),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5643_s4.INIT=8'h40;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(n5901_13),
    .I1(ff_cache2_address[16]),
    .I2(n5851_17),
    .I3(n5889_20) 
);
defparam n5851_s10.INIT=16'h0700;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(n5889_9),
    .I1(ff_cache3_address[16]),
    .I2(ff_cache0_address[16]),
    .I3(n6695_15) 
);
defparam n5851_s11.INIT=16'h0777;
  LUT2 n5852_s9 (
    .F(n5852_12),
    .I0(n5852_23),
    .I1(n5852_16) 
);
defparam n5852_s9.INIT=4'h8;
  LUT3 n5852_s10 (
    .F(n5852_13),
    .I0(n5889_9),
    .I1(ff_cache3_address[15]),
    .I2(n5852_17) 
);
defparam n5852_s10.INIT=8'h70;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(n5901_13),
    .I1(ff_cache2_address[15]),
    .I2(n5852_21),
    .I3(n5852_25) 
);
defparam n5852_s11.INIT=16'h0007;
  LUT3 n5853_s9 (
    .F(n5853_12),
    .I0(n5853_13),
    .I1(n5853_14),
    .I2(n5853_15) 
);
defparam n5853_s9.INIT=8'h80;
  LUT3 n5854_s9 (
    .F(n5854_12),
    .I0(n6695_15),
    .I1(ff_cache0_address[13]),
    .I2(n5854_14) 
);
defparam n5854_s9.INIT=8'h70;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(n5901_13),
    .I1(ff_cache2_address[13]),
    .I2(n5854_20),
    .I3(n5854_18) 
);
defparam n5854_s10.INIT=16'h0007;
  LUT3 n5855_s9 (
    .F(n5855_12),
    .I0(n5889_9),
    .I1(ff_cache3_address[12]),
    .I2(n5855_14) 
);
defparam n5855_s9.INIT=8'h70;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(n5901_13),
    .I1(ff_cache2_address[12]),
    .I2(n5855_18),
    .I3(n5855_20) 
);
defparam n5855_s10.INIT=16'h0007;
  LUT3 n5856_s9 (
    .F(n5856_12),
    .I0(n5901_13),
    .I1(ff_cache2_address[11]),
    .I2(n5856_14) 
);
defparam n5856_s9.INIT=8'h70;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(n5889_9),
    .I1(ff_cache3_address[11]),
    .I2(n5856_18),
    .I3(n5856_20) 
);
defparam n5856_s10.INIT=16'h0007;
  LUT3 n5857_s9 (
    .F(n5857_12),
    .I0(n6695_16),
    .I1(ff_cache1_address[10]),
    .I2(n5857_14) 
);
defparam n5857_s9.INIT=8'h70;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(n6695_15),
    .I1(ff_cache0_address[10]),
    .I2(n5857_20),
    .I3(n5857_18) 
);
defparam n5857_s10.INIT=16'h0007;
  LUT3 n5858_s9 (
    .F(n5858_12),
    .I0(n5901_13),
    .I1(ff_cache2_address[9]),
    .I2(n5858_14) 
);
defparam n5858_s9.INIT=8'h70;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(n5889_9),
    .I1(ff_cache3_address[9]),
    .I2(n5858_18),
    .I3(n5858_20) 
);
defparam n5858_s10.INIT=16'h0007;
  LUT3 n5859_s9 (
    .F(n5859_12),
    .I0(n5901_13),
    .I1(ff_cache2_address[8]),
    .I2(n5859_14) 
);
defparam n5859_s9.INIT=8'h70;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(n5889_9),
    .I1(ff_cache3_address[8]),
    .I2(n5859_18),
    .I3(n5859_20) 
);
defparam n5859_s10.INIT=16'h0007;
  LUT3 n5860_s9 (
    .F(n5860_12),
    .I0(n5901_13),
    .I1(ff_cache2_address[7]),
    .I2(n5860_14) 
);
defparam n5860_s9.INIT=8'h70;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(n5889_9),
    .I1(ff_cache3_address[7]),
    .I2(n5860_18),
    .I3(n5860_20) 
);
defparam n5860_s10.INIT=16'h0007;
  LUT3 n5861_s9 (
    .F(n5861_12),
    .I0(n6695_15),
    .I1(ff_cache0_address[6]),
    .I2(n5861_14) 
);
defparam n5861_s9.INIT=8'h70;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(n5901_13),
    .I1(ff_cache2_address[6]),
    .I2(n5861_20),
    .I3(n5861_18) 
);
defparam n5861_s10.INIT=16'h0007;
  LUT3 n5862_s9 (
    .F(n5862_12),
    .I0(n6695_15),
    .I1(ff_cache0_address[5]),
    .I2(n5862_14) 
);
defparam n5862_s9.INIT=8'h70;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(n5901_13),
    .I1(ff_cache2_address[5]),
    .I2(n5862_20),
    .I3(n5862_18) 
);
defparam n5862_s10.INIT=16'h0007;
  LUT3 n5863_s9 (
    .F(n5863_12),
    .I0(n6695_15),
    .I1(ff_cache0_address[4]),
    .I2(n5863_14) 
);
defparam n5863_s9.INIT=8'h70;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(n5901_13),
    .I1(ff_cache2_address[4]),
    .I2(n5863_20),
    .I3(n5863_18) 
);
defparam n5863_s10.INIT=16'h0007;
  LUT3 n5864_s9 (
    .F(n5864_12),
    .I0(n6695_15),
    .I1(ff_cache0_address[3]),
    .I2(n5864_14) 
);
defparam n5864_s9.INIT=8'h70;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(n5901_13),
    .I1(ff_cache2_address[3]),
    .I2(n5864_20),
    .I3(n5864_18) 
);
defparam n5864_s10.INIT=16'h0007;
  LUT3 n5865_s9 (
    .F(n5865_12),
    .I0(n5901_13),
    .I1(ff_cache2_address[2]),
    .I2(n5865_14) 
);
defparam n5865_s9.INIT=8'h70;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(n5889_9),
    .I1(ff_cache3_address[2]),
    .I2(n5865_18),
    .I3(n5865_20) 
);
defparam n5865_s10.INIT=16'h0007;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(n5866_31),
    .I1(n5866_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s5.INIT=16'h030A;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_27),
    .I1(n5866_29),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s6.INIT=16'h3500;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(n5866_27),
    .I1(n6411_10),
    .I2(n5866_23),
    .I3(n6188_8) 
);
defparam n5866_s8.INIT=16'h0777;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(n5866_29),
    .I1(n6411_9),
    .I2(n5866_21),
    .I3(w_command_vram_wdata[31]) 
);
defparam n5866_s9.INIT=16'h7077;
  LUT2 n5867_s5 (
    .F(n5867_8),
    .I0(n5852_23),
    .I1(n5866_21) 
);
defparam n5867_s5.INIT=4'h8;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(n5901_13),
    .I1(ff_cache2_data[30]),
    .I2(ff_flush_state_2_9),
    .I3(n5867_15) 
);
defparam n5867_s7.INIT=16'h0700;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_30),
    .I1(n5867_26),
    .I2(ff_priority[0]),
    .I3(n5867_17) 
);
defparam n5867_s8.INIT=16'hCA00;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(n5867_24),
    .I1(n5867_28),
    .I2(ff_priority[0]),
    .I3(n5867_20) 
);
defparam n5867_s9.INIT=16'hCA00;
  LUT3 n5867_s10 (
    .F(n5867_13),
    .I0(n97_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5867_s10.INIT=8'h70;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(n5868_27),
    .I1(n5868_29),
    .I2(ff_priority[1]),
    .I3(n5868_15) 
);
defparam n5868_s4.INIT=16'hCA00;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_31),
    .I1(n5868_25),
    .I2(ff_priority[1]),
    .I3(n5868_18) 
);
defparam n5868_s5.INIT=16'hCA00;
  LUT3 n5868_s6 (
    .F(n5868_9),
    .I0(n98_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5868_s6.INIT=8'h70;
  LUT3 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_19),
    .I1(n5868_23),
    .I2(n5866_21) 
);
defparam n5868_s7.INIT=8'h10;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_29),
    .I1(n6411_9),
    .I2(ff_cache1_data[29]),
    .I3(n6695_16) 
);
defparam n5868_s8.INIT=16'h0777;
  LUT3 n5868_s9 (
    .F(n5868_12),
    .I0(n5901_13),
    .I1(ff_cache2_data[29]),
    .I2(n5868_21) 
);
defparam n5868_s9.INIT=8'h70;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(n5869_20),
    .I1(n6411_10),
    .I2(n5852_23),
    .I3(w_command_vram_wdata[28]) 
);
defparam n5869_s5.INIT=16'h7077;
  LUT3 n5869_s6 (
    .F(n5869_9),
    .I0(n5901_13),
    .I1(ff_cache2_data[28]),
    .I2(n5869_13) 
);
defparam n5869_s6.INIT=8'h70;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_priority[1]),
    .I3(n5869_14) 
);
defparam n5869_s7.INIT=16'hB000;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(n5869_22),
    .I1(n5869_20),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s8.INIT=16'h0305;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(n5901_13),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache0_data[27]),
    .I3(n6695_15) 
);
defparam n5870_s4.INIT=16'h0777;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(ff_flush_state[2]),
    .I1(n5870_22),
    .I2(ff_cache1_data_en_12),
    .I3(n5870_18) 
);
defparam n5870_s5.INIT=16'h002F;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(n5870_22),
    .I1(n5870_24),
    .I2(ff_priority[1]),
    .I3(n5868_15) 
);
defparam n5870_s6.INIT=16'hCA00;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_26),
    .I1(n5870_20),
    .I2(ff_priority[1]),
    .I3(n5868_18) 
);
defparam n5870_s7.INIT=16'hCA00;
  LUT3 n5870_s8 (
    .F(n5870_11),
    .I0(n100_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5870_s8.INIT=8'h70;
  LUT3 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_26),
    .I1(n6409_11),
    .I2(n5871_18) 
);
defparam n5871_s5.INIT=8'h07;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(n5871_22),
    .I1(n6411_10),
    .I2(n5871_24),
    .I3(n6411_9) 
);
defparam n5871_s6.INIT=16'h0777;
  LUT3 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_26),
    .I1(n5871_22),
    .I2(ff_priority[0]) 
);
defparam n5871_s7.INIT=8'h35;
  LUT3 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_20),
    .I1(n5871_24),
    .I2(ff_priority[0]) 
);
defparam n5871_s8.INIT=8'h35;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_26),
    .I1(n5872_20),
    .I2(ff_priority[1]),
    .I3(n5868_18) 
);
defparam n5872_s4.INIT=16'h3500;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_22),
    .I1(n5872_24),
    .I2(ff_priority[1]),
    .I3(n5868_15) 
);
defparam n5872_s5.INIT=16'h3500;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_24),
    .I1(n6411_9),
    .I2(n5872_20),
    .I3(n6188_8) 
);
defparam n5872_s7.INIT=16'h0777;
  LUT3 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_26),
    .I1(n6409_11),
    .I2(n5872_18) 
);
defparam n5872_s8.INIT=8'h70;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(n5889_9),
    .I1(ff_cache3_data[24]),
    .I2(n5873_20),
    .I3(n5873_22) 
);
defparam n5873_s4.INIT=16'h0007;
  LUT3 n5873_s5 (
    .F(n5873_8),
    .I0(n5901_13),
    .I1(ff_cache2_data[24]),
    .I2(n5889_20) 
);
defparam n5873_s5.INIT=8'h70;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(n5877_31),
    .I1(w_command_vram_wdata[24]),
    .I2(n5877_25),
    .I3(n5873_13) 
);
defparam n5873_s6.INIT=16'hB000;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[24]),
    .I2(n5877_27),
    .I3(n5873_14) 
);
defparam n5873_s7.INIT=16'hB000;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(ff_flush_state_2_9),
    .I1(w_command_vram_wdata[23]),
    .I2(n5866_21),
    .I3(n5874_10) 
);
defparam n5874_s3.INIT=16'hF100;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(n5868_23),
    .I1(n5852_23),
    .I2(w_command_vram_wdata[23]),
    .I3(n5874_11) 
);
defparam n5874_s4.INIT=16'h4F00;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5877_31),
    .I1(w_command_vram_wdata[23]),
    .I2(n5877_25),
    .I3(n5874_12) 
);
defparam n5874_s5.INIT=16'hB000;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[23]),
    .I2(n5877_27),
    .I3(n5874_13) 
);
defparam n5874_s6.INIT=16'hB000;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(ff_cache3_address_16_14),
    .I1(n6411_9),
    .I2(ff_cache3_data[22]),
    .I3(n5875_22) 
);
defparam n5875_s4.INIT=16'h007F;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(n6695_16),
    .I1(ff_cache1_data[22]),
    .I2(n5875_18),
    .I3(n5889_20) 
);
defparam n5875_s5.INIT=16'h0700;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(n5877_31),
    .I1(w_command_vram_wdata[22]),
    .I2(n5877_25),
    .I3(n5875_13) 
);
defparam n5875_s6.INIT=16'hB000;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[22]),
    .I2(n5877_27),
    .I3(n5875_14) 
);
defparam n5875_s7.INIT=16'hB000;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5876_25),
    .I1(n5876_19),
    .I2(ff_priority[1]),
    .I3(n5868_18) 
);
defparam n5876_s4.INIT=16'h3500;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(n5876_21),
    .I1(n5876_23),
    .I2(ff_priority[1]),
    .I3(n5868_15) 
);
defparam n5876_s5.INIT=16'h3500;
  LUT3 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_25),
    .I1(n6409_11),
    .I2(n5876_17) 
);
defparam n5876_s7.INIT=8'h70;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(n5876_21),
    .I1(n6411_10),
    .I2(n5876_23),
    .I3(n6411_9) 
);
defparam n5876_s8.INIT=16'h0777;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(n5871_12),
    .I1(ff_cache2_data[20]),
    .I2(n5877_33),
    .I3(ff_priority[0]) 
);
defparam n5877_s7.INIT=16'h0F77;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(ff_cache0_address_15_14),
    .I1(n5877_17),
    .I2(ff_cache1_data[20]),
    .I3(n5877_18) 
);
defparam n5877_s10.INIT=16'h0777;
  LUT3 n5877_s11 (
    .F(n5877_14),
    .I0(n5877_19),
    .I1(n5877_20),
    .I2(n5877_21) 
);
defparam n5877_s11.INIT=8'h01;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(n5877_22),
    .I1(w_command_vram_wdata[20]),
    .I2(n5877_23),
    .I3(n5889_20) 
);
defparam n5877_s12.INIT=16'h0B00;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(ff_cache3_address_16_14),
    .I1(n6411_9),
    .I2(ff_cache3_data[19]),
    .I3(n5878_22) 
);
defparam n5878_s4.INIT=16'h007F;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(n6695_16),
    .I1(ff_cache1_data[19]),
    .I2(n5878_18),
    .I3(n5889_20) 
);
defparam n5878_s5.INIT=16'h0700;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(n5877_31),
    .I1(w_command_vram_wdata[19]),
    .I2(n5877_25),
    .I3(n5878_13) 
);
defparam n5878_s6.INIT=16'hB000;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[19]),
    .I2(n5877_27),
    .I3(n5878_14) 
);
defparam n5878_s7.INIT=16'hB000;
  LUT3 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_20),
    .I1(n6188_8),
    .I2(n5879_18) 
);
defparam n5879_s5.INIT=8'h07;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_22),
    .I1(n6411_10),
    .I2(n5879_26),
    .I3(n6409_11) 
);
defparam n5879_s6.INIT=16'h0777;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_26),
    .I1(n5879_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5879_s7.INIT=16'hCFFA;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(n5879_20),
    .I1(n5879_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s8.INIT=16'hFACF;
  LUT3 n5879_s9 (
    .F(n5879_12),
    .I0(n109_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5879_s9.INIT=8'h70;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(ff_cache3_address_16_14),
    .I1(ff_cache3_data[17]),
    .I2(n5880_23),
    .I3(ff_priority[0]) 
);
defparam n5880_s8.INIT=16'h770F;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(n5852_23),
    .I1(w_command_vram_wdata[17]),
    .I2(n5880_21),
    .I3(n5880_16) 
);
defparam n5880_s9.INIT=16'h0B00;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(n5880_25),
    .I1(n6411_10),
    .I2(n5880_27),
    .I3(n6409_11) 
);
defparam n5880_s10.INIT=16'h0777;
  LUT3 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_21),
    .I1(n6411_10),
    .I2(n5881_17) 
);
defparam n5881_s5.INIT=8'h07;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(n5881_25),
    .I1(n6409_11),
    .I2(n5881_19),
    .I3(n6188_8) 
);
defparam n5881_s6.INIT=16'h0777;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(n5881_25),
    .I1(n5881_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s7.INIT=16'hCFFA;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(n5881_19),
    .I1(n5881_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s8.INIT=16'hFACF;
  LUT3 n5882_s6 (
    .F(n5882_9),
    .I0(n5882_27),
    .I1(n6409_11),
    .I2(n5882_15) 
);
defparam n5882_s6.INIT=8'h70;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[15]),
    .I2(n5882_25),
    .I3(n5882_17) 
);
defparam n5882_s7.INIT=16'h0B00;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(n5882_27),
    .I1(n5882_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s8.INIT=16'h0305;
  LUT3 n5882_s9 (
    .F(n5882_12),
    .I0(n112_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5882_s9.INIT=8'h70;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5877_31),
    .I1(w_command_vram_wdata[14]),
    .I2(n5877_25),
    .I3(n5883_9) 
);
defparam n5883_s3.INIT=16'hB000;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[14]),
    .I2(n5877_27),
    .I3(n5883_10) 
);
defparam n5883_s4.INIT=16'hB000;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n6695_12),
    .I1(w_command_vram_wdata[14]),
    .I2(n5883_11),
    .I3(n5883_20) 
);
defparam n5883_s5.INIT=16'h7000;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n5871_12),
    .I1(n6188_8),
    .I2(ff_cache2_data[13]),
    .I3(n5884_22) 
);
defparam n5884_s4.INIT=16'h007F;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(n6695_16),
    .I1(ff_cache1_data[13]),
    .I2(n5884_20),
    .I3(n5889_20) 
);
defparam n5884_s5.INIT=16'h0700;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(n5877_31),
    .I1(w_command_vram_wdata[13]),
    .I2(n5877_25),
    .I3(n5884_13) 
);
defparam n5884_s6.INIT=16'hB000;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[13]),
    .I2(n5877_27),
    .I3(n5884_14) 
);
defparam n5884_s7.INIT=16'hB000;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_23),
    .I1(ff_cache1_data_en_12),
    .I2(n5885_19),
    .I3(w_command_vram_wdata[12]) 
);
defparam n5885_s5.INIT=16'h7077;
  LUT3 n5885_s6 (
    .F(n5885_9),
    .I0(n5885_21),
    .I1(n6188_8),
    .I2(n5885_16) 
);
defparam n5885_s6.INIT=8'h70;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(n5885_23),
    .I1(n5885_25),
    .I2(ff_priority[1]),
    .I3(n5868_15) 
);
defparam n5885_s7.INIT=16'hCA00;
  LUT4 n5885_s8 (
    .F(n5885_11),
    .I0(n5885_27),
    .I1(n5885_21),
    .I2(ff_priority[1]),
    .I3(n5868_18) 
);
defparam n5885_s8.INIT=16'hCA00;
  LUT3 n5885_s9 (
    .F(n5885_12),
    .I0(n115_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5885_s9.INIT=8'h70;
  LUT3 n5886_s4 (
    .F(n5886_7),
    .I0(n5886_28),
    .I1(n5886_22),
    .I2(ff_priority[1]) 
);
defparam n5886_s4.INIT=8'h35;
  LUT3 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_24),
    .I1(n5886_26),
    .I2(ff_priority[1]) 
);
defparam n5886_s5.INIT=8'hCA;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(n5886_24),
    .I1(n6411_10),
    .I2(n5886_22),
    .I3(n6188_8) 
);
defparam n5886_s7.INIT=16'h0777;
  LUT3 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_28),
    .I1(n6409_11),
    .I2(n5886_18) 
);
defparam n5886_s8.INIT=8'h70;
  LUT3 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_20),
    .I1(n6188_8),
    .I2(n5887_18) 
);
defparam n5887_s5.INIT=8'h07;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(n5887_22),
    .I1(n6411_10),
    .I2(n5887_26),
    .I3(n6409_11) 
);
defparam n5887_s6.INIT=16'h0777;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(n5887_26),
    .I1(n5887_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5887_s7.INIT=16'hCFFA;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(n5887_20),
    .I1(n5887_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5887_s8.INIT=16'hFACF;
  LUT3 n5887_s9 (
    .F(n5887_12),
    .I0(n117_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5887_s9.INIT=8'h70;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5872_15),
    .I3(n6411_10) 
);
defparam n5888_s5.INIT=16'hAC00;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(ff_cache0_address_15_14),
    .I1(n6409_11),
    .I2(n5868_19),
    .I3(w_command_vram_wdata[9]) 
);
defparam n5888_s6.INIT=16'hF400;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(n5901_13),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache0_data[9]),
    .I3(n6695_15) 
);
defparam n5888_s7.INIT=16'h0777;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_wdata[9]),
    .I2(n5877_22),
    .I3(n5888_14) 
);
defparam n5888_s8.INIT=16'h00F1;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(n5877_18),
    .I1(ff_cache1_data[9]),
    .I2(n5888_19),
    .I3(n5877_25) 
);
defparam n5888_s9.INIT=16'h0700;
  LUT4 n5888_s10 (
    .F(n5888_13),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[9]),
    .I2(n5877_27),
    .I3(n5888_16) 
);
defparam n5888_s10.INIT=16'hB000;
  LUT3 n5889_s6 (
    .F(n5889_9),
    .I0(n5889_14),
    .I1(ff_cache3_data_en),
    .I2(n6411_9) 
);
defparam n5889_s6.INIT=8'h40;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_24),
    .I1(ff_cache1_data_en_12),
    .I2(n5885_19),
    .I3(w_command_vram_wdata[8]) 
);
defparam n5889_s7.INIT=16'h7077;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_28),
    .I1(n6409_11),
    .I2(n5889_22),
    .I3(n6188_8) 
);
defparam n5889_s8.INIT=16'h0777;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(n5889_28),
    .I1(n5889_22),
    .I2(ff_priority[1]),
    .I3(n5868_18) 
);
defparam n5889_s9.INIT=16'hCA00;
  LUT4 n5889_s10 (
    .F(n5889_13),
    .I0(n5889_24),
    .I1(n5889_26),
    .I2(ff_priority[1]),
    .I3(n5868_15) 
);
defparam n5889_s10.INIT=16'hCA00;
  LUT3 n5890_s5 (
    .F(n5890_8),
    .I0(n5890_24),
    .I1(n6409_11),
    .I2(n5890_14) 
);
defparam n5890_s5.INIT=8'h70;
  LUT4 n5890_s6 (
    .F(n5890_9),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[7]),
    .I2(n5890_22),
    .I3(n5890_16) 
);
defparam n5890_s6.INIT=16'h0B00;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(n5890_24),
    .I1(n5890_20),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s7.INIT=16'h0305;
  LUT3 n5890_s8 (
    .F(n5890_11),
    .I0(n120_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5890_s8.INIT=8'h70;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n5891_18),
    .I1(n5891_22),
    .I2(ff_priority[0]),
    .I3(n5867_20) 
);
defparam n5891_s4.INIT=16'hCA00;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_24),
    .I1(n5891_20),
    .I2(ff_priority[0]),
    .I3(n5867_17) 
);
defparam n5891_s5.INIT=16'hCA00;
  LUT3 n5891_s6 (
    .F(n5891_9),
    .I0(n121_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5891_s6.INIT=8'h70;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_22),
    .I1(n6411_9),
    .I2(ff_cache1_data[6]),
    .I3(n6695_16) 
);
defparam n5891_s7.INIT=16'h0777;
  LUT3 n5891_s8 (
    .F(n5891_11),
    .I0(n5901_13),
    .I1(ff_cache2_data[6]),
    .I2(n5891_16) 
);
defparam n5891_s8.INIT=8'h70;
  LUT3 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_24),
    .I1(n6409_11),
    .I2(n5892_14) 
);
defparam n5892_s5.INIT=8'h70;
  LUT4 n5892_s6 (
    .F(n5892_9),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[5]),
    .I2(n5892_22),
    .I3(n5892_16) 
);
defparam n5892_s6.INIT=16'h0B00;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(n5892_24),
    .I1(n5892_20),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5892_s7.INIT=16'h0305;
  LUT3 n5892_s8 (
    .F(n5892_11),
    .I0(n122_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5892_s8.INIT=8'h70;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5877_31),
    .I1(w_command_vram_wdata[4]),
    .I2(n5877_25),
    .I3(n5893_9) 
);
defparam n5893_s3.INIT=16'hB000;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[4]),
    .I2(n5877_27),
    .I3(n5893_10) 
);
defparam n5893_s4.INIT=16'hB000;
  LUT4 n5893_s5 (
    .F(n5893_8),
    .I0(n6695_12),
    .I1(w_command_vram_wdata[4]),
    .I2(n5893_11),
    .I3(n5893_12) 
);
defparam n5893_s5.INIT=16'h7000;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(n5871_12),
    .I1(n6188_8),
    .I2(ff_cache2_data[3]),
    .I3(n5894_22) 
);
defparam n5894_s4.INIT=16'h007F;
  LUT4 n5894_s5 (
    .F(n5894_8),
    .I0(n6695_16),
    .I1(ff_cache1_data[3]),
    .I2(n5894_20),
    .I3(n5889_20) 
);
defparam n5894_s5.INIT=16'h0700;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(n5877_31),
    .I1(w_command_vram_wdata[3]),
    .I2(n5877_25),
    .I3(n5894_13) 
);
defparam n5894_s6.INIT=16'hB000;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[3]),
    .I2(n5877_27),
    .I3(n5894_14) 
);
defparam n5894_s7.INIT=16'hB000;
  LUT3 n5895_s4 (
    .F(n5895_7),
    .I0(n5852_16),
    .I1(n5868_19),
    .I2(w_command_vram_wdata[2]) 
);
defparam n5895_s4.INIT=8'hD0;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_11),
    .I1(n6411_9),
    .I2(ff_cache1_data[2]),
    .I3(n6695_16) 
);
defparam n5895_s5.INIT=16'h0777;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_wdata[2]),
    .I2(n5877_22),
    .I3(n5895_12) 
);
defparam n5895_s6.INIT=16'hF100;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(n5895_13),
    .I1(n5895_14),
    .I2(n5895_15),
    .I3(ff_priority[0]) 
);
defparam n5895_s7.INIT=16'hF0EE;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(ff_cache3_address_16_14),
    .I1(ff_cache3_data[1]),
    .I2(n5896_19),
    .I3(ff_priority[0]) 
);
defparam n5896_s5.INIT=16'h770F;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(n5896_21),
    .I1(n6411_10),
    .I2(n5896_17),
    .I3(n5896_15) 
);
defparam n5896_s8.INIT=16'h0700;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(n5896_23),
    .I1(n6409_11),
    .I2(n5852_23),
    .I3(w_command_vram_wdata[1]) 
);
defparam n5896_s9.INIT=16'h7077;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(ff_cache3_address_16_14),
    .I1(n6411_9),
    .I2(ff_cache3_data[0]),
    .I3(n5897_18) 
);
defparam n5897_s4.INIT=16'h007F;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n6695_16),
    .I1(ff_cache1_data[0]),
    .I2(n5897_22),
    .I3(n5889_20) 
);
defparam n5897_s5.INIT=16'h0700;
  LUT4 n5897_s6 (
    .F(n5897_9),
    .I0(n5877_29),
    .I1(w_command_vram_wdata[0]),
    .I2(n5877_27),
    .I3(n5897_13) 
);
defparam n5897_s6.INIT=16'hB000;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(n5877_31),
    .I1(w_command_vram_wdata[0]),
    .I2(n5877_25),
    .I3(n5897_14) 
);
defparam n5897_s7.INIT=16'hB000;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5877_31),
    .I1(n5880_7),
    .I2(ff_vram_wdata_31_8),
    .I3(n5866_25) 
);
defparam n5898_s10.INIT=16'h7F00;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(n5877_29),
    .I1(n5880_7),
    .I2(ff_vram_wdata_31_8),
    .I3(n5866_25) 
);
defparam n5898_s11.INIT=16'h7F00;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(n5871_12),
    .I1(n6188_8),
    .I2(ff_cache2_data_mask[3]),
    .I3(n5898_22) 
);
defparam n5898_s12.INIT=16'h007F;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(n6695_16),
    .I1(ff_cache1_data_mask[3]),
    .I2(n5898_20),
    .I3(n5889_20) 
);
defparam n5898_s13.INIT=16'h0700;
  LUT3 n5899_s10 (
    .F(n5899_13),
    .I0(n5889_20),
    .I1(n5899_14),
    .I2(n5899_15) 
);
defparam n5899_s10.INIT=8'h80;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(n5889_9),
    .I1(ff_cache3_data_mask[1]),
    .I2(n5900_18),
    .I3(n5900_20) 
);
defparam n5900_s10.INIT=16'h0007;
  LUT3 n5900_s11 (
    .F(n5900_14),
    .I0(n5901_13),
    .I1(ff_cache2_data_mask[1]),
    .I2(n5889_20) 
);
defparam n5900_s11.INIT=8'h70;
  LUT3 n5901_s10 (
    .F(n5901_13),
    .I0(n5901_15),
    .I1(ff_cache2_data_en),
    .I2(n6188_8) 
);
defparam n5901_s10.INIT=8'h40;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(n6695_12),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5901_19),
    .I3(n5901_17) 
);
defparam n5901_s11.INIT=16'h0700;
  LUT2 ff_cache0_already_read_s8 (
    .F(ff_cache0_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache_vram_write) 
);
defparam ff_cache0_already_read_s8.INIT=4'h4;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT2 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s9.INIT=4'h4;
  LUT3 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_14),
    .I0(n6693_15),
    .I1(ff_cache_vram_write),
    .I2(n5284_7) 
);
defparam ff_cache2_already_read_s10.INIT=8'h07;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(ff_cache_vram_rdata_en_13),
    .I2(ff_cache_vram_rdata_en_14),
    .I3(n6693_22) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'h004F;
  LUT4 n6693_s10 (
    .F(n6693_16),
    .I0(n6693_19),
    .I1(ff_cache_vram_rdata_en_13),
    .I2(ff_cache_vram_rdata_en_14),
    .I3(ff_busy_11) 
);
defparam n6693_s10.INIT=16'h4F00;
  LUT3 n6693_s12 (
    .F(n6693_18),
    .I0(ff_cache_vram_write),
    .I1(n6693_20),
    .I2(ff_cache0_address_15_20) 
);
defparam n6693_s12.INIT=8'h80;
  LUT2 ff_cache0_address_15_s9 (
    .F(ff_cache0_address_15_14),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s9.INIT=4'h4;
  LUT4 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_14),
    .I0(n1350_4),
    .I1(ff_cache0_address_15_18),
    .I2(ff_cache1_already_read_9),
    .I3(n5625_9) 
);
defparam ff_cache0_data_31_s9.INIT=16'h00EF;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache1_already_read_12),
    .I1(n6693_20),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s7.INIT=16'h7077;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n5872_15),
    .I2(ff_vram_wdata_31_8),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s8.INIT=16'h8F00;
  LUT2 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(n5889_14),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_address_16_s9.INIT=4'h4;
  LUT2 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_16_s10.INIT=4'h8;
  LUT4 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_en_s6.INIT=16'h008F;
  LUT2 ff_cache1_data_en_s7 (
    .F(ff_cache1_data_en_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s7.INIT=4'h1;
  LUT4 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(n6693_24),
    .I1(n6409_11),
    .I2(ff_start),
    .I3(n6693_26) 
);
defparam ff_cache0_data_mask_2_s11.INIT=16'h0E00;
  LUT4 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(w_cache2_hit),
    .I1(n5284_7),
    .I2(ff_cache3_address_16_11),
    .I3(n6693_15) 
);
defparam ff_cache3_data_mask_3_s10.INIT=16'h0100;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_16),
    .I0(n6693_24),
    .I1(n6411_9),
    .I2(ff_start),
    .I3(n6693_26) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h0E00;
  LUT3 n6695_s10 (
    .F(n6695_15),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache0_data_en),
    .I2(n6409_11) 
);
defparam n6695_s10.INIT=8'h40;
  LUT3 n6695_s11 (
    .F(n6695_16),
    .I0(n6695_19),
    .I1(ff_cache1_data_en),
    .I2(n6411_10) 
);
defparam n6695_s11.INIT=8'h40;
  LUT4 n6695_s12 (
    .F(n6695_17),
    .I0(n6695_19),
    .I1(n5889_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6695_s12.INIT=16'h3500;
  LUT4 n6695_s13 (
    .F(n6695_18),
    .I0(ff_cache0_address_15_16),
    .I1(n5901_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6695_s13.INIT=16'h0305;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(n5872_15),
    .I1(n6411_10),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5852_s13.INIT=16'hB0BB;
  LUT4 n5852_s14 (
    .F(n5852_17),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[15]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5852_s14.INIT=16'h00F1;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(ff_cache3_address_16_14),
    .I1(n6411_9),
    .I2(ff_cache3_address[14]),
    .I3(n5853_18) 
);
defparam n5853_s10.INIT=16'h007F;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(ff_cache0_address_15_14),
    .I1(ff_cache0_address[14]),
    .I2(n6409_11),
    .I3(n5867_7) 
);
defparam n5853_s11.INIT=16'h007F;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(n5901_13),
    .I1(ff_cache2_address[14]),
    .I2(ff_cache1_address[14]),
    .I3(n6695_16) 
);
defparam n5853_s12.INIT=16'h0777;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[13]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5854_s11.INIT=16'h00F1;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[12]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5855_s11.INIT=16'h00F1;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[11]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5856_s11.INIT=16'h00F1;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[10]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5857_s11.INIT=16'h00F1;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[9]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5858_s11.INIT=16'h00F1;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[8]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5859_s11.INIT=16'h00F1;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[7]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5860_s11.INIT=16'h00F1;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[6]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5861_s11.INIT=16'h00F1;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[5]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5862_s11.INIT=16'h00F1;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[4]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5863_s11.INIT=16'h00F1;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[3]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5864_s11.INIT=16'h00F1;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[2]),
    .I2(n5877_22),
    .I3(n5867_7) 
);
defparam n5865_s11.INIT=16'h00F1;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(n5889_9),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache0_data[30]),
    .I3(n6695_15) 
);
defparam n5867_s12.INIT=16'h0777;
  LUT2 n5867_s14 (
    .F(n5867_17),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write) 
);
defparam n5867_s14.INIT=4'h1;
  LUT2 n5867_s17 (
    .F(n5867_20),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[1]) 
);
defparam n5867_s17.INIT=4'h4;
  LUT2 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]) 
);
defparam n5868_s12.INIT=4'h4;
  LUT2 n5868_s15 (
    .F(n5868_18),
    .I0(ff_priority[0]),
    .I1(ff_cache_vram_write) 
);
defparam n5868_s15.INIT=4'h1;
  LUT3 n5868_s16 (
    .F(n5868_19),
    .I0(n5901_15),
    .I1(ff_cache2_data_en),
    .I2(n6188_8) 
);
defparam n5868_s16.INIT=8'hB0;
  LUT4 n5868_s18 (
    .F(n5868_21),
    .I0(ff_cache0_address_15_14),
    .I1(ff_cache0_data[29]),
    .I2(n6409_11),
    .I3(ff_flush_state_2_9) 
);
defparam n5868_s18.INIT=16'h007F;
  LUT3 n5869_s10 (
    .F(n5869_13),
    .I0(n5889_9),
    .I1(ff_cache3_data[28]),
    .I2(n5869_18) 
);
defparam n5869_s10.INIT=8'h07;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(n5871_12),
    .I1(ff_cache2_data[28]),
    .I2(n5869_16),
    .I3(ff_priority[0]) 
);
defparam n5869_s11.INIT=16'h0F77;
  LUT2 n5871_s9 (
    .F(n5871_12),
    .I0(n5901_15),
    .I1(ff_cache2_data_en) 
);
defparam n5871_s9.INIT=4'h4;
  LUT2 n5872_s12 (
    .F(n5872_15),
    .I0(n6695_19),
    .I1(ff_cache1_data_en) 
);
defparam n5872_s12.INIT=4'h4;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(ff_cache0_address_15_14),
    .I1(n5873_15),
    .I2(ff_cache1_data[24]),
    .I3(n5877_18) 
);
defparam n5873_s10.INIT=16'h0777;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(n5871_12),
    .I1(ff_cache2_data[24]),
    .I2(n5873_16),
    .I3(ff_priority[0]) 
);
defparam n5873_s11.INIT=16'h0F77;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(n5901_13),
    .I1(ff_cache2_data[23]),
    .I2(ff_cache0_data[23]),
    .I3(n6695_15) 
);
defparam n5874_s7.INIT=16'h0777;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(n5889_9),
    .I1(ff_cache3_data[23]),
    .I2(ff_cache1_data[23]),
    .I3(n6695_16) 
);
defparam n5874_s8.INIT=16'h0777;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(ff_cache0_address_15_14),
    .I1(n5874_14),
    .I2(ff_cache1_data[23]),
    .I3(n5877_18) 
);
defparam n5874_s9.INIT=16'h0777;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache3_address_16_14),
    .I1(n5874_15),
    .I2(ff_cache2_data[23]),
    .I3(ff_cache2_address_16_15) 
);
defparam n5874_s10.INIT=16'h0777;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(ff_cache0_address_15_14),
    .I1(n5875_15),
    .I2(ff_cache1_data[22]),
    .I3(n5877_18) 
);
defparam n5875_s10.INIT=16'h0777;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(n5871_12),
    .I1(ff_cache2_data[22]),
    .I2(n5875_16),
    .I3(ff_priority[0]) 
);
defparam n5875_s11.INIT=16'h0F77;
  LUT2 n5877_s14 (
    .F(n5877_17),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data[20]) 
);
defparam n5877_s14.INIT=4'h4;
  LUT3 n5877_s15 (
    .F(n5877_18),
    .I0(n6695_19),
    .I1(ff_priority[0]),
    .I2(ff_cache1_data_en) 
);
defparam n5877_s15.INIT=8'h40;
  LUT4 n5877_s16 (
    .F(n5877_19),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5877_s16.INIT=16'hAC00;
  LUT4 n5877_s17 (
    .F(n5877_20),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5871_12),
    .I3(n6188_8) 
);
defparam n5877_s17.INIT=16'hAC00;
  LUT4 n5877_s18 (
    .F(n5877_21),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5872_15),
    .I3(n6411_10) 
);
defparam n5877_s18.INIT=16'hAC00;
  LUT2 n5877_s19 (
    .F(n5877_22),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5877_s19.INIT=4'h6;
  LUT4 n5877_s20 (
    .F(n5877_23),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache3_address_16_14),
    .I3(n6411_9) 
);
defparam n5877_s20.INIT=16'hAC00;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache0_address_15_14),
    .I1(n5878_15),
    .I2(ff_cache1_data[19]),
    .I3(n5877_18) 
);
defparam n5878_s10.INIT=16'h0777;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(n5871_12),
    .I1(ff_cache2_data[19]),
    .I2(n5878_16),
    .I3(ff_priority[0]) 
);
defparam n5878_s11.INIT=16'h0F77;
  LUT4 n5880_s13 (
    .F(n5880_16),
    .I0(ff_cache3_address_16_14),
    .I1(n6411_9),
    .I2(ff_cache3_data[17]),
    .I3(n5880_19) 
);
defparam n5880_s13.INIT=16'h007F;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(ff_cache3_data[15]),
    .I1(n5889_9),
    .I2(ff_cache2_data[15]),
    .I3(n5901_13) 
);
defparam n5882_s12.INIT=16'h0777;
  LUT4 n5882_s14 (
    .F(n5882_17),
    .I0(ff_priority[0]),
    .I1(ff_cache2_data[15]),
    .I2(n5871_12),
    .I3(ff_priority[1]) 
);
defparam n5882_s14.INIT=16'hBF00;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(ff_cache0_address_15_14),
    .I1(n5883_13),
    .I2(ff_cache1_data[14]),
    .I3(n5877_18) 
);
defparam n5883_s6.INIT=16'h0777;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(ff_cache3_address_16_14),
    .I1(n5883_14),
    .I2(ff_cache2_data[14]),
    .I3(ff_cache2_address_16_15) 
);
defparam n5883_s7.INIT=16'h0777;
  LUT3 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_15),
    .I1(n5883_16),
    .I2(n5883_17) 
);
defparam n5883_s8.INIT=8'h01;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(ff_cache0_address_15_14),
    .I1(n5884_15),
    .I2(ff_cache1_data[13]),
    .I3(n5877_18) 
);
defparam n5884_s10.INIT=16'h0777;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(n5871_12),
    .I1(ff_cache2_data[13]),
    .I2(n5884_16),
    .I3(ff_priority[0]) 
);
defparam n5884_s11.INIT=16'h0F77;
  LUT3 n5885_s13 (
    .F(n5885_16),
    .I0(n5889_9),
    .I1(ff_cache3_data[12]),
    .I2(ff_flush_state_2_9) 
);
defparam n5885_s13.INIT=8'h07;
  LUT4 n5888_s11 (
    .F(n5888_14),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache3_address_16_14),
    .I3(n6411_9) 
);
defparam n5888_s11.INIT=16'hAC00;
  LUT4 n5888_s13 (
    .F(n5888_16),
    .I0(n5871_12),
    .I1(ff_cache2_data[9]),
    .I2(n5888_17),
    .I3(ff_priority[0]) 
);
defparam n5888_s13.INIT=16'h0F77;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5889_s11.INIT=16'h8000;
  LUT4 n5890_s11 (
    .F(n5890_14),
    .I0(ff_cache3_data[7]),
    .I1(n5889_9),
    .I2(ff_cache2_data[7]),
    .I3(n5901_13) 
);
defparam n5890_s11.INIT=16'h0777;
  LUT4 n5890_s13 (
    .F(n5890_16),
    .I0(ff_priority[0]),
    .I1(ff_cache2_data[7]),
    .I2(n5871_12),
    .I3(ff_priority[1]) 
);
defparam n5890_s13.INIT=16'hBF00;
  LUT4 n5891_s13 (
    .F(n5891_16),
    .I0(ff_cache0_address_15_14),
    .I1(ff_cache0_data[6]),
    .I2(n6409_11),
    .I3(ff_flush_state_2_9) 
);
defparam n5891_s13.INIT=16'h007F;
  LUT4 n5892_s11 (
    .F(n5892_14),
    .I0(ff_cache3_data[5]),
    .I1(n5889_9),
    .I2(ff_cache2_data[5]),
    .I3(n5901_13) 
);
defparam n5892_s11.INIT=16'h0777;
  LUT4 n5892_s13 (
    .F(n5892_16),
    .I0(ff_priority[0]),
    .I1(ff_cache2_data[5]),
    .I2(n5871_12),
    .I3(ff_priority[1]) 
);
defparam n5892_s13.INIT=16'hBF00;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(ff_cache0_address_15_14),
    .I1(n5893_13),
    .I2(ff_cache1_data[4]),
    .I3(n5877_18) 
);
defparam n5893_s6.INIT=16'h0777;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(ff_cache3_address_16_14),
    .I1(n5893_14),
    .I2(ff_cache2_data[4]),
    .I3(ff_cache2_address_16_15) 
);
defparam n5893_s7.INIT=16'h0777;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(n5901_13),
    .I1(ff_cache2_data[4]),
    .I2(n5893_15),
    .I3(n5893_16) 
);
defparam n5893_s8.INIT=16'h0007;
  LUT3 n5893_s9 (
    .F(n5893_12),
    .I0(n6695_15),
    .I1(ff_cache0_data[4]),
    .I2(ff_flush_state_2_9) 
);
defparam n5893_s9.INIT=8'h07;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(ff_cache0_address_15_14),
    .I1(n5894_15),
    .I2(ff_cache1_data[3]),
    .I3(n5877_18) 
);
defparam n5894_s10.INIT=16'h0777;
  LUT4 n5894_s11 (
    .F(n5894_14),
    .I0(ff_cache3_address_16_14),
    .I1(n5894_16),
    .I2(ff_cache2_data[3]),
    .I3(ff_cache2_address_16_15) 
);
defparam n5894_s11.INIT=16'h0777;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s8.INIT=16'hCACC;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(n5901_13),
    .I1(ff_cache2_data[2]),
    .I2(ff_cache0_data[2]),
    .I3(n6695_15) 
);
defparam n5895_s9.INIT=16'h0777;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5871_12),
    .I3(ff_priority[1]) 
);
defparam n5895_s10.INIT=16'hAC00;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_address_15_14) 
);
defparam n5895_s11.INIT=16'h0A0C;
  LUT3 n5895_s12 (
    .F(n5895_15),
    .I0(n5895_16),
    .I1(n5895_11),
    .I2(ff_priority[1]) 
);
defparam n5895_s12.INIT=8'hCA;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache3_data[1]),
    .I1(n5889_9),
    .I2(ff_cache2_data[1]),
    .I3(n5901_13) 
);
defparam n5896_s12.INIT=16'h0777;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(n5871_12),
    .I1(ff_cache2_data[0]),
    .I2(n5897_15),
    .I3(ff_priority[0]) 
);
defparam n5897_s10.INIT=16'h0F77;
  LUT4 n5897_s11 (
    .F(n5897_14),
    .I0(ff_cache0_address_15_14),
    .I1(ff_cache0_data[0]),
    .I2(n5897_16),
    .I3(ff_priority[0]) 
);
defparam n5897_s11.INIT=16'h0F77;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(n5901_13),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_cache1_data_mask[2]),
    .I3(n6695_16) 
);
defparam n5899_s11.INIT=16'h0777;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(n5889_9),
    .I1(ff_cache3_data_mask[2]),
    .I2(ff_cache0_data_mask[2]),
    .I3(n6695_15) 
);
defparam n5899_s12.INIT=16'h0777;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5901_s12.INIT=16'h8000;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(n5889_9),
    .I1(ff_cache3_data_mask[0]),
    .I2(ff_cache1_data_mask[0]),
    .I3(n6695_16) 
);
defparam n5901_s14.INIT=16'h0777;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(n592_9),
    .I1(ff_cache3_already_read),
    .I2(w_cache2_hit),
    .I3(ff_cache3_data_mask_3_12) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h0D00;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache2_already_read),
    .I1(n550_9),
    .I2(w_cache2_hit),
    .I3(n1350_4) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h004F;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_14),
    .I0(ff_cache1_already_read),
    .I1(n1350_4),
    .I2(n508_9),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h00BF;
  LUT4 n6693_s13 (
    .F(n6693_19),
    .I0(ff_cache3_already_read),
    .I1(n592_9),
    .I2(ff_cache3_data_mask_3_12),
    .I3(w_cache2_hit) 
);
defparam n6693_s13.INIT=16'h00BF;
  LUT4 n6693_s14 (
    .F(n6693_20),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam n6693_s14.INIT=16'h8000;
  LUT4 ff_cache0_address_15_s11 (
    .F(ff_cache0_address_15_16),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam ff_cache0_address_15_s11.INIT=16'h8000;
  LUT3 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_15),
    .I0(ff_priority[0]),
    .I1(n5901_15),
    .I2(ff_cache2_data_en) 
);
defparam ff_cache2_address_16_s10.INIT=8'h10;
  LUT4 n6695_s14 (
    .F(n6695_19),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n6695_s14.INIT=16'h8000;
  LUT3 n5869_s13 (
    .F(n5869_16),
    .I0(n5889_14),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache3_data_en) 
);
defparam n5869_s13.INIT=8'h40;
  LUT2 n5873_s12 (
    .F(n5873_15),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data[24]) 
);
defparam n5873_s12.INIT=4'h4;
  LUT3 n5873_s13 (
    .F(n5873_16),
    .I0(n5889_14),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache3_data_en) 
);
defparam n5873_s13.INIT=8'h40;
  LUT2 n5874_s11 (
    .F(n5874_14),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data[23]) 
);
defparam n5874_s11.INIT=4'h4;
  LUT2 n5874_s12 (
    .F(n5874_15),
    .I0(ff_cache3_data[23]),
    .I1(ff_priority[0]) 
);
defparam n5874_s12.INIT=4'h8;
  LUT2 n5875_s12 (
    .F(n5875_15),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data[22]) 
);
defparam n5875_s12.INIT=4'h4;
  LUT3 n5875_s13 (
    .F(n5875_16),
    .I0(n5889_14),
    .I1(ff_cache3_data[22]),
    .I2(ff_cache3_data_en) 
);
defparam n5875_s13.INIT=8'h40;
  LUT2 n5878_s12 (
    .F(n5878_15),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data[19]) 
);
defparam n5878_s12.INIT=4'h4;
  LUT3 n5878_s13 (
    .F(n5878_16),
    .I0(n5889_14),
    .I1(ff_cache3_data[19]),
    .I2(ff_cache3_data_en) 
);
defparam n5878_s13.INIT=8'h40;
  LUT2 n5883_s10 (
    .F(n5883_13),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data[14]) 
);
defparam n5883_s10.INIT=4'h4;
  LUT2 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache3_data[14]),
    .I1(ff_priority[0]) 
);
defparam n5883_s11.INIT=4'h8;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5883_s12.INIT=16'h4000;
  LUT4 n5883_s13 (
    .F(n5883_16),
    .I0(n6695_19),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5883_s13.INIT=16'h4000;
  LUT4 n5883_s14 (
    .F(n5883_17),
    .I0(n5889_14),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5883_s14.INIT=16'h4000;
  LUT4 n5883_s15 (
    .F(n5883_18),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_cache2_data[14]) 
);
defparam n5883_s15.INIT=16'h4000;
  LUT2 n5884_s12 (
    .F(n5884_15),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data[13]) 
);
defparam n5884_s12.INIT=4'h4;
  LUT3 n5884_s13 (
    .F(n5884_16),
    .I0(n5889_14),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache3_data_en) 
);
defparam n5884_s13.INIT=8'h40;
  LUT3 n5888_s14 (
    .F(n5888_17),
    .I0(n5889_14),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache3_data_en) 
);
defparam n5888_s14.INIT=8'h40;
  LUT2 n5893_s10 (
    .F(n5893_13),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data[4]) 
);
defparam n5893_s10.INIT=4'h4;
  LUT2 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache3_data[4]),
    .I1(ff_priority[0]) 
);
defparam n5893_s11.INIT=4'h8;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(n5889_14),
    .I1(ff_cache3_data[4]),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5893_s12.INIT=16'h4000;
  LUT4 n5893_s13 (
    .F(n5893_16),
    .I0(n6695_19),
    .I1(ff_cache1_data[4]),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5893_s13.INIT=16'h4000;
  LUT2 n5894_s12 (
    .F(n5894_15),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data[3]) 
);
defparam n5894_s12.INIT=4'h4;
  LUT2 n5894_s13 (
    .F(n5894_16),
    .I0(ff_cache3_data[3]),
    .I1(ff_priority[0]) 
);
defparam n5894_s13.INIT=4'h8;
  LUT4 n5895_s13 (
    .F(n5895_16),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s13.INIT=16'hCACC;
  LUT3 n5897_s12 (
    .F(n5897_15),
    .I0(n5889_14),
    .I1(ff_cache3_data[0]),
    .I2(ff_cache3_data_en) 
);
defparam n5897_s12.INIT=8'h40;
  LUT3 n5897_s13 (
    .F(n5897_16),
    .I0(n6695_19),
    .I1(ff_cache1_data[0]),
    .I2(ff_cache1_data_en) 
);
defparam n5897_s13.INIT=8'h40;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(n6693_15),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache2_already_read_s11.INIT=16'hF800;
  LUT4 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(n6693_20),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_8),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s9.INIT=16'h00BF;
  LUT4 ff_vram_wdata_31_s10 (
    .F(ff_vram_wdata_31_14),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(n6693_20),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s10.INIT=16'h1011;
  LUT4 ff_cache2_address_16_s11 (
    .F(ff_cache2_address_16_17),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s11.INIT=16'hBF00;
  LUT3 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_7_12) 
);
defparam ff_cache2_already_read_s12.INIT=8'h40;
  LUT4 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_address_16_s12.INIT=16'h8F00;
  LUT3 ff_cache3_address_16_s13 (
    .F(ff_cache3_address_16_20),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_7_12) 
);
defparam ff_cache3_address_16_s13.INIT=8'h80;
  LUT3 n5877_s21 (
    .F(n5877_25),
    .I0(ff_flush_state_2_9),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_write) 
);
defparam n5877_s21.INIT=8'h02;
  LUT4 ff_cache0_address_15_s12 (
    .F(ff_cache0_address_15_18),
    .I0(n6693_20),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s12.INIT=16'hFD00;
  LUT3 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_7_12) 
);
defparam ff_cache0_already_read_s10.INIT=8'h10;
  LUT3 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s10.INIT=8'h80;
  LUT4 ff_cache2_address_16_s12 (
    .F(ff_cache2_address_16_19),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_cache_vram_write),
    .I2(ff_priority[1]),
    .I3(ff_cache2_address_16_15) 
);
defparam ff_cache2_address_16_s12.INIT=16'h2000;
  LUT3 n5877_s22 (
    .F(n5877_27),
    .I0(ff_flush_state_2_9),
    .I1(ff_cache_vram_write),
    .I2(ff_priority[1]) 
);
defparam n5877_s22.INIT=8'h20;
  LUT3 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(ff_cache_vram_rdata_7_12) 
);
defparam ff_cache1_data_31_s11.INIT=8'h40;
  LUT3 ff_vram_wdata_31_s11 (
    .F(ff_vram_wdata_31_16),
    .I0(w_command_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s11.INIT=8'h01;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6411_10),
    .I1(n6188_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT3 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_8) 
);
defparam ff_vram_address_16_s12.INIT=8'h10;
  LUT3 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_18),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_mask_2_s12.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s4 (
    .F(n5641_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_12),
    .I3(n5643_9) 
);
defparam n5641_s4.INIT=16'h0BFF;
  LUT3 ff_cache0_data_mask_3_s7 (
    .F(ff_cache0_data_mask_3_13),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_mask_3_s7.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s4 (
    .F(n5640_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_12),
    .I3(n5643_9) 
);
defparam n5640_s4.INIT=16'h07FF;
  LUT3 ff_cache1_data_15_s8 (
    .F(ff_cache1_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s4 (
    .F(n5642_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache3_data_mask_3_12),
    .I3(n5643_9) 
);
defparam n5642_s4.INIT=16'h0BFF;
  LUT3 ff_cache1_data_7_s8 (
    .F(ff_cache1_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s5 (
    .F(n5643_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_12),
    .I3(n5643_9) 
);
defparam n5643_s5.INIT=16'h0EFF;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s12.INIT=16'h004F;
  LUT4 n6693_s15 (
    .F(n6693_22),
    .I0(n466_9),
    .I1(ff_cache0_already_read),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s15.INIT=16'h0D00;
  LUT4 n6694_s5 (
    .F(n6694_12),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s5.INIT=16'hB0BB;
  LUT3 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_20),
    .I0(ff_cache_vram_write),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s13.INIT=8'h20;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT3 ff_cache0_address_15_s13 (
    .F(ff_cache0_address_15_20),
    .I0(n5284_7),
    .I1(ff_cache1_already_read_9),
    .I2(n6693_15) 
);
defparam ff_cache0_address_15_s13.INIT=8'h40;
  LUT3 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_31_s9.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_18),
    .I0(ff_cache3_address_16_18),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(n5643_9) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h7500;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_flush_state_2_9),
    .I3(n6693_26) 
);
defparam ff_cache0_already_read_s11.INIT=16'h1000;
  LUT4 n5901_s15 (
    .F(n5901_19),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5901_s15.INIT=16'h2000;
  LUT4 n5866_s15 (
    .F(n5866_19),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5866_s15.INIT=16'h2000;
  LUT4 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_12),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_3_s12.INIT=16'hB000;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s13.INIT=16'hB0BB;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 n5870_s14 (
    .F(n5870_18),
    .I0(ff_cache3_data[27]),
    .I1(n5889_14),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5870_s14.INIT=16'h2000;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_18),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_13),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(n5284_7),
    .I1(n52_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache3_data_31_s10.INIT=16'hEF00;
  LUT4 n5880_s15 (
    .F(n5880_19),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5880_s15.INIT=16'hE00E;
  LUT4 n5869_s14 (
    .F(n5869_18),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5869_s14.INIT=16'hE00E;
  LUT4 n5853_s14 (
    .F(n5853_18),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_address[14]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5853_s14.INIT=16'hE00E;
  LUT4 n5896_s13 (
    .F(n5896_17),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5896_s13.INIT=16'hE00E;
  LUT4 n5887_s14 (
    .F(n5887_18),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5887_s14.INIT=16'hE00E;
  LUT4 n5886_s14 (
    .F(n5886_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[11]),
    .I3(n5889_20) 
);
defparam n5886_s14.INIT=16'h6F00;
  LUT4 n5885_s15 (
    .F(n5885_19),
    .I0(n6411_9),
    .I1(ff_cache3_address_16_14),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5885_s15.INIT=16'h0DD0;
  LUT4 n5881_s13 (
    .F(n5881_17),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5881_s13.INIT=16'hE00E;
  LUT4 n5879_s14 (
    .F(n5879_18),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5879_s14.INIT=16'hE00E;
  LUT4 n5876_s13 (
    .F(n5876_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[21]),
    .I3(n5889_20) 
);
defparam n5876_s13.INIT=16'h6F00;
  LUT4 n5872_s14 (
    .F(n5872_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[25]),
    .I3(n5889_20) 
);
defparam n5872_s14.INIT=16'h6F00;
  LUT4 n5871_s14 (
    .F(n5871_18),
    .I0(ff_cache1_data_en_12),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s14.INIT=16'hE00E;
  LUT4 n5866_s16 (
    .F(n5866_21),
    .I0(n6409_11),
    .I1(ff_cache0_address_15_14),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5866_s16.INIT=16'h0DD0;
  LUT3 n5882_s15 (
    .F(n5882_19),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(n5852_23) 
);
defparam n5882_s15.INIT=8'h60;
  LUT4 n5851_s13 (
    .F(n5851_17),
    .I0(ff_cache1_address[16]),
    .I1(n5872_15),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5851_s13.INIT=16'h0008;
  LUT4 n5892_s14 (
    .F(n5892_18),
    .I0(n5892_20),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5892_s14.INIT=16'h000B;
  LUT4 n5890_s14 (
    .F(n5890_18),
    .I0(n5890_20),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5890_s14.INIT=16'h000B;
  LUT4 n5882_s16 (
    .F(n5882_21),
    .I0(n5882_23),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5882_s16.INIT=16'h000B;
  LUT3 n5867_s18 (
    .F(n5867_22),
    .I0(n5867_26),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5867_s18.INIT=8'h02;
  LUT3 ff_cache1_data_en_s8 (
    .F(ff_cache1_data_en_14),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(n6693_26) 
);
defparam ff_cache1_data_en_s8.INIT=8'h10;
  LUT4 n5880_s16 (
    .F(n5880_21),
    .I0(ff_cache2_data[17]),
    .I1(n5901_15),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5880_s16.INIT=16'h2000;
  LUT4 n5868_s19 (
    .F(n5868_23),
    .I0(n5872_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5868_s19.INIT=16'h0100;
  LUT4 n5886_s15 (
    .F(n5886_20),
    .I0(n5886_26),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5886_s15.INIT=16'h0200;
  LUT4 ff_vram_wdata_31_s12 (
    .F(ff_vram_wdata_31_18),
    .I0(n5867_7),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_vram_wdata_31_s12.INIT=16'h0001;
  LUT4 n6693_s16 (
    .F(n6693_24),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6693_s16.INIT=16'h0001;
  LUT4 n5889_s16 (
    .F(n5889_20),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5867_7) 
);
defparam n5889_s16.INIT=16'h00FE;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n5897_s14 (
    .F(n5897_18),
    .I0(ff_cache2_data[0]),
    .I1(n5901_15),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5897_s14.INIT=16'h2000;
  LUT3 n5896_s14 (
    .F(n5896_19),
    .I0(ff_cache2_data[1]),
    .I1(n5901_15),
    .I2(ff_cache2_data_en) 
);
defparam n5896_s14.INIT=8'h20;
  LUT4 n5891_s14 (
    .F(n5891_18),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s14.INIT=16'hCACC;
  LUT4 n5889_s17 (
    .F(n5889_22),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s17.INIT=16'hCACC;
  LUT4 n5887_s15 (
    .F(n5887_20),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s15.INIT=16'hCACC;
  LUT4 n5886_s16 (
    .F(n5886_22),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s16.INIT=16'hCACC;
  LUT4 n5885_s16 (
    .F(n5885_21),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s16.INIT=16'hCACC;
  LUT4 n5883_s16 (
    .F(n5883_20),
    .I0(n5883_18),
    .I1(n5901_15),
    .I2(ff_cache2_data_en),
    .I3(ff_flush_state_2_9) 
);
defparam n5883_s16.INIT=16'h00DF;
  LUT4 n5881_s14 (
    .F(n5881_19),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s14.INIT=16'hCACC;
  LUT3 n5880_s17 (
    .F(n5880_23),
    .I0(ff_cache2_data[17]),
    .I1(n5901_15),
    .I2(ff_cache2_data_en) 
);
defparam n5880_s17.INIT=8'h20;
  LUT4 n5879_s15 (
    .F(n5879_20),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s15.INIT=16'hCACC;
  LUT4 n5878_s14 (
    .F(n5878_18),
    .I0(ff_cache2_data[19]),
    .I1(n5901_15),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5878_s14.INIT=16'h2000;
  LUT4 n5875_s14 (
    .F(n5875_18),
    .I0(ff_cache2_data[22]),
    .I1(n5901_15),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5875_s14.INIT=16'h2000;
  LUT4 n5872_s15 (
    .F(n5872_20),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s15.INIT=16'hCACC;
  LUT4 n5870_s15 (
    .F(n5870_20),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s15.INIT=16'hCACC;
  LUT4 n5868_s20 (
    .F(n5868_25),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s20.INIT=16'hCACC;
  LUT4 n5867_s19 (
    .F(n5867_24),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s19.INIT=16'hCACC;
  LUT4 n5866_s17 (
    .F(n5866_23),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s17.INIT=16'hCACC;
  LUT4 n5857_s14 (
    .F(n5857_18),
    .I0(ff_cache2_address[10]),
    .I1(n5901_15),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5857_s14.INIT=16'h2000;
  LUT4 n5877_s23 (
    .F(n5877_29),
    .I0(n5901_15),
    .I1(ff_cache2_data_en),
    .I2(ff_cache3_address_16_14),
    .I3(ff_priority[0]) 
);
defparam n5877_s23.INIT=16'hF044;
  LUT4 n5876_s14 (
    .F(n5876_19),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s14.INIT=16'hCACC;
  LUT4 n5871_s15 (
    .F(n5871_20),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5901_15),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s15.INIT=16'hCACC;
  LUT4 n6693_s17 (
    .F(n6693_26),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s17.INIT=16'h0111;
  LUT4 n5897_s15 (
    .F(n5897_20),
    .I0(n5897_9),
    .I1(n5897_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5897_s15.INIT=16'h0EEE;
  LUT4 n5894_s14 (
    .F(n5894_18),
    .I0(n5894_9),
    .I1(n5894_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5894_s14.INIT=16'h0EEE;
  LUT4 n5884_s14 (
    .F(n5884_18),
    .I0(n5884_9),
    .I1(n5884_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5884_s14.INIT=16'h0EEE;
  LUT4 n5878_s15 (
    .F(n5878_20),
    .I0(n5878_9),
    .I1(n5878_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5878_s15.INIT=16'h0EEE;
  LUT4 n5875_s15 (
    .F(n5875_20),
    .I0(n5875_9),
    .I1(n5875_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5875_s15.INIT=16'h0EEE;
  LUT4 n5873_s14 (
    .F(n5873_18),
    .I0(n5873_9),
    .I1(n5873_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5873_s14.INIT=16'h0EEE;
  LUT4 n5866_s18 (
    .F(n5866_25),
    .I0(ff_flush_state_2_9),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s18.INIT=16'h0777;
  LUT4 n5900_s14 (
    .F(n5900_18),
    .I0(ff_cache1_data_mask[1]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5900_s14.INIT=16'h2000;
  LUT4 n5892_s15 (
    .F(n5892_20),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s15.INIT=16'hCACC;
  LUT4 n5891_s15 (
    .F(n5891_20),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s15.INIT=16'hCACC;
  LUT4 n5890_s15 (
    .F(n5890_20),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s15.INIT=16'hCACC;
  LUT4 n5889_s18 (
    .F(n5889_24),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s18.INIT=16'hCACC;
  LUT4 n5887_s16 (
    .F(n5887_22),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s16.INIT=16'hCACC;
  LUT4 n5886_s17 (
    .F(n5886_24),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s17.INIT=16'hCACC;
  LUT4 n5885_s17 (
    .F(n5885_23),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s17.INIT=16'hCACC;
  LUT4 n5882_s17 (
    .F(n5882_23),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s17.INIT=16'hCACC;
  LUT4 n5881_s15 (
    .F(n5881_21),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s15.INIT=16'hCACC;
  LUT4 n5879_s16 (
    .F(n5879_22),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s16.INIT=16'hCACC;
  LUT4 n5876_s15 (
    .F(n5876_21),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s15.INIT=16'hCACC;
  LUT4 n5873_s15 (
    .F(n5873_20),
    .I0(ff_cache1_data[24]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5873_s15.INIT=16'h2000;
  LUT4 n5871_s16 (
    .F(n5871_22),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s16.INIT=16'hCACC;
  LUT4 n5870_s16 (
    .F(n5870_22),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s16.INIT=16'hCACC;
  LUT4 n5869_s15 (
    .F(n5869_20),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s15.INIT=16'hCACC;
  LUT4 n5868_s21 (
    .F(n5868_27),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s21.INIT=16'hCACC;
  LUT4 n5867_s20 (
    .F(n5867_26),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s20.INIT=16'hCACC;
  LUT4 n5866_s19 (
    .F(n5866_27),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s19.INIT=16'hCACC;
  LUT4 n5865_s14 (
    .F(n5865_18),
    .I0(ff_cache1_address[2]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5865_s14.INIT=16'h2000;
  LUT4 n5864_s14 (
    .F(n5864_18),
    .I0(ff_cache1_address[3]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5864_s14.INIT=16'h2000;
  LUT4 n5863_s14 (
    .F(n5863_18),
    .I0(ff_cache1_address[4]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5863_s14.INIT=16'h2000;
  LUT4 n5862_s14 (
    .F(n5862_18),
    .I0(ff_cache1_address[5]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5862_s14.INIT=16'h2000;
  LUT4 n5861_s14 (
    .F(n5861_18),
    .I0(ff_cache1_address[6]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5861_s14.INIT=16'h2000;
  LUT4 n5860_s14 (
    .F(n5860_18),
    .I0(ff_cache1_address[7]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5860_s14.INIT=16'h2000;
  LUT4 n5859_s14 (
    .F(n5859_18),
    .I0(ff_cache1_address[8]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5859_s14.INIT=16'h2000;
  LUT4 n5858_s14 (
    .F(n5858_18),
    .I0(ff_cache1_address[9]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5858_s14.INIT=16'h2000;
  LUT4 n5856_s14 (
    .F(n5856_18),
    .I0(ff_cache1_address[11]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5856_s14.INIT=16'h2000;
  LUT4 n5855_s14 (
    .F(n5855_18),
    .I0(ff_cache1_address[12]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5855_s14.INIT=16'h2000;
  LUT4 n5854_s14 (
    .F(n5854_18),
    .I0(ff_cache1_address[13]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5854_s14.INIT=16'h2000;
  LUT4 n5852_s17 (
    .F(n5852_21),
    .I0(ff_cache1_address[15]),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(n6411_10) 
);
defparam n5852_s17.INIT=16'h2000;
  LUT4 n5896_s15 (
    .F(n5896_21),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s15.INIT=16'hCACC;
  LUT4 n5880_s18 (
    .F(n5880_25),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s18.INIT=16'hCACC;
  LUT4 n5877_s24 (
    .F(n5877_31),
    .I0(ff_cache0_address_15_14),
    .I1(n6695_19),
    .I2(ff_cache1_data_en),
    .I3(ff_priority[0]) 
);
defparam n5877_s24.INIT=16'h30AA;
  LUT4 n5872_s16 (
    .F(n5872_22),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6695_19),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s16.INIT=16'hCACC;
  LUT4 n5898_s16 (
    .F(n5898_20),
    .I0(ff_cache3_data_mask[3]),
    .I1(n5889_14),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5898_s16.INIT=16'h2000;
  LUT4 n5894_s15 (
    .F(n5894_20),
    .I0(ff_cache3_data[3]),
    .I1(n5889_14),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5894_s15.INIT=16'h2000;
  LUT4 n5892_s16 (
    .F(n5892_22),
    .I0(ff_cache3_data[5]),
    .I1(ff_priority[0]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s16.INIT=16'h0800;
  LUT4 n5891_s16 (
    .F(n5891_22),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s16.INIT=16'hCACC;
  LUT4 n5890_s16 (
    .F(n5890_22),
    .I0(ff_cache3_data[7]),
    .I1(ff_priority[0]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s16.INIT=16'h0800;
  LUT4 n5889_s19 (
    .F(n5889_26),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s19.INIT=16'hCACC;
  LUT4 n5886_s18 (
    .F(n5886_26),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s18.INIT=16'hCACC;
  LUT4 n5885_s18 (
    .F(n5885_25),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s18.INIT=16'hCACC;
  LUT4 n5884_s15 (
    .F(n5884_20),
    .I0(ff_cache3_data[13]),
    .I1(n5889_14),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5884_s15.INIT=16'h2000;
  LUT4 n5882_s18 (
    .F(n5882_25),
    .I0(ff_cache3_data[15]),
    .I1(ff_priority[0]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s18.INIT=16'h0800;
  LUT3 n5877_s25 (
    .F(n5877_33),
    .I0(ff_cache3_data[20]),
    .I1(n5889_14),
    .I2(ff_cache3_data_en) 
);
defparam n5877_s25.INIT=8'h20;
  LUT4 n5876_s16 (
    .F(n5876_23),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s16.INIT=16'hCACC;
  LUT4 n5872_s17 (
    .F(n5872_24),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s17.INIT=16'hCACC;
  LUT4 n5871_s17 (
    .F(n5871_24),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s17.INIT=16'hCACC;
  LUT4 n5870_s17 (
    .F(n5870_24),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s17.INIT=16'hCACC;
  LUT4 n5868_s22 (
    .F(n5868_29),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s22.INIT=16'hCACC;
  LUT4 n5867_s21 (
    .F(n5867_28),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s21.INIT=16'hCACC;
  LUT4 n5866_s20 (
    .F(n5866_29),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s20.INIT=16'hCACC;
  LUT4 n5864_s15 (
    .F(n5864_20),
    .I0(ff_cache3_address[3]),
    .I1(n5889_14),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5864_s15.INIT=16'h2000;
  LUT4 n5863_s15 (
    .F(n5863_20),
    .I0(ff_cache3_address[4]),
    .I1(n5889_14),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5863_s15.INIT=16'h2000;
  LUT4 n5862_s15 (
    .F(n5862_20),
    .I0(ff_cache3_address[5]),
    .I1(n5889_14),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5862_s15.INIT=16'h2000;
  LUT4 n5861_s15 (
    .F(n5861_20),
    .I0(ff_cache3_address[6]),
    .I1(n5889_14),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5861_s15.INIT=16'h2000;
  LUT4 n5857_s15 (
    .F(n5857_20),
    .I0(ff_cache3_address[10]),
    .I1(n5889_14),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5857_s15.INIT=16'h2000;
  LUT4 n5854_s15 (
    .F(n5854_20),
    .I0(ff_cache3_address[13]),
    .I1(n5889_14),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5854_s15.INIT=16'h2000;
  LUT4 n5852_s18 (
    .F(n5852_23),
    .I0(n6411_9),
    .I1(n5889_14),
    .I2(ff_cache3_data_en),
    .I3(n5868_19) 
);
defparam n5852_s18.INIT=16'h0075;
  LUT4 n5887_s17 (
    .F(n5887_24),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s17.INIT=16'hCACC;
  LUT4 n5881_s16 (
    .F(n5881_23),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s16.INIT=16'hCACC;
  LUT4 n5879_s17 (
    .F(n5879_24),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5889_14),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s17.INIT=16'hCACC;
  LUT4 n5900_s15 (
    .F(n5900_20),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5900_s15.INIT=16'h2000;
  LUT4 n5898_s17 (
    .F(n5898_22),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5898_s17.INIT=16'h2000;
  LUT4 n5897_s16 (
    .F(n5897_22),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5897_s16.INIT=16'h2000;
  LUT4 n5894_s16 (
    .F(n5894_22),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5894_s16.INIT=16'h2000;
  LUT4 n5892_s17 (
    .F(n5892_24),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s17.INIT=16'hCACC;
  LUT4 n5891_s17 (
    .F(n5891_24),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s17.INIT=16'hCACC;
  LUT4 n5890_s17 (
    .F(n5890_24),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s17.INIT=16'hCACC;
  LUT4 n5889_s20 (
    .F(n5889_28),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s20.INIT=16'hCACC;
  LUT4 n5888_s15 (
    .F(n5888_19),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s15.INIT=16'h0400;
  LUT4 n5887_s18 (
    .F(n5887_26),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s18.INIT=16'hCACC;
  LUT4 n5886_s19 (
    .F(n5886_28),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s19.INIT=16'hCACC;
  LUT4 n5884_s16 (
    .F(n5884_22),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5884_s16.INIT=16'h2000;
  LUT4 n5882_s19 (
    .F(n5882_27),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s19.INIT=16'hCACC;
  LUT4 n5881_s17 (
    .F(n5881_25),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s17.INIT=16'hCACC;
  LUT4 n5879_s18 (
    .F(n5879_26),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s18.INIT=16'hCACC;
  LUT4 n5878_s16 (
    .F(n5878_22),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5878_s16.INIT=16'h2000;
  LUT4 n5876_s17 (
    .F(n5876_25),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s17.INIT=16'hCACC;
  LUT4 n5875_s16 (
    .F(n5875_22),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5875_s16.INIT=16'h2000;
  LUT4 n5873_s16 (
    .F(n5873_22),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5873_s16.INIT=16'h2000;
  LUT4 n5872_s18 (
    .F(n5872_26),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s18.INIT=16'hCACC;
  LUT4 n5871_s18 (
    .F(n5871_26),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s18.INIT=16'hCACC;
  LUT4 n5870_s18 (
    .F(n5870_26),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s18.INIT=16'hCACC;
  LUT4 n5868_s23 (
    .F(n5868_31),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s23.INIT=16'hCACC;
  LUT4 n5867_s22 (
    .F(n5867_30),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s22.INIT=16'hCACC;
  LUT4 n5866_s21 (
    .F(n5866_31),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s21.INIT=16'h3533;
  LUT4 n5865_s15 (
    .F(n5865_20),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5865_s15.INIT=16'h2000;
  LUT4 n5860_s15 (
    .F(n5860_20),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5860_s15.INIT=16'h2000;
  LUT4 n5859_s15 (
    .F(n5859_20),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5859_s15.INIT=16'h2000;
  LUT4 n5858_s15 (
    .F(n5858_20),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5858_s15.INIT=16'h2000;
  LUT4 n5856_s15 (
    .F(n5856_20),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5856_s15.INIT=16'h2000;
  LUT4 n5855_s15 (
    .F(n5855_20),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5855_s15.INIT=16'h2000;
  LUT4 n5852_s19 (
    .F(n5852_25),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5852_s19.INIT=16'h2000;
  LUT4 n5896_s16 (
    .F(n5896_23),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s16.INIT=16'hCACC;
  LUT4 n5885_s19 (
    .F(n5885_27),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s19.INIT=16'hCACC;
  LUT4 n5880_s19 (
    .F(n5880_27),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s19.INIT=16'hCACC;
  LUT4 n5869_s16 (
    .F(n5869_22),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s16.INIT=16'hCACC;
  LUT4 ff_cache0_data_mask_1_s7 (
    .F(ff_cache0_data_mask_1_13),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache0_data_mask_2_20) 
);
defparam ff_cache0_data_mask_1_s7.INIT=16'h1000;
  LUT4 ff_busy_s5 (
    .F(ff_busy_11),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_busy_s5.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_7_s8 (
    .F(ff_cache_vram_rdata_7_12),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_7_s8.INIT=16'hA8AA;
  LUT4 n5888_s16 (
    .F(n5888_21),
    .I0(n118_6),
    .I1(n118_7),
    .I2(ff_priority[1]),
    .I3(n5866_25) 
);
defparam n5888_s16.INIT=16'h0035;
  LUT4 n5889_s21 (
    .F(n5889_30),
    .I0(n5866_25),
    .I1(n119_6),
    .I2(n119_7),
    .I3(ff_priority[1]) 
);
defparam n5889_s21.INIT=16'h5044;
  LUT4 ff_cache_vram_rdata_7_s9 (
    .F(ff_cache_vram_rdata_7_14),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_busy_11),
    .I2(ff_cache_vram_rdata_7_12),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache_vram_rdata_7_s9.INIT=16'hF400;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_19),
    .I0(ff_vram_address_16_15),
    .I1(w_command_vram_valid),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s13.INIT=16'h0001;
  LUT4 ff_cache1_data_15_s9 (
    .F(ff_cache1_data_15_16),
    .I0(ff_cache1_data_31_21),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s9.INIT=16'h0100;
  LUT4 ff_cache1_data_7_s9 (
    .F(ff_cache1_data_7_16),
    .I0(ff_cache1_data_31_21),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s9.INIT=16'h0001;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(ff_cache1_data_31_21),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_data_31_21),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s14.INIT=16'h1000;
  LUT4 ff_cache0_data_31_s10 (
    .F(ff_cache0_data_31_16),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_7_12) 
);
defparam ff_cache0_data_31_s10.INIT=16'h0200;
  LUT4 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_7_12) 
);
defparam ff_cache0_data_23_s8.INIT=16'h0200;
  LUT4 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_7_12) 
);
defparam ff_cache0_data_15_s8.INIT=16'h0200;
  LUT4 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_7_12) 
);
defparam ff_cache0_data_7_s8.INIT=16'h0200;
  LUT4 n5853_s15 (
    .F(n5853_20),
    .I0(n5852_23),
    .I1(n5852_16),
    .I2(w_command_vram_address[14]),
    .I3(n5853_12) 
);
defparam n5853_s15.INIT=16'h8F00;
  LUT4 n5881_s18 (
    .F(n5881_27),
    .I0(n5881_10),
    .I1(n5881_11),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5881_s18.INIT=16'h0700;
  LUT4 n5869_s17 (
    .F(n5869_24),
    .I0(n5869_10),
    .I1(n5869_11),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5869_s17.INIT=16'h0E00;
  LUT4 n5865_s16 (
    .F(n5865_22),
    .I0(ff_cache_vram_address[2]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5865_s16.INIT=16'h0100;
  LUT4 n5864_s16 (
    .F(n5864_22),
    .I0(ff_cache_vram_address[3]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5864_s16.INIT=16'h0100;
  LUT4 n5863_s16 (
    .F(n5863_22),
    .I0(ff_cache_vram_address[4]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5863_s16.INIT=16'h0100;
  LUT4 n5862_s16 (
    .F(n5862_22),
    .I0(ff_cache_vram_address[5]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5862_s16.INIT=16'h0100;
  LUT4 n5861_s16 (
    .F(n5861_22),
    .I0(ff_cache_vram_address[6]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5861_s16.INIT=16'h0100;
  LUT4 n5860_s16 (
    .F(n5860_22),
    .I0(ff_cache_vram_address[7]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5860_s16.INIT=16'h0100;
  LUT4 n5859_s16 (
    .F(n5859_22),
    .I0(ff_cache_vram_address[8]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5859_s16.INIT=16'h0100;
  LUT4 n5858_s16 (
    .F(n5858_22),
    .I0(ff_cache_vram_address[9]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5858_s16.INIT=16'h0100;
  LUT4 n5857_s16 (
    .F(n5857_22),
    .I0(ff_cache_vram_address[10]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5857_s16.INIT=16'h0100;
  LUT4 n5856_s16 (
    .F(n5856_22),
    .I0(ff_cache_vram_address[11]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5856_s16.INIT=16'h0100;
  LUT4 n5855_s16 (
    .F(n5855_22),
    .I0(ff_cache_vram_address[12]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5855_s16.INIT=16'h0100;
  LUT4 n5854_s16 (
    .F(n5854_22),
    .I0(ff_cache_vram_address[13]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5854_s16.INIT=16'h0100;
  LUT4 n5853_s16 (
    .F(n5853_22),
    .I0(ff_cache_vram_address[14]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5853_s16.INIT=16'h0100;
  LUT4 n5852_s20 (
    .F(n5852_27),
    .I0(ff_cache_vram_address[15]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5852_s20.INIT=16'h0100;
  LUT4 n5851_s14 (
    .F(n5851_19),
    .I0(ff_cache_vram_address[16]),
    .I1(n5850_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_18) 
);
defparam n5851_s14.INIT=16'h0100;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  INV n5023_s3 (
    .O(n5023_8),
    .I(w_cache_vram_rdata_en) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1656_4,
  n1646_4,
  w_register_write,
  n1686_4,
  n1680_4,
  ff_reset_n2_1,
  n553_30,
  n1061_22,
  n960_41,
  n2017_6,
  ff_next_vram1_3_9,
  ff_next_vram2_3_11,
  w_command_vram_rdata_en,
  n369_8,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_next_0_4,
  n1836_103,
  ff_border_detect_9,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1656_4;
input n1646_4;
input w_register_write;
input n1686_4;
input n1680_4;
input ff_reset_n2_1;
input n553_30;
input n1061_22;
input n960_41;
input n2017_6;
input ff_next_vram1_3_9;
input ff_next_vram2_3_11;
input w_command_vram_rdata_en;
input n369_8;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input [7:0] w_register_data;
input [4:2] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_next_0_4;
output n1836_103;
output ff_border_detect_9;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1462_6;
wire n1462_7;
wire n1463_6;
wire n1463_7;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n359_3;
wire n367_3;
wire n403_3;
wire n404_3;
wire n405_3;
wire n406_3;
wire n407_3;
wire n408_3;
wire n409_3;
wire n410_3;
wire n411_3;
wire n412_3;
wire n604_6;
wire n605_6;
wire n606_6;
wire n607_6;
wire n608_6;
wire n609_6;
wire n610_6;
wire n611_6;
wire n612_6;
wire n639_3;
wire n647_3;
wire n718_3;
wire n719_3;
wire n720_3;
wire n721_3;
wire n722_3;
wire n723_3;
wire n724_3;
wire n725_3;
wire n726_3;
wire n727_3;
wire n1036_3;
wire n1037_3;
wire n1038_3;
wire n1039_3;
wire n1040_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1077_4;
wire n1079_4;
wire n1162_3;
wire n1163_3;
wire n1164_3;
wire n1165_3;
wire n1166_3;
wire n1167_3;
wire n1168_3;
wire n1169_3;
wire n1170_3;
wire n1171_3;
wire n1220_3;
wire n1221_3;
wire n1222_3;
wire n1223_3;
wire n1224_3;
wire n1225_3;
wire n1226_3;
wire n1227_3;
wire n1297_3;
wire n1315_3;
wire n1316_3;
wire n1317_3;
wire n1318_3;
wire n1319_3;
wire n1320_3;
wire n1321_3;
wire n1322_3;
wire n1935_8;
wire n1936_9;
wire n1937_8;
wire n1938_9;
wire n1867_95;
wire n1868_93;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n1930_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_2_11;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_cache_vram_valid_12;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1863_117;
wire n1861_112;
wire n1818_151;
wire n1479_7;
wire n1478_7;
wire n1477_7;
wire n1476_7;
wire n1383_8;
wire n1219_7;
wire n1218_7;
wire n1826_93;
wire n1825_92;
wire n1824_90;
wire n1823_90;
wire n1822_90;
wire n1821_90;
wire n1820_90;
wire n1819_92;
wire n1934_12;
wire n1933_13;
wire n1932_13;
wire n1931_12;
wire n1930_10;
wire n1929_13;
wire n1864_114;
wire n1862_106;
wire ff_cache_vram_address_16_11;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire ff_border_detect_6;
wire n1865_126;
wire w_next_0_5;
wire n2490_4;
wire n317_4;
wire n317_5;
wire n318_4;
wire n319_4;
wire n320_4;
wire n321_4;
wire n322_4;
wire n323_4;
wire n324_4;
wire n325_4;
wire n604_7;
wire n639_4;
wire n2707_4;
wire n1036_4;
wire n1036_6;
wire n1036_7;
wire n1037_4;
wire n1037_5;
wire n1037_6;
wire n1038_4;
wire n1038_5;
wire n1038_6;
wire n1039_4;
wire n1039_5;
wire n1040_4;
wire n1040_5;
wire n1041_4;
wire n1041_5;
wire n1042_4;
wire n1042_5;
wire n1043_4;
wire n1043_5;
wire n1043_6;
wire n1044_4;
wire n1044_5;
wire n1044_6;
wire n1077_5;
wire n1162_4;
wire n1163_4;
wire n1166_4;
wire n1167_4;
wire n1169_4;
wire n1220_4;
wire n1221_4;
wire n1222_4;
wire n1223_4;
wire n1224_4;
wire n1225_4;
wire n1226_4;
wire n1227_4;
wire n1935_9;
wire n1935_10;
wire n1935_11;
wire n1935_12;
wire n1936_10;
wire n1936_11;
wire n1936_12;
wire n1937_9;
wire n1937_10;
wire n1937_11;
wire n1937_12;
wire n1938_10;
wire n1938_11;
wire n1938_12;
wire n1938_13;
wire n1836_95;
wire n1836_96;
wire n1837_92;
wire n1837_93;
wire n1838_92;
wire n1838_93;
wire n1839_92;
wire n1839_93;
wire n1840_92;
wire n1840_93;
wire n1841_92;
wire n1841_93;
wire n1842_92;
wire n1842_93;
wire n1843_92;
wire n1843_93;
wire n1844_92;
wire n1844_93;
wire n1845_92;
wire n1845_93;
wire n1846_92;
wire n1846_93;
wire n1847_92;
wire n1847_93;
wire n1848_92;
wire n1848_93;
wire n1849_92;
wire n1849_93;
wire n1850_92;
wire n1850_93;
wire n1851_92;
wire n1851_93;
wire n1852_92;
wire n1852_93;
wire ff_sx_9_9;
wire ff_read_color_9;
wire ff_read_color_10;
wire ff_transfer_ready_7;
wire ff_transfer_ready_8;
wire n1930_11;
wire n1930_12;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_14;
wire ff_cache_vram_wdata_7_15;
wire ff_next_state_5_13;
wire ff_state_5_12;
wire ff_cache_flush_start_12;
wire ff_cache_flush_start_13;
wire ff_cache_vram_valid_16;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire n1866_106;
wire n1866_107;
wire n1863_118;
wire n1863_119;
wire n1863_120;
wire n1861_113;
wire n1861_115;
wire n1818_152;
wire n1479_8;
wire n1479_9;
wire n1478_8;
wire n1478_9;
wire n1383_9;
wire n1826_95;
wire n1825_94;
wire n1824_91;
wire n1824_92;
wire n1823_91;
wire n1823_92;
wire n1822_91;
wire n1822_92;
wire n1821_91;
wire n1821_92;
wire n1821_93;
wire n1820_91;
wire n1820_92;
wire n1820_93;
wire n1819_93;
wire n1819_94;
wire n1819_95;
wire n1819_96;
wire n1934_13;
wire n1934_14;
wire n1934_15;
wire n1933_14;
wire n1933_16;
wire n1932_14;
wire n1932_15;
wire n1931_13;
wire n1931_14;
wire n1930_13;
wire n1929_14;
wire n1929_15;
wire n1862_107;
wire ff_state_0_14;
wire n1865_127;
wire n317_6;
wire n317_7;
wire n317_8;
wire n639_5;
wire n639_6;
wire n1036_8;
wire n1036_9;
wire n1036_11;
wire n1038_7;
wire n1038_8;
wire n1038_9;
wire n1038_10;
wire n1038_11;
wire n1038_12;
wire n1040_6;
wire n1041_6;
wire n1043_7;
wire n1043_8;
wire n1043_9;
wire n1044_7;
wire n1044_8;
wire n1077_6;
wire n1164_5;
wire n1297_6;
wire n1935_13;
wire n1935_14;
wire n1935_15;
wire n1935_16;
wire n1935_17;
wire n1936_13;
wire n1936_14;
wire n1936_15;
wire n1936_16;
wire n1937_13;
wire n1937_14;
wire n1937_15;
wire n1937_17;
wire n1937_18;
wire n1937_19;
wire n1937_22;
wire n1938_16;
wire n1938_17;
wire n1938_19;
wire n1938_20;
wire n1836_98;
wire n1836_99;
wire n1836_100;
wire n1836_101;
wire n1836_102;
wire n1837_94;
wire n1837_95;
wire n1838_94;
wire n1838_95;
wire n1839_94;
wire n1839_95;
wire n1840_94;
wire n1840_95;
wire n1841_94;
wire n1841_95;
wire n1842_94;
wire n1842_95;
wire n1843_94;
wire n1843_95;
wire n1844_94;
wire n1844_95;
wire n1845_94;
wire n1845_95;
wire n1846_94;
wire n1846_95;
wire n1847_94;
wire n1847_95;
wire n1848_94;
wire n1848_95;
wire n1849_94;
wire n1849_95;
wire n1850_94;
wire n1850_95;
wire n1851_94;
wire n1851_95;
wire n1867_97;
wire ff_transfer_ready_10;
wire ff_transfer_ready_11;
wire ff_source_7_8;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire ff_dx_8_12;
wire ff_cache_vram_wdata_7_19;
wire ff_next_state_5_14;
wire ff_state_5_14;
wire ff_state_5_15;
wire ff_cache_flush_start_14;
wire ff_count_valid_15;
wire ff_count_valid_16;
wire ff_count_valid_18;
wire n1861_116;
wire n1826_96;
wire n1826_97;
wire n1826_98;
wire n1825_95;
wire n1825_96;
wire n1824_93;
wire n1824_94;
wire n1824_95;
wire n1823_93;
wire n1823_95;
wire n1823_96;
wire n1823_97;
wire n1822_93;
wire n1822_94;
wire n1822_95;
wire n1821_94;
wire n1821_95;
wire n1821_96;
wire n1820_95;
wire n1820_96;
wire n1820_97;
wire n1819_98;
wire n1819_100;
wire n1819_101;
wire n1934_16;
wire n1934_18;
wire n1933_18;
wire n1933_20;
wire n1933_21;
wire n1931_15;
wire n1930_15;
wire n1930_16;
wire n1929_16;
wire n1036_12;
wire n1038_13;
wire n1038_14;
wire n1038_15;
wire n1038_16;
wire n1043_11;
wire n1077_7;
wire n1935_18;
wire n1935_20;
wire n1936_17;
wire n1936_18;
wire n1937_23;
wire n1938_21;
wire n1938_22;
wire n1836_104;
wire n1836_105;
wire n1846_96;
wire n1846_97;
wire n1847_96;
wire n1847_97;
wire n1848_96;
wire n1848_97;
wire n1849_96;
wire n1849_97;
wire n1850_96;
wire n1850_97;
wire n1851_96;
wire n1851_97;
wire ff_state_5_16;
wire ff_cache_vram_valid_22;
wire n1826_99;
wire n1826_101;
wire n1826_102;
wire n1825_97;
wire n1825_98;
wire n1824_97;
wire n1824_98;
wire n1823_98;
wire n1823_99;
wire n1822_96;
wire n1822_97;
wire n1821_97;
wire n1821_98;
wire n1821_99;
wire n1820_98;
wire n1819_102;
wire n1819_104;
wire n1934_19;
wire n1930_17;
wire n1930_18;
wire n1930_19;
wire n1930_20;
wire n1935_21;
wire ff_state_5_17;
wire n1826_103;
wire n1826_104;
wire n1825_100;
wire n1824_99;
wire n1823_100;
wire n1822_98;
wire n1935_22;
wire n1935_23;
wire n1935_24;
wire ff_cache_vram_valid_25;
wire ff_cache_vram_valid_27;
wire ff_cache_vram_valid_29;
wire n1042_8;
wire n1164_7;
wire n1165_6;
wire n1168_6;
wire n359_7;
wire ff_sx_9_11;
wire n1037_9;
wire n1476_10;
wire n1477_10;
wire n1820_101;
wire n1819_106;
wire n1819_108;
wire n1820_103;
wire n1824_101;
wire ff_cache_flush_start_17;
wire n1861_118;
wire n1938_25;
wire n1039_8;
wire n1929_20;
wire n1933_23;
wire n1933_25;
wire n1937_25;
wire n1036_14;
wire n1297_8;
wire n2576_5;
wire n2815_5;
wire n2575_5;
wire n1423_5;
wire n1822_101;
wire n1825_102;
wire n1826_106;
wire ff_cache_vram_wdata_7_21;
wire n2708_5;
wire n2491_5;
wire n1934_21;
wire ff_cache_vram_valid_31;
wire ff_cache_vram_wdata_7_23;
wire ff_next_state_5_16;
wire n1297_10;
wire ff_count_valid_20;
wire n1866_109;
wire n1933_29;
wire ff_state_5_19;
wire n1938_27;
wire n1930_22;
wire n1938_29;
wire n2707_6;
wire n2490_6;
wire n1929_22;
wire ff_cache_vram_wdata_7_25;
wire n1864_117;
wire n1935_26;
wire n1928_7;
wire n1927_7;
wire n1926_7;
wire n1925_7;
wire n1924_7;
wire n1923_7;
wire n1922_7;
wire n1921_9;
wire n1821_102;
wire n359_9;
wire n316_9;
wire n1043_13;
wire ff_read_color_15;
wire ff_cache_vram_write_18;
wire ff_next_state_0_14;
wire n1867_99;
wire n1937_29;
wire ff_state_0_16;
wire ff_cache_vram_valid_33;
wire n1818_155;
wire n1865_130;
wire n1862_110;
wire n1825_104;
wire n1826_108;
wire ff_cache_vram_valid_35;
wire n1845_99;
wire n1845_101;
wire n1852_95;
wire n1851_99;
wire n1850_99;
wire n1849_99;
wire n1848_99;
wire n1847_99;
wire n1846_99;
wire n1845_103;
wire n1844_97;
wire n1843_97;
wire n1842_97;
wire n1841_97;
wire n1840_97;
wire n1839_97;
wire n1838_97;
wire n1837_97;
wire n1836_107;
wire n1473_11;
wire n1472_11;
wire n1475_11;
wire n1474_11;
wire n1819_110;
wire n1823_102;
wire n1036_16;
wire ff_cache_vram_valid_37;
wire n1338_12;
wire n1480_10;
wire ff_read_pixel_7_15;
wire n1481_10;
wire n1482_10;
wire n1483_10;
wire n1484_10;
wire n1484_12;
wire n1485_10;
wire n1485_12;
wire n1486_10;
wire n1487_10;
wire n1938_33;
wire n1937_31;
wire ff_transfer_ready_13;
wire ff_next_state_1_14;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire ff_read_color;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1197_1;
wire n1197_2;
wire n1196_1;
wire n1196_2;
wire n1195_1;
wire n1195_2;
wire n1194_1;
wire n1194_2;
wire n1193_1;
wire n1193_2;
wire n1192_1;
wire n1192_2;
wire n1191_1;
wire n1191_2;
wire n1190_1;
wire n1190_2;
wire n1189_1;
wire n1189_2;
wire n1188_1;
wire n1188_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1278_9;
wire n1008_2;
wire n1008_3;
wire n1007_2;
wire n1007_3;
wire n1006_2;
wire n1006_3;
wire n1005_2;
wire n1005_3;
wire n1004_2;
wire n1004_3;
wire n1003_2;
wire n1003_3;
wire n1002_2;
wire n1002_3;
wire n1001_2;
wire n1001_3;
wire n1000_2;
wire n1000_0_COUT;
wire n1637_1_SUM;
wire n1637_3;
wire n1638_1_SUM;
wire n1638_3;
wire n1639_1_SUM;
wire n1639_3;
wire n1640_1_SUM;
wire n1640_3;
wire n1641_1_SUM;
wire n1641_3;
wire n1642_1_SUM;
wire n1642_3;
wire n1643_1_SUM;
wire n1643_3;
wire n1644_1_SUM;
wire n1644_3;
wire n1462_9;
wire n1463_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_vram_rdata_en;
wire ff_busy;
wire w_cache_flush_end;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [9:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1462_s6 (
    .F(n1462_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s6.INIT=8'hCA;
  LUT3 n1462_s7 (
    .F(n1462_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s7.INIT=8'hCA;
  LUT3 n1463_s6 (
    .F(n1463_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s6.INIT=8'hCA;
  LUT3 n1463_s7 (
    .F(n1463_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s7.INIT=8'hCA;
  LUT3 n317_s0 (
    .F(n317_3),
    .I0(n317_4),
    .I1(w_next_sx[8]),
    .I2(n317_5) 
);
defparam n317_s0.INIT=8'hCA;
  LUT3 n318_s0 (
    .F(n318_3),
    .I0(n318_4),
    .I1(w_next_sx[7]),
    .I2(n317_5) 
);
defparam n318_s0.INIT=8'hC5;
  LUT3 n319_s0 (
    .F(n319_3),
    .I0(n319_4),
    .I1(w_next_sx[6]),
    .I2(n317_5) 
);
defparam n319_s0.INIT=8'hCA;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(n320_4),
    .I1(w_next_sx[5]),
    .I2(n317_5) 
);
defparam n320_s0.INIT=8'hCA;
  LUT3 n321_s0 (
    .F(n321_3),
    .I0(n321_4),
    .I1(w_next_sx[4]),
    .I2(n317_5) 
);
defparam n321_s0.INIT=8'hCA;
  LUT3 n322_s0 (
    .F(n322_3),
    .I0(n322_4),
    .I1(w_next_sx[3]),
    .I2(n317_5) 
);
defparam n322_s0.INIT=8'hCA;
  LUT3 n323_s0 (
    .F(n323_3),
    .I0(n323_4),
    .I1(w_next_sx[2]),
    .I2(n317_5) 
);
defparam n323_s0.INIT=8'hCA;
  LUT3 n324_s0 (
    .F(n324_3),
    .I0(n324_4),
    .I1(w_next_sx[1]),
    .I2(n317_5) 
);
defparam n324_s0.INIT=8'hCA;
  LUT3 n325_s0 (
    .F(n325_3),
    .I0(n325_4),
    .I1(w_next_sx[0]),
    .I2(n317_5) 
);
defparam n325_s0.INIT=8'hCA;
  LUT3 n359_s0 (
    .F(n359_3),
    .I0(n2490_4),
    .I1(n1656_4),
    .I2(n359_9) 
);
defparam n359_s0.INIT=8'hF8;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(n2490_4),
    .I1(n1646_4),
    .I2(n359_9) 
);
defparam n367_s0.INIT=8'hF8;
  LUT3 n403_s0 (
    .F(n403_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n403_s0.INIT=8'hCA;
  LUT3 n404_s0 (
    .F(n404_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n404_s0.INIT=8'hCA;
  LUT3 n405_s0 (
    .F(n405_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n405_s0.INIT=8'hCA;
  LUT3 n406_s0 (
    .F(n406_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n406_s0.INIT=8'hCA;
  LUT3 n407_s0 (
    .F(n407_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n407_s0.INIT=8'hCA;
  LUT3 n408_s0 (
    .F(n408_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n408_s0.INIT=8'hCA;
  LUT3 n409_s0 (
    .F(n409_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n409_s0.INIT=8'hCA;
  LUT3 n410_s0 (
    .F(n410_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n410_s0.INIT=8'hCA;
  LUT3 n411_s0 (
    .F(n411_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n411_s0.INIT=8'hCA;
  LUT3 n412_s0 (
    .F(n412_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n412_s0.INIT=8'hCA;
  LUT3 n604_s3 (
    .F(n604_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n604_7) 
);
defparam n604_s3.INIT=8'hCA;
  LUT3 n605_s3 (
    .F(n605_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n604_7) 
);
defparam n605_s3.INIT=8'hCA;
  LUT3 n606_s3 (
    .F(n606_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n604_7) 
);
defparam n606_s3.INIT=8'hCA;
  LUT3 n607_s3 (
    .F(n607_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n604_7) 
);
defparam n607_s3.INIT=8'hCA;
  LUT3 n608_s3 (
    .F(n608_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n604_7) 
);
defparam n608_s3.INIT=8'hCA;
  LUT3 n609_s3 (
    .F(n609_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n604_7) 
);
defparam n609_s3.INIT=8'hCA;
  LUT3 n610_s3 (
    .F(n610_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n604_7) 
);
defparam n610_s3.INIT=8'hCA;
  LUT3 n611_s3 (
    .F(n611_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n604_7) 
);
defparam n611_s3.INIT=8'hCA;
  LUT3 n612_s3 (
    .F(n612_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n604_7) 
);
defparam n612_s3.INIT=8'hCA;
  LUT3 n639_s0 (
    .F(n639_3),
    .I0(n2490_4),
    .I1(n1686_4),
    .I2(n639_4) 
);
defparam n639_s0.INIT=8'hF8;
  LUT3 n647_s0 (
    .F(n647_3),
    .I0(n2490_4),
    .I1(n1680_4),
    .I2(n639_4) 
);
defparam n647_s0.INIT=8'hF8;
  LUT3 n718_s0 (
    .F(n718_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n718_s0.INIT=8'hCA;
  LUT3 n719_s0 (
    .F(n719_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n719_s0.INIT=8'hCA;
  LUT3 n720_s0 (
    .F(n720_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n720_s0.INIT=8'hCA;
  LUT3 n721_s0 (
    .F(n721_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n721_s0.INIT=8'hCA;
  LUT3 n722_s0 (
    .F(n722_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n722_s0.INIT=8'hCA;
  LUT3 n723_s0 (
    .F(n723_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n723_s0.INIT=8'hCA;
  LUT3 n724_s0 (
    .F(n724_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n724_s0.INIT=8'hCA;
  LUT3 n725_s0 (
    .F(n725_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n725_s0.INIT=8'hCA;
  LUT3 n726_s0 (
    .F(n726_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n726_s0.INIT=8'hCA;
  LUT3 n727_s0 (
    .F(n727_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n727_s0.INIT=8'hCA;
  LUT4 n1036_s0 (
    .F(n1036_3),
    .I0(n1036_4),
    .I1(n1036_14),
    .I2(n1036_6),
    .I3(n1036_7) 
);
defparam n1036_s0.INIT=16'hD0FF;
  LUT3 n1037_s0 (
    .F(n1037_3),
    .I0(n1037_4),
    .I1(n1037_5),
    .I2(n1037_6) 
);
defparam n1037_s0.INIT=8'h1F;
  LUT4 n1038_s0 (
    .F(n1038_3),
    .I0(n1038_4),
    .I1(n1002_2),
    .I2(n1038_5),
    .I3(n1038_6) 
);
defparam n1038_s0.INIT=16'hFFF8;
  LUT4 n1039_s0 (
    .F(n1039_3),
    .I0(n1037_5),
    .I1(n1039_4),
    .I2(n1036_14),
    .I3(n1039_5) 
);
defparam n1039_s0.INIT=16'hFB00;
  LUT3 n1040_s0 (
    .F(n1040_3),
    .I0(n1040_4),
    .I1(n1037_5),
    .I2(n1040_5) 
);
defparam n1040_s0.INIT=8'h1F;
  LUT4 n1041_s0 (
    .F(n1041_3),
    .I0(n1038_4),
    .I1(n1005_2),
    .I2(n1041_4),
    .I3(n1041_5) 
);
defparam n1041_s0.INIT=16'hFFF8;
  LUT4 n1042_s0 (
    .F(n1042_3),
    .I0(n1037_5),
    .I1(n1042_4),
    .I2(n1036_14),
    .I3(n1042_5) 
);
defparam n1042_s0.INIT=16'hFB00;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n1043_4),
    .I1(n1043_5),
    .I2(n1043_6) 
);
defparam n1043_s0.INIT=8'h10;
  LUT4 n1044_s0 (
    .F(n1044_3),
    .I0(n1044_4),
    .I1(ff_nx[0]),
    .I2(n1044_5),
    .I3(n1044_6) 
);
defparam n1044_s0.INIT=16'hFFF2;
  LUT3 n1077_s1 (
    .F(n1077_4),
    .I0(n2707_4),
    .I1(n1656_4),
    .I2(n1077_5) 
);
defparam n1077_s1.INIT=8'hF8;
  LUT3 n1079_s1 (
    .F(n1079_4),
    .I0(n2707_4),
    .I1(n1646_4),
    .I2(n1077_5) 
);
defparam n1079_s1.INIT=8'hF8;
  LUT3 n1162_s0 (
    .F(n1162_3),
    .I0(n1162_4),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1162_s0.INIT=8'hC5;
  LUT3 n1163_s0 (
    .F(n1163_3),
    .I0(n1163_4),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1163_s0.INIT=8'hC5;
  LUT4 n1164_s0 (
    .F(n1164_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1164_7),
    .I3(w_register_write) 
);
defparam n1164_s0.INIT=16'hAA3C;
  LUT3 n1165_s0 (
    .F(n1165_3),
    .I0(n1165_6),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1165_s0.INIT=8'hCA;
  LUT4 n1166_s0 (
    .F(n1166_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1166_4),
    .I3(w_register_write) 
);
defparam n1166_s0.INIT=16'hAA3C;
  LUT4 n1167_s0 (
    .F(n1167_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1167_4),
    .I3(w_register_write) 
);
defparam n1167_s0.INIT=16'hAA3C;
  LUT3 n1168_s0 (
    .F(n1168_3),
    .I0(n1168_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1168_s0.INIT=8'hC5;
  LUT4 n1169_s0 (
    .F(n1169_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1169_4),
    .I3(w_register_write) 
);
defparam n1169_s0.INIT=16'hAA3C;
  LUT4 n1170_s0 (
    .F(n1170_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1170_s0.INIT=16'hAAC3;
  LUT3 n1171_s0 (
    .F(n1171_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1171_s0.INIT=8'hC5;
  LUT3 n1220_s0 (
    .F(n1220_3),
    .I0(n1220_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1220_s0.INIT=8'hCA;
  LUT3 n1221_s0 (
    .F(n1221_3),
    .I0(n1221_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1221_s0.INIT=8'hCA;
  LUT3 n1222_s0 (
    .F(n1222_3),
    .I0(n1222_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1222_s0.INIT=8'hCA;
  LUT3 n1223_s0 (
    .F(n1223_3),
    .I0(n1223_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1223_s0.INIT=8'hCA;
  LUT3 n1224_s0 (
    .F(n1224_3),
    .I0(n1224_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1224_s0.INIT=8'hCA;
  LUT3 n1225_s0 (
    .F(n1225_3),
    .I0(n1225_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1225_s0.INIT=8'hCA;
  LUT3 n1226_s0 (
    .F(n1226_3),
    .I0(n1226_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1226_s0.INIT=8'hCA;
  LUT3 n1227_s0 (
    .F(n1227_3),
    .I0(n1227_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1227_s0.INIT=8'hCA;
  LUT4 n1297_s0 (
    .F(n1297_3),
    .I0(w_register_write),
    .I1(n1297_10),
    .I2(ff_state[5]),
    .I3(n1297_8) 
);
defparam n1297_s0.INIT=16'hFF40;
  LUT3 n1315_s0 (
    .F(n1315_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1315_s0.INIT=8'hCA;
  LUT3 n1316_s0 (
    .F(n1316_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1316_s0.INIT=8'hCA;
  LUT3 n1317_s0 (
    .F(n1317_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1317_s0.INIT=8'hCA;
  LUT3 n1318_s0 (
    .F(n1318_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1318_s0.INIT=8'hCA;
  LUT3 n1319_s0 (
    .F(n1319_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1319_s0.INIT=8'hCA;
  LUT3 n1320_s0 (
    .F(n1320_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1320_s0.INIT=8'hCA;
  LUT3 n1321_s0 (
    .F(n1321_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1321_s0.INIT=8'hCA;
  LUT3 n1322_s0 (
    .F(n1322_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1322_s0.INIT=8'hCA;
  LUT4 n1935_s5 (
    .F(n1935_8),
    .I0(n1935_9),
    .I1(n1935_10),
    .I2(n1935_11),
    .I3(n1935_12) 
);
defparam n1935_s5.INIT=16'hF2FF;
  LUT3 n1936_s6 (
    .F(n1936_9),
    .I0(n1936_10),
    .I1(n1936_11),
    .I2(n1936_12) 
);
defparam n1936_s6.INIT=8'h01;
  LUT4 n1937_s5 (
    .F(n1937_8),
    .I0(n1937_9),
    .I1(n1937_10),
    .I2(n1937_11),
    .I3(n1937_12) 
);
defparam n1937_s5.INIT=16'h0100;
  LUT4 n1938_s6 (
    .F(n1938_9),
    .I0(n1938_10),
    .I1(n1938_11),
    .I2(n1938_12),
    .I3(n1938_13) 
);
defparam n1938_s6.INIT=16'h0B00;
  LUT3 n1867_s91 (
    .F(n1867_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1867_99) 
);
defparam n1867_s91.INIT=8'hCA;
  LUT3 n1868_s89 (
    .F(n1868_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1867_99) 
);
defparam n1868_s89.INIT=8'hCA;
  LUT3 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(ff_read_color_9),
    .I1(ff_transfer_ready_7),
    .I2(ff_transfer_ready_8) 
);
defparam ff_transfer_ready_s3.INIT=8'hEF;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 n1930_s3 (
    .F(n1930_8),
    .I0(n1930_11),
    .I1(n1930_12),
    .I2(ff_start) 
);
defparam n1930_s3.INIT=8'hF8;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n1044_4),
    .I2(ff_maj),
    .I3(ff_sx_9_11) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_cache_vram_wdata_7_14),
    .I3(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=16'hBF00;
  LUT2 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_next_state_5_16),
    .I1(ff_next_state_5_13) 
);
defparam ff_next_state_5_s7.INIT=4'h4;
  LUT2 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_12),
    .I1(ff_state_5_19) 
);
defparam ff_state_5_s6.INIT=4'h1;
  LUT3 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_flush_start_12),
    .I1(ff_cache_flush_start_13),
    .I2(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=8'hF8;
  LUT4 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_12),
    .I0(ff_cache_vram_valid_29),
    .I1(ff_cache_vram_valid_35),
    .I2(ff_cache_vram_valid_33),
    .I3(ff_cache_vram_valid_16) 
);
defparam ff_cache_vram_valid_s7.INIT=16'h00EF;
  LUT3 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_count_valid_13),
    .I1(ff_count_valid_14),
    .I2(ff_start) 
);
defparam ff_count_valid_s7.INIT=8'hF4;
  LUT4 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_cache_vram_write_18),
    .I1(ff_state[5]),
    .I2(ff_start),
    .I3(n1930_12) 
);
defparam ff_cache_vram_write_s11.INIT=16'h0E00;
  LUT4 n1863_s101 (
    .F(n1863_117),
    .I0(ff_state[2]),
    .I1(n1863_118),
    .I2(n1863_119),
    .I3(n1863_120) 
);
defparam n1863_s101.INIT=16'hFFE0;
  LUT4 n1861_s98 (
    .F(n1861_112),
    .I0(n1861_113),
    .I1(n1861_118),
    .I2(n1861_115),
    .I3(ff_state[4]) 
);
defparam n1861_s98.INIT=16'h00F4;
  LUT4 n1818_s125 (
    .F(n1818_151),
    .I0(n1866_106),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_wdata_7_13),
    .I3(n1818_152) 
);
defparam n1818_s125.INIT=16'hFF70;
  LUT4 n1479_s2 (
    .F(n1479_7),
    .I0(n1479_8),
    .I1(n1479_9),
    .I2(ff_start),
    .I3(n553_30) 
);
defparam n1479_s2.INIT=16'h0C0A;
  LUT4 n1478_s2 (
    .F(n1478_7),
    .I0(n1478_8),
    .I1(n1478_9),
    .I2(ff_start),
    .I3(n553_30) 
);
defparam n1478_s2.INIT=16'h0C0A;
  LUT4 n1477_s2 (
    .F(n1477_7),
    .I0(n1485_12),
    .I1(reg_screen_mode[3]),
    .I2(n1477_10),
    .I3(n553_30) 
);
defparam n1477_s2.INIT=16'h88F0;
  LUT4 n1476_s2 (
    .F(n1476_7),
    .I0(n1484_12),
    .I1(reg_screen_mode[3]),
    .I2(n1476_10),
    .I3(n553_30) 
);
defparam n1476_s2.INIT=16'h88F0;
  LUT3 n1383_s3 (
    .F(n1383_8),
    .I0(n1383_9),
    .I1(ff_transfer_ready_7),
    .I2(n1297_8) 
);
defparam n1383_s3.INIT=8'h0E;
  LUT4 n1219_s2 (
    .F(n1219_7),
    .I0(n1189_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1219_s2.INIT=16'h0C0A;
  LUT4 n1218_s2 (
    .F(n1218_7),
    .I0(n1188_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1218_s2.INIT=16'h0C0A;
  LUT4 n1826_s87 (
    .F(n1826_93),
    .I0(n1826_108),
    .I1(n1826_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1826_s87.INIT=16'h0305;
  LUT4 n1825_s86 (
    .F(n1825_92),
    .I0(n1825_104),
    .I1(n1825_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1825_s86.INIT=16'h0C05;
  LUT3 n1824_s84 (
    .F(n1824_90),
    .I0(ff_state[5]),
    .I1(n1824_91),
    .I2(n1824_92) 
);
defparam n1824_s84.INIT=8'h01;
  LUT3 n1823_s84 (
    .F(n1823_90),
    .I0(n1823_91),
    .I1(n1823_92),
    .I2(ff_state[5]) 
);
defparam n1823_s84.INIT=8'h0B;
  LUT3 n1822_s84 (
    .F(n1822_90),
    .I0(ff_state[5]),
    .I1(n1822_91),
    .I2(n1822_92) 
);
defparam n1822_s84.INIT=8'h10;
  LUT4 n1821_s84 (
    .F(n1821_90),
    .I0(ff_state[5]),
    .I1(n1821_91),
    .I2(n1821_92),
    .I3(n1821_93) 
);
defparam n1821_s84.INIT=16'h0001;
  LUT4 n1820_s84 (
    .F(n1820_90),
    .I0(ff_state[5]),
    .I1(n1820_91),
    .I2(n1820_92),
    .I3(n1820_93) 
);
defparam n1820_s84.INIT=16'h0001;
  LUT4 n1819_s86 (
    .F(n1819_92),
    .I0(n1819_93),
    .I1(n1819_94),
    .I2(n1819_95),
    .I3(n1819_96) 
);
defparam n1819_s86.INIT=16'h88F0;
  LUT4 n1934_s7 (
    .F(n1934_12),
    .I0(n1934_13),
    .I1(n1934_14),
    .I2(n1934_15),
    .I3(ff_start) 
);
defparam n1934_s7.INIT=16'h004F;
  LUT4 n1933_s8 (
    .F(n1933_13),
    .I0(n1933_14),
    .I1(n1933_29),
    .I2(n1933_16),
    .I3(n1938_11) 
);
defparam n1933_s8.INIT=16'h4F44;
  LUT4 n1932_s8 (
    .F(n1932_13),
    .I0(n1932_14),
    .I1(ff_cache_vram_valid_29),
    .I2(n1932_15),
    .I3(ff_cache_vram_valid_33) 
);
defparam n1932_s8.INIT=16'hEF00;
  LUT4 n1931_s7 (
    .F(n1931_12),
    .I0(n1931_13),
    .I1(n1931_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n1931_s7.INIT=16'h00EF;
  LUT4 n1930_s4 (
    .F(n1930_10),
    .I0(ff_eq),
    .I1(n1930_13),
    .I2(ff_state[4]),
    .I3(n1938_11) 
);
defparam n1930_s4.INIT=16'hF800;
  LUT4 n1929_s8 (
    .F(n1929_13),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(n1929_14),
    .I3(n1929_15) 
);
defparam n1929_s8.INIT=16'hFF10;
  LUT4 n1864_s98 (
    .F(n1864_114),
    .I0(ff_next_state[2]),
    .I1(n1932_15),
    .I2(n1861_118),
    .I3(n1864_117) 
);
defparam n1864_s98.INIT=16'hB0FF;
  LUT4 n1862_s92 (
    .F(n1862_106),
    .I0(n1862_107),
    .I1(n1862_110),
    .I2(n1861_115),
    .I3(ff_state[4]) 
);
defparam n1862_s92.INIT=16'hFF0B;
  LUT3 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_11),
    .I0(ff_next_state_0_14),
    .I1(ff_cache_vram_valid_33),
    .I2(ff_cache_vram_write_18) 
);
defparam ff_cache_vram_address_16_s7.INIT=8'h40;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(n1863_119),
    .I1(n1866_107),
    .I2(ff_next_state_0_14),
    .I3(ff_next_state_5_13) 
);
defparam ff_xsel_1_s8.INIT=16'h0D00;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_0_16),
    .I1(ff_state_0_14),
    .I2(ff_state_5_12),
    .I3(ff_state_5_19) 
);
defparam ff_state_0_s7.INIT=16'h0007;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_9),
    .I1(n1061_22),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT4 n1865_s106 (
    .F(n1865_126),
    .I0(n1865_127),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1865_130) 
);
defparam n1865_s106.INIT=16'h000B;
  LUT2 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[3]),
    .I1(n553_30) 
);
defparam w_next_0_s1.INIT=4'h8;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT4 n2490_s1 (
    .F(n2490_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2490_s1.INIT=16'h1000;
  LUT4 n317_s1 (
    .F(n317_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n317_6),
    .I3(n1036_14) 
);
defparam n317_s1.INIT=16'h0A0C;
  LUT3 n317_s2 (
    .F(n317_5),
    .I0(n317_7),
    .I1(n317_8),
    .I2(ff_start) 
);
defparam n317_s2.INIT=8'h0E;
  LUT4 n318_s1 (
    .F(n318_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n317_6),
    .I3(n1036_14) 
);
defparam n318_s1.INIT=16'h0503;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n317_6),
    .I3(n1036_14) 
);
defparam n319_s1.INIT=16'h0A0C;
  LUT4 n320_s1 (
    .F(n320_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n317_6),
    .I3(n1036_14) 
);
defparam n320_s1.INIT=16'h0A0C;
  LUT4 n321_s1 (
    .F(n321_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n317_6),
    .I3(n1036_14) 
);
defparam n321_s1.INIT=16'h0A0C;
  LUT4 n322_s1 (
    .F(n322_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n317_6),
    .I3(n1036_14) 
);
defparam n322_s1.INIT=16'h0A0C;
  LUT4 n323_s1 (
    .F(n323_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n317_6),
    .I3(n1036_14) 
);
defparam n323_s1.INIT=16'h0A0C;
  LUT4 n324_s1 (
    .F(n324_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n317_6),
    .I3(n1036_14) 
);
defparam n324_s1.INIT=16'h0A0C;
  LUT4 n325_s1 (
    .F(n325_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n317_6),
    .I3(n1036_14) 
);
defparam n325_s1.INIT=16'h0A0C;
  LUT4 n604_s4 (
    .F(n604_7),
    .I0(ff_dx_8_9),
    .I1(ff_maj),
    .I2(n1044_4),
    .I3(n1038_4) 
);
defparam n604_s4.INIT=16'h008F;
  LUT4 n639_s1 (
    .F(n639_4),
    .I0(n639_5),
    .I1(n317_8),
    .I2(n639_6),
    .I3(n359_7) 
);
defparam n639_s1.INIT=16'h5300;
  LUT4 n2707_s1 (
    .F(n2707_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2707_s1.INIT=16'h4000;
  LUT4 n1036_s1 (
    .F(n1036_4),
    .I0(reg_nx[7]),
    .I1(n1036_8),
    .I2(n1036_9),
    .I3(reg_nx[8]) 
);
defparam n1036_s1.INIT=16'h40BF;
  LUT3 n1036_s3 (
    .F(n1036_6),
    .I0(n317_8),
    .I1(n1036_16),
    .I2(ff_start) 
);
defparam n1036_s3.INIT=8'h35;
  LUT4 n1036_s4 (
    .F(n1036_7),
    .I0(n1036_11),
    .I1(n1044_4),
    .I2(n1000_2),
    .I3(n1038_4) 
);
defparam n1036_s4.INIT=16'h0777;
  LUT4 n1037_s1 (
    .F(n1037_4),
    .I0(n1036_8),
    .I1(n1036_9),
    .I2(n1036_14),
    .I3(reg_nx[7]) 
);
defparam n1037_s1.INIT=16'h0807;
  LUT3 n1037_s2 (
    .F(n1037_5),
    .I0(n639_6),
    .I1(n317_8),
    .I2(ff_start) 
);
defparam n1037_s2.INIT=8'h0E;
  LUT4 n1037_s3 (
    .F(n1037_6),
    .I0(n1037_9),
    .I1(n1044_4),
    .I2(n1001_2),
    .I3(n1038_4) 
);
defparam n1037_s3.INIT=16'h0777;
  LUT4 n1038_s1 (
    .F(n1038_4),
    .I0(n1038_7),
    .I1(n1038_8),
    .I2(n1038_9),
    .I3(n1038_10) 
);
defparam n1038_s1.INIT=16'h0100;
  LUT4 n1038_s2 (
    .F(n1038_5),
    .I0(ff_nx[5]),
    .I1(n1038_11),
    .I2(ff_nx[6]),
    .I3(n1044_4) 
);
defparam n1038_s2.INIT=16'hB400;
  LUT4 n1038_s3 (
    .F(n1038_6),
    .I0(n1036_14),
    .I1(reg_nx[6]),
    .I2(n1038_12),
    .I3(n1037_5) 
);
defparam n1038_s3.INIT=16'h00BE;
  LUT4 n1039_s1 (
    .F(n1039_4),
    .I0(reg_nx[4]),
    .I1(reg_nx[3]),
    .I2(n1036_8),
    .I3(reg_nx[5]) 
);
defparam n1039_s1.INIT=16'h10EF;
  LUT3 n1039_s2 (
    .F(n1039_5),
    .I0(n1038_4),
    .I1(n1003_2),
    .I2(n1039_8) 
);
defparam n1039_s2.INIT=8'h0D;
  LUT4 n1040_s1 (
    .F(n1040_4),
    .I0(reg_nx[3]),
    .I1(n1036_8),
    .I2(n1036_14),
    .I3(reg_nx[4]) 
);
defparam n1040_s1.INIT=16'h040B;
  LUT4 n1040_s2 (
    .F(n1040_5),
    .I0(n1040_6),
    .I1(n1044_4),
    .I2(n1004_2),
    .I3(n1038_4) 
);
defparam n1040_s2.INIT=16'h0777;
  LUT4 n1041_s1 (
    .F(n1041_4),
    .I0(ff_nx[2]),
    .I1(n1041_6),
    .I2(ff_nx[3]),
    .I3(n1044_4) 
);
defparam n1041_s1.INIT=16'hB400;
  LUT4 n1041_s2 (
    .F(n1041_5),
    .I0(n1036_14),
    .I1(reg_nx[3]),
    .I2(n1036_8),
    .I3(n1037_5) 
);
defparam n1041_s2.INIT=16'h00BE;
  LUT4 n1042_s1 (
    .F(n1042_4),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]),
    .I2(n639_6),
    .I3(reg_nx[2]) 
);
defparam n1042_s1.INIT=16'h01FE;
  LUT3 n1042_s2 (
    .F(n1042_5),
    .I0(n1038_4),
    .I1(n1006_2),
    .I2(n1042_8) 
);
defparam n1042_s2.INIT=8'h0D;
  LUT4 n1043_s1 (
    .F(n1043_4),
    .I0(n1043_7),
    .I1(n1043_8),
    .I2(n1036_14),
    .I3(ff_start) 
);
defparam n1043_s1.INIT=16'hCA00;
  LUT4 n1043_s2 (
    .F(n1043_5),
    .I0(n1036_14),
    .I1(n317_8),
    .I2(n1043_9),
    .I3(n1038_10) 
);
defparam n1043_s2.INIT=16'h0100;
  LUT3 n1043_s3 (
    .F(n1043_6),
    .I0(n1038_4),
    .I1(n1007_2),
    .I2(n1043_13) 
);
defparam n1043_s3.INIT=8'h0D;
  LUT2 n1044_s1 (
    .F(n1044_4),
    .I0(ff_start),
    .I1(n639_6) 
);
defparam n1044_s1.INIT=4'h4;
  LUT4 n1044_s2 (
    .F(n1044_5),
    .I0(n1044_7),
    .I1(w_next_0_4),
    .I2(n1036_14),
    .I3(ff_start) 
);
defparam n1044_s2.INIT=16'hC500;
  LUT4 n1044_s3 (
    .F(n1044_6),
    .I0(n1044_8),
    .I1(n1008_2),
    .I2(n317_8),
    .I3(n1038_10) 
);
defparam n1044_s3.INIT=16'hCA00;
  LUT4 n1077_s2 (
    .F(n1077_5),
    .I0(n1077_6),
    .I1(ff_start),
    .I2(n639_6),
    .I3(w_register_write) 
);
defparam n1077_s2.INIT=16'h000E;
  LUT4 n1162_s1 (
    .F(n1162_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1164_7),
    .I3(ff_ny[9]) 
);
defparam n1162_s1.INIT=16'h10EF;
  LUT3 n1163_s1 (
    .F(n1163_4),
    .I0(ff_ny[7]),
    .I1(n1164_7),
    .I2(ff_ny[8]) 
);
defparam n1163_s1.INIT=8'h4B;
  LUT2 n1166_s1 (
    .F(n1166_4),
    .I0(ff_ny[4]),
    .I1(n1167_4) 
);
defparam n1166_s1.INIT=4'h4;
  LUT4 n1167_s1 (
    .F(n1167_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1167_s1.INIT=16'h0001;
  LUT2 n1169_s1 (
    .F(n1169_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1169_s1.INIT=4'h1;
  LUT3 n1220_s1 (
    .F(n1220_4),
    .I0(n1190_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1220_s1.INIT=8'hCA;
  LUT3 n1221_s1 (
    .F(n1221_4),
    .I0(n1191_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1221_s1.INIT=8'hCA;
  LUT3 n1222_s1 (
    .F(n1222_4),
    .I0(n1192_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1222_s1.INIT=8'hCA;
  LUT3 n1223_s1 (
    .F(n1223_4),
    .I0(n1193_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1223_s1.INIT=8'hCA;
  LUT3 n1224_s1 (
    .F(n1224_4),
    .I0(n1194_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1224_s1.INIT=8'hCA;
  LUT3 n1225_s1 (
    .F(n1225_4),
    .I0(n1195_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1225_s1.INIT=8'hCA;
  LUT3 n1226_s1 (
    .F(n1226_4),
    .I0(n1196_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1226_s1.INIT=8'hCA;
  LUT3 n1227_s1 (
    .F(n1227_4),
    .I0(n1197_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1227_s1.INIT=8'hCA;
  LUT4 n1935_s6 (
    .F(n1935_9),
    .I0(n1935_13),
    .I1(n1935_14),
    .I2(n1935_15),
    .I3(ff_state_0_16) 
);
defparam n1935_s6.INIT=16'h0D00;
  LUT4 n1935_s7 (
    .F(n1935_10),
    .I0(n1935_14),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1935_s7.INIT=16'h0130;
  LUT4 n1935_s8 (
    .F(n1935_11),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1935_s8.INIT=16'hE000;
  LUT4 n1935_s9 (
    .F(n1935_12),
    .I0(n1935_16),
    .I1(n1933_29),
    .I2(n1935_17),
    .I3(n1938_11) 
);
defparam n1935_s9.INIT=16'hB0BB;
  LUT4 n1936_s7 (
    .F(n1936_10),
    .I0(n1936_13),
    .I1(n1936_14),
    .I2(n1936_15),
    .I3(n1929_14) 
);
defparam n1936_s7.INIT=16'hF100;
  LUT4 n1936_s8 (
    .F(n1936_11),
    .I0(n1935_14),
    .I1(n1936_16),
    .I2(ff_cache_vram_wdata_7_14),
    .I3(n1938_11) 
);
defparam n1936_s8.INIT=16'h1F00;
  LUT4 n1936_s9 (
    .F(n1936_12),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1936_s9.INIT=16'h3D00;
  LUT4 n1937_s6 (
    .F(n1937_9),
    .I0(n1936_13),
    .I1(n1937_13),
    .I2(n1936_15),
    .I3(n1929_14) 
);
defparam n1937_s6.INIT=16'hF100;
  LUT3 n1937_s7 (
    .F(n1937_10),
    .I0(n1937_14),
    .I1(n1937_15),
    .I2(n1937_25) 
);
defparam n1937_s7.INIT=8'hD0;
  LUT4 n1937_s8 (
    .F(n1937_11),
    .I0(n1937_17),
    .I1(n1935_14),
    .I2(n1866_107),
    .I3(n1937_18) 
);
defparam n1937_s8.INIT=16'h0B00;
  LUT4 n1937_s9 (
    .F(n1937_12),
    .I0(n1937_19),
    .I1(n1937_29),
    .I2(n1937_31),
    .I3(n1937_22) 
);
defparam n1937_s9.INIT=16'h00BF;
  LUT4 n1938_s7 (
    .F(n1938_10),
    .I0(n1938_29),
    .I1(n1935_14),
    .I2(n1938_33),
    .I3(n1938_16) 
);
defparam n1938_s7.INIT=16'h0700;
  LUT2 n1938_s8 (
    .F(n1938_11),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1938_s8.INIT=4'h1;
  LUT3 n1938_s9 (
    .F(n1938_12),
    .I0(n1938_17),
    .I1(n1938_25),
    .I2(ff_state_0_16) 
);
defparam n1938_s9.INIT=8'h10;
  LUT4 n1938_s10 (
    .F(n1938_13),
    .I0(n1938_19),
    .I1(n1297_10),
    .I2(n1929_14),
    .I3(n1938_20) 
);
defparam n1938_s10.INIT=16'h00EF;
  LUT3 n1836_s91 (
    .F(n1836_95),
    .I0(n1836_98),
    .I1(n1836_99),
    .I2(n553_30) 
);
defparam n1836_s91.INIT=8'hC5;
  LUT3 n1836_s92 (
    .F(n1836_96),
    .I0(n1836_100),
    .I1(n1836_101),
    .I2(n553_30) 
);
defparam n1836_s92.INIT=8'hC5;
  LUT3 n1837_s88 (
    .F(n1837_92),
    .I0(n1837_94),
    .I1(n1836_98),
    .I2(n553_30) 
);
defparam n1837_s88.INIT=8'h35;
  LUT3 n1837_s89 (
    .F(n1837_93),
    .I0(n1837_95),
    .I1(n1836_100),
    .I2(n553_30) 
);
defparam n1837_s89.INIT=8'h35;
  LUT3 n1838_s88 (
    .F(n1838_92),
    .I0(n1838_94),
    .I1(n1837_94),
    .I2(n553_30) 
);
defparam n1838_s88.INIT=8'h35;
  LUT3 n1838_s89 (
    .F(n1838_93),
    .I0(n1838_95),
    .I1(n1837_95),
    .I2(n553_30) 
);
defparam n1838_s89.INIT=8'h35;
  LUT3 n1839_s88 (
    .F(n1839_92),
    .I0(n1839_94),
    .I1(n1838_94),
    .I2(n553_30) 
);
defparam n1839_s88.INIT=8'h35;
  LUT3 n1839_s89 (
    .F(n1839_93),
    .I0(n1839_95),
    .I1(n1838_95),
    .I2(n553_30) 
);
defparam n1839_s89.INIT=8'h35;
  LUT3 n1840_s88 (
    .F(n1840_92),
    .I0(n1840_94),
    .I1(n1839_94),
    .I2(n553_30) 
);
defparam n1840_s88.INIT=8'h35;
  LUT3 n1840_s89 (
    .F(n1840_93),
    .I0(n1840_95),
    .I1(n1839_95),
    .I2(n553_30) 
);
defparam n1840_s89.INIT=8'h35;
  LUT3 n1841_s88 (
    .F(n1841_92),
    .I0(n1841_94),
    .I1(n1840_94),
    .I2(n553_30) 
);
defparam n1841_s88.INIT=8'h35;
  LUT3 n1841_s89 (
    .F(n1841_93),
    .I0(n1841_95),
    .I1(n1840_95),
    .I2(n553_30) 
);
defparam n1841_s89.INIT=8'h35;
  LUT3 n1842_s88 (
    .F(n1842_92),
    .I0(n1842_94),
    .I1(n1841_94),
    .I2(n553_30) 
);
defparam n1842_s88.INIT=8'h35;
  LUT3 n1842_s89 (
    .F(n1842_93),
    .I0(n1842_95),
    .I1(n1841_95),
    .I2(n553_30) 
);
defparam n1842_s89.INIT=8'h35;
  LUT3 n1843_s88 (
    .F(n1843_92),
    .I0(n1843_94),
    .I1(n1842_94),
    .I2(n553_30) 
);
defparam n1843_s88.INIT=8'h35;
  LUT3 n1843_s89 (
    .F(n1843_93),
    .I0(n1843_95),
    .I1(n1842_95),
    .I2(n553_30) 
);
defparam n1843_s89.INIT=8'h35;
  LUT3 n1844_s88 (
    .F(n1844_92),
    .I0(n1844_94),
    .I1(n1843_94),
    .I2(n553_30) 
);
defparam n1844_s88.INIT=8'h35;
  LUT3 n1844_s89 (
    .F(n1844_93),
    .I0(n1844_95),
    .I1(n1843_95),
    .I2(n553_30) 
);
defparam n1844_s89.INIT=8'h35;
  LUT3 n1845_s88 (
    .F(n1845_92),
    .I0(n1845_94),
    .I1(n1844_94),
    .I2(n553_30) 
);
defparam n1845_s88.INIT=8'hCA;
  LUT3 n1845_s89 (
    .F(n1845_93),
    .I0(n1845_95),
    .I1(n1844_95),
    .I2(n553_30) 
);
defparam n1845_s89.INIT=8'hCA;
  LUT3 n1846_s88 (
    .F(n1846_92),
    .I0(n1846_94),
    .I1(n1845_94),
    .I2(n553_30) 
);
defparam n1846_s88.INIT=8'h3A;
  LUT3 n1846_s89 (
    .F(n1846_93),
    .I0(n1846_95),
    .I1(n1845_95),
    .I2(n553_30) 
);
defparam n1846_s89.INIT=8'h3A;
  LUT3 n1847_s88 (
    .F(n1847_92),
    .I0(n1847_94),
    .I1(n1846_94),
    .I2(n553_30) 
);
defparam n1847_s88.INIT=8'hCA;
  LUT3 n1847_s89 (
    .F(n1847_93),
    .I0(n1847_95),
    .I1(n1846_95),
    .I2(n553_30) 
);
defparam n1847_s89.INIT=8'hCA;
  LUT3 n1848_s88 (
    .F(n1848_92),
    .I0(n1848_94),
    .I1(n1847_94),
    .I2(n553_30) 
);
defparam n1848_s88.INIT=8'hCA;
  LUT3 n1848_s89 (
    .F(n1848_93),
    .I0(n1848_95),
    .I1(n1847_95),
    .I2(n553_30) 
);
defparam n1848_s89.INIT=8'hCA;
  LUT3 n1849_s88 (
    .F(n1849_92),
    .I0(n1849_94),
    .I1(n1848_94),
    .I2(n553_30) 
);
defparam n1849_s88.INIT=8'hCA;
  LUT3 n1849_s89 (
    .F(n1849_93),
    .I0(n1849_95),
    .I1(n1848_95),
    .I2(n553_30) 
);
defparam n1849_s89.INIT=8'hCA;
  LUT3 n1850_s88 (
    .F(n1850_92),
    .I0(n1850_94),
    .I1(n1849_94),
    .I2(n553_30) 
);
defparam n1850_s88.INIT=8'hCA;
  LUT3 n1850_s89 (
    .F(n1850_93),
    .I0(n1850_95),
    .I1(n1849_95),
    .I2(n553_30) 
);
defparam n1850_s89.INIT=8'hCA;
  LUT3 n1851_s88 (
    .F(n1851_92),
    .I0(n1851_94),
    .I1(n1850_94),
    .I2(n553_30) 
);
defparam n1851_s88.INIT=8'hCA;
  LUT3 n1851_s89 (
    .F(n1851_93),
    .I0(n1851_95),
    .I1(n1850_95),
    .I2(n553_30) 
);
defparam n1851_s89.INIT=8'hCA;
  LUT3 n1852_s88 (
    .F(n1852_92),
    .I0(n1836_99),
    .I1(n1851_94),
    .I2(n553_30) 
);
defparam n1852_s88.INIT=8'hCA;
  LUT3 n1852_s89 (
    .F(n1852_93),
    .I0(n1836_101),
    .I1(n1851_95),
    .I2(n553_30) 
);
defparam n1852_s89.INIT=8'hCA;
  LUT3 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s4.INIT=8'h40;
  LUT3 ff_read_color_s4 (
    .F(ff_read_color_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n960_41),
    .I2(n1061_22) 
);
defparam ff_read_color_s4.INIT=8'h80;
  LUT3 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(ff_state[0]),
    .I1(ff_state[5]),
    .I2(ff_read_color_15) 
);
defparam ff_read_color_s5.INIT=8'h80;
  LUT4 ff_transfer_ready_s4 (
    .F(ff_transfer_ready_7),
    .I0(ff_command[2]),
    .I1(ff_state[1]),
    .I2(ff_transfer_ready_13),
    .I3(ff_transfer_ready_10) 
);
defparam ff_transfer_ready_s4.INIT=16'h6000;
  LUT4 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(ff_count_valid),
    .I1(ff_start),
    .I2(ff_transfer_ready_11),
    .I3(n1297_8) 
);
defparam ff_transfer_ready_s5.INIT=16'h001F;
  LUT4 n1930_s5 (
    .F(n1930_11),
    .I0(n1938_33),
    .I1(n1930_22),
    .I2(w_cache_flush_end),
    .I3(ff_state[5]) 
);
defparam n1930_s5.INIT=16'hF0EE;
  LUT4 n1930_s6 (
    .F(n1930_12),
    .I0(ff_state[1]),
    .I1(ff_transfer_ready_13),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_valid) 
);
defparam n1930_s6.INIT=16'h008F;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]),
    .I2(ff_source_7_8),
    .I3(n1865_127) 
);
defparam ff_source_7_s3.INIT=16'h0100;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_dx_8_10),
    .I1(ff_dx_8_11),
    .I2(ff_dx_8_12),
    .I3(n1278_9) 
);
defparam ff_dx_8_s4.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=16'h4100;
  LUT2 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=4'h4;
  LUT3 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_cache_vram_wdata_7_23),
    .I1(ff_cache_vram_wdata_7_25),
    .I2(ff_cache_vram_wdata_7_21) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=8'h0E;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_cache_vram_wdata_7_19),
    .I1(ff_next_state_5_16),
    .I2(ff_start),
    .I3(n1930_12) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'h0D00;
  LUT4 ff_next_state_5_s9 (
    .F(ff_next_state_5_13),
    .I0(n1866_107),
    .I1(ff_cache_vram_valid_35),
    .I2(n1867_97),
    .I3(ff_next_state_5_14) 
);
defparam ff_next_state_5_s9.INIT=16'h4F00;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(n1935_14),
    .I1(ff_state_5_14),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_state_5_s7.INIT=16'h00F1;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(n1867_97),
    .I1(n1930_22),
    .I2(ff_cache_flush_start_14),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s7.INIT=16'hF0EE;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(n1937_19),
    .I1(ff_cache_flush_start_17),
    .I2(ff_cache_vram_wdata_7_19),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_flush_start_s8.INIT=16'h00EF;
  LUT4 ff_cache_vram_valid_s11 (
    .F(ff_cache_vram_valid_16),
    .I0(ff_state[5]),
    .I1(ff_cache_vram_valid_27),
    .I2(n1930_12),
    .I3(ff_cache_vram_valid_37) 
);
defparam ff_cache_vram_valid_s11.INIT=16'h1F00;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_count_valid_15),
    .I1(n1937_17),
    .I2(ff_state[3]),
    .I3(ff_cache_vram_wdata_7_19) 
);
defparam ff_count_valid_s8.INIT=16'hC500;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(ff_cache_vram_valid),
    .I1(ff_count_valid_16),
    .I2(ff_count_valid_20),
    .I3(ff_count_valid_18) 
);
defparam ff_count_valid_s9.INIT=16'h0001;
  LUT2 n1866_s92 (
    .F(n1866_106),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1866_s92.INIT=4'h1;
  LUT2 n1866_s93 (
    .F(n1866_107),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1866_s93.INIT=4'h1;
  LUT2 n1863_s102 (
    .F(n1863_118),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1863_s102.INIT=4'h6;
  LUT2 n1863_s103 (
    .F(n1863_119),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam n1863_s103.INIT=4'h4;
  LUT4 n1863_s104 (
    .F(n1863_120),
    .I0(n1932_15),
    .I1(ff_next_state[3]),
    .I2(n1932_14),
    .I3(n1867_97) 
);
defparam n1863_s104.INIT=16'h0D00;
  LUT4 n1861_s99 (
    .F(n1861_113),
    .I0(n2017_6),
    .I1(ff_next_state[5]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1861_s99.INIT=16'hBF00;
  LUT4 n1861_s101 (
    .F(n1861_115),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1861_s101.INIT=16'hE300;
  LUT4 n1818_s126 (
    .F(n1818_152),
    .I0(n1932_15),
    .I1(n1818_155),
    .I2(ff_next_state_5_16),
    .I3(ff_cache_vram_wdata_7_19) 
);
defparam n1818_s126.INIT=16'hF800;
  LUT3 n1479_s3 (
    .F(n1479_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1479_s3.INIT=8'hCA;
  LUT3 n1479_s4 (
    .F(n1479_9),
    .I0(n1463_9),
    .I1(w_cache_vram_rdata[0]),
    .I2(reg_screen_mode[3]) 
);
defparam n1479_s4.INIT=8'hCA;
  LUT3 n1478_s3 (
    .F(n1478_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1478_s3.INIT=8'hCA;
  LUT3 n1478_s4 (
    .F(n1478_9),
    .I0(n1462_9),
    .I1(w_cache_vram_rdata[1]),
    .I2(reg_screen_mode[3]) 
);
defparam n1478_s4.INIT=8'hCA;
  LUT3 n1383_s4 (
    .F(n1383_9),
    .I0(ff_start),
    .I1(ff_count_valid),
    .I2(ff_transfer_ready_11) 
);
defparam n1383_s4.INIT=8'h40;
  LUT3 n1826_s89 (
    .F(n1826_95),
    .I0(n1826_97),
    .I1(ff_read_byte[0]),
    .I2(n1826_98) 
);
defparam n1826_s89.INIT=8'hA3;
  LUT3 n1825_s88 (
    .F(n1825_94),
    .I0(n1825_96),
    .I1(ff_read_byte[1]),
    .I2(n1826_98) 
);
defparam n1825_s88.INIT=8'h5C;
  LUT4 n1824_s85 (
    .F(n1824_91),
    .I0(n1824_93),
    .I1(w_next_0_4),
    .I2(n1819_96),
    .I3(n1824_94) 
);
defparam n1824_s85.INIT=16'h008F;
  LUT4 n1824_s86 (
    .F(n1824_92),
    .I0(w_next_0_4),
    .I1(n1824_94),
    .I2(n1824_95),
    .I3(n1824_101) 
);
defparam n1824_s86.INIT=16'h0010;
  LUT4 n1823_s85 (
    .F(n1823_91),
    .I0(n1823_93),
    .I1(n1825_96),
    .I2(n1823_102),
    .I3(n1823_95) 
);
defparam n1823_s85.INIT=16'h7000;
  LUT4 n1823_s86 (
    .F(n1823_92),
    .I0(n1823_96),
    .I1(w_next_0_4),
    .I2(n1823_97),
    .I3(n1819_96) 
);
defparam n1823_s86.INIT=16'h770F;
  LUT4 n1822_s85 (
    .F(n1822_91),
    .I0(n1826_97),
    .I1(ff_read_byte[4]),
    .I2(n1822_93),
    .I3(n1823_102) 
);
defparam n1822_s85.INIT=16'h3A00;
  LUT4 n1822_s86 (
    .F(n1822_92),
    .I0(n1822_94),
    .I1(w_next_0_4),
    .I2(n1822_95),
    .I3(n1819_96) 
);
defparam n1822_s86.INIT=16'hBB0F;
  LUT4 n1821_s85 (
    .F(n1821_91),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(n1819_96),
    .I3(ff_state[4]) 
);
defparam n1821_s85.INIT=16'h0305;
  LUT4 n1821_s86 (
    .F(n1821_92),
    .I0(n1821_94),
    .I1(w_status_color[5]),
    .I2(n1821_95),
    .I3(n1821_96) 
);
defparam n1821_s86.INIT=16'h0700;
  LUT4 n1821_s87 (
    .F(n1821_93),
    .I0(n1825_96),
    .I1(ff_read_byte[5]),
    .I2(n1822_93),
    .I3(n1823_102) 
);
defparam n1821_s87.INIT=16'h3A00;
  LUT4 n1820_s85 (
    .F(n1820_91),
    .I0(n1820_103),
    .I1(n1820_95),
    .I2(ff_source[6]),
    .I3(n1820_96) 
);
defparam n1820_s85.INIT=16'h3A00;
  LUT4 n1820_s86 (
    .F(n1820_92),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(n1819_96),
    .I3(ff_state[4]) 
);
defparam n1820_s86.INIT=16'h0305;
  LUT4 n1820_s87 (
    .F(n1820_93),
    .I0(n553_30),
    .I1(ff_dx[0]),
    .I2(n1824_93),
    .I3(n1820_97) 
);
defparam n1820_s87.INIT=16'hFE00;
  LUT4 n1819_s87 (
    .F(n1819_93),
    .I0(reg_screen_mode[3]),
    .I1(n1819_106),
    .I2(n1825_96),
    .I3(n1819_98) 
);
defparam n1819_s87.INIT=16'h00BF;
  LUT3 n1819_s88 (
    .F(n1819_94),
    .I0(n1819_110),
    .I1(n1819_100),
    .I2(n1819_101) 
);
defparam n1819_s88.INIT=8'hD0;
  LUT4 n1819_s89 (
    .F(n1819_95),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1819_s89.INIT=16'h0C0A;
  LUT4 n1819_s90 (
    .F(n1819_96),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1819_s90.INIT=16'hC788;
  LUT2 n1934_s8 (
    .F(n1934_13),
    .I0(n1935_14),
    .I1(n1934_16) 
);
defparam n1934_s8.INIT=4'h1;
  LUT4 n1934_s9 (
    .F(n1934_14),
    .I0(n1938_17),
    .I1(ff_state[3]),
    .I2(ff_cache_vram_wdata_7_13),
    .I3(n1934_21) 
);
defparam n1934_s9.INIT=16'h10F0;
  LUT3 n1934_s10 (
    .F(n1934_15),
    .I0(ff_read_color_10),
    .I1(n1935_14),
    .I2(n1934_18) 
);
defparam n1934_s10.INIT=8'h70;
  LUT4 n1933_s9 (
    .F(n1933_14),
    .I0(ff_next_state[5]),
    .I1(ff_state[0]),
    .I2(n1933_25),
    .I3(n1933_18) 
);
defparam n1933_s9.INIT=16'h004F;
  LUT4 n1933_s11 (
    .F(n1933_16),
    .I0(n1933_23),
    .I1(n1937_15),
    .I2(n1933_20),
    .I3(n1933_21) 
);
defparam n1933_s11.INIT=16'h0D00;
  LUT2 n1932_s9 (
    .F(n1932_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1932_s9.INIT=4'h8;
  LUT3 n1932_s10 (
    .F(n1932_15),
    .I0(n2017_6),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n1932_s10.INIT=8'h40;
  LUT2 n1931_s8 (
    .F(n1931_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1931_s8.INIT=4'h4;
  LUT4 n1931_s9 (
    .F(n1931_14),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]),
    .I3(n1931_15) 
);
defparam n1931_s9.INIT=16'h8000;
  LUT3 n1930_s7 (
    .F(n1930_13),
    .I0(ff_sx[9]),
    .I1(n1930_15),
    .I2(n1930_16) 
);
defparam n1930_s7.INIT=8'h40;
  LUT2 n1929_s9 (
    .F(n1929_14),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1929_s9.INIT=4'h4;
  LUT4 n1929_s10 (
    .F(n1929_15),
    .I0(ff_eq),
    .I1(n1930_13),
    .I2(n1867_97),
    .I3(n1929_16) 
);
defparam n1929_s10.INIT=16'h4F00;
  LUT3 n1862_s93 (
    .F(n1862_107),
    .I0(n2017_6),
    .I1(ff_next_state[4]),
    .I2(ff_dx[8]) 
);
defparam n1862_s93.INIT=8'h40;
  LUT2 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam ff_state_0_s9.INIT=4'h4;
  LUT2 n1865_s107 (
    .F(n1865_127),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n1865_s107.INIT=4'h4;
  LUT4 n317_s3 (
    .F(n317_6),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n317_s3.INIT=16'h9000;
  LUT4 n317_s4 (
    .F(n317_7),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n317_s4.INIT=16'h1000;
  LUT3 n317_s5 (
    .F(n317_8),
    .I0(n1038_7),
    .I1(n1038_8),
    .I2(n1038_9) 
);
defparam n317_s5.INIT=8'h01;
  LUT2 n639_s2 (
    .F(n639_5),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n639_s2.INIT=4'h4;
  LUT4 n639_s3 (
    .F(n639_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n639_s3.INIT=16'h4000;
  LUT4 n1036_s5 (
    .F(n1036_8),
    .I0(reg_nx[2]),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(n639_6) 
);
defparam n1036_s5.INIT=16'h0001;
  LUT4 n1036_s6 (
    .F(n1036_9),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(reg_nx[3]) 
);
defparam n1036_s6.INIT=16'h0001;
  LUT4 n1036_s8 (
    .F(n1036_11),
    .I0(ff_nx[7]),
    .I1(n1036_12),
    .I2(n1038_11),
    .I3(ff_nx[8]) 
);
defparam n1036_s8.INIT=16'hBF40;
  LUT4 n1038_s4 (
    .F(n1038_7),
    .I0(ff_nx[4]),
    .I1(n1036_12),
    .I2(n1038_13),
    .I3(n1038_14) 
);
defparam n1038_s4.INIT=16'h4000;
  LUT4 n1038_s5 (
    .F(n1038_8),
    .I0(n2017_6),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n1038_15) 
);
defparam n1038_s5.INIT=16'hF400;
  LUT4 n1038_s6 (
    .F(n1038_9),
    .I0(n2017_6),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n1038_16) 
);
defparam n1038_s6.INIT=16'h00F4;
  LUT2 n1038_s7 (
    .F(n1038_10),
    .I0(ff_start),
    .I1(n639_6) 
);
defparam n1038_s7.INIT=4'h1;
  LUT2 n1038_s8 (
    .F(n1038_11),
    .I0(ff_nx[4]),
    .I1(n1038_13) 
);
defparam n1038_s8.INIT=4'h4;
  LUT4 n1038_s9 (
    .F(n1038_12),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(reg_nx[3]),
    .I3(n1036_8) 
);
defparam n1038_s9.INIT=16'h0100;
  LUT2 n1040_s3 (
    .F(n1040_6),
    .I0(ff_nx[4]),
    .I1(n1038_13) 
);
defparam n1040_s3.INIT=4'h6;
  LUT2 n1041_s3 (
    .F(n1041_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n1041_s3.INIT=4'h1;
  LUT3 n1043_s4 (
    .F(n1043_7),
    .I0(n1043_9),
    .I1(reg_nx[1]),
    .I2(n639_6) 
);
defparam n1043_s4.INIT=8'h35;
  LUT2 n1043_s5 (
    .F(n1043_8),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6) 
);
defparam n1043_s5.INIT=4'h8;
  LUT4 n1043_s6 (
    .F(n1043_9),
    .I0(n2017_6),
    .I1(w_next_0_5),
    .I2(reg_screen_mode[2]),
    .I3(n1043_11) 
);
defparam n1043_s6.INIT=16'h7F00;
  LUT3 n1044_s4 (
    .F(n1044_7),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n639_6) 
);
defparam n1044_s4.INIT=8'h3D;
  LUT3 n1044_s5 (
    .F(n1044_8),
    .I0(reg_nx[0]),
    .I1(n1036_14),
    .I2(w_next[0]) 
);
defparam n1044_s5.INIT=8'h10;
  LUT3 n1077_s3 (
    .F(n1077_6),
    .I0(n317_8),
    .I1(n1077_7),
    .I2(ff_sx_9_9) 
);
defparam n1077_s3.INIT=8'h10;
  LUT3 n1164_s2 (
    .F(n1164_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]) 
);
defparam n1164_s2.INIT=8'h01;
  LUT2 n1297_s3 (
    .F(n1297_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1297_s3.INIT=4'h1;
  LUT2 n1935_s10 (
    .F(n1935_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1935_s10.INIT=4'h4;
  LUT4 n1935_s11 (
    .F(n1935_14),
    .I0(n1038_8),
    .I1(n1038_9),
    .I2(n1038_7),
    .I3(n1077_7) 
);
defparam n1935_s11.INIT=16'hFE00;
  LUT4 n1935_s12 (
    .F(n1935_15),
    .I0(n1038_7),
    .I1(n1935_18),
    .I2(ff_state[0]),
    .I3(n1866_107) 
);
defparam n1935_s12.INIT=16'hF400;
  LUT4 n1935_s13 (
    .F(n1935_16),
    .I0(n1931_13),
    .I1(ff_next_state[3]),
    .I2(n1933_25),
    .I3(n1935_26) 
);
defparam n1935_s13.INIT=16'h001F;
  LUT4 n1935_s14 (
    .F(n1935_17),
    .I0(n1935_20),
    .I1(n1934_21),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1935_s14.INIT=16'hCAFC;
  LUT4 n1936_s10 (
    .F(n1936_13),
    .I0(n317_8),
    .I1(n1936_17),
    .I2(n1164_7),
    .I3(n1935_26) 
);
defparam n1936_s10.INIT=16'h4000;
  LUT3 n1936_s11 (
    .F(n1936_14),
    .I0(ff_next_state[2]),
    .I1(ff_state[0]),
    .I2(n1933_25) 
);
defparam n1936_s11.INIT=8'hB0;
  LUT2 n1936_s12 (
    .F(n1936_15),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1936_s12.INIT=4'h6;
  LUT4 n1936_s13 (
    .F(n1936_16),
    .I0(ff_state[3]),
    .I1(n1932_14),
    .I2(ff_state[0]),
    .I3(n1936_18) 
);
defparam n1936_s13.INIT=16'h007F;
  LUT3 n1937_s10 (
    .F(n1937_13),
    .I0(ff_next_state[1]),
    .I1(ff_state[0]),
    .I2(n1933_25) 
);
defparam n1937_s10.INIT=8'hB0;
  LUT4 n1937_s11 (
    .F(n1937_14),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1863_119) 
);
defparam n1937_s11.INIT=16'h000D;
  LUT3 n1937_s12 (
    .F(n1937_15),
    .I0(ff_state[0]),
    .I1(n1038_7),
    .I2(n1935_18) 
);
defparam n1937_s12.INIT=8'h10;
  LUT3 n1937_s14 (
    .F(n1937_17),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1937_s14.INIT=8'h3D;
  LUT4 n1937_s15 (
    .F(n1937_18),
    .I0(n1865_130),
    .I1(ff_count_valid_16),
    .I2(n1937_23),
    .I3(n1938_11) 
);
defparam n1937_s15.INIT=16'h1000;
  LUT4 n1937_s16 (
    .F(n1937_19),
    .I0(ff_cache_vram_valid_25),
    .I1(ff_state[1]),
    .I2(n1932_15),
    .I3(ff_state[2]) 
);
defparam n1937_s16.INIT=16'h00F8;
  LUT4 n1937_s19 (
    .F(n1937_22),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1937_s19.INIT=16'hF100;
  LUT4 n1938_s13 (
    .F(n1938_16),
    .I0(n1865_127),
    .I1(n1938_21),
    .I2(ff_state[4]),
    .I3(n1938_22) 
);
defparam n1938_s13.INIT=16'h00FE;
  LUT4 n1938_s14 (
    .F(n1938_17),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n1038_7),
    .I3(n1935_18) 
);
defparam n1938_s14.INIT=16'h0100;
  LUT4 n1938_s16 (
    .F(n1938_19),
    .I0(ff_next_state[0]),
    .I1(n1861_116),
    .I2(n1931_13),
    .I3(n1938_27) 
);
defparam n1938_s16.INIT=16'hF800;
  LUT4 n1938_s17 (
    .F(n1938_20),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n1938_s17.INIT=16'h0E00;
  LUT3 n1836_s94 (
    .F(n1836_98),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1836_s94.INIT=8'hAC;
  LUT4 n1836_s95 (
    .F(n1836_99),
    .I0(n1043_8),
    .I1(w_status_border_position[1]),
    .I2(n1836_103),
    .I3(n1836_104) 
);
defparam n1836_s95.INIT=16'h3730;
  LUT3 n1836_s96 (
    .F(n1836_100),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1836_s96.INIT=8'hAC;
  LUT4 n1836_s97 (
    .F(n1836_101),
    .I0(n1043_8),
    .I1(ff_dx[1]),
    .I2(n1836_103),
    .I3(n1836_105) 
);
defparam n1836_s97.INIT=16'h3730;
  LUT4 n1836_s98 (
    .F(n1836_102),
    .I0(n1935_13),
    .I1(ff_state_0_14),
    .I2(ff_state[0]),
    .I3(n1863_119) 
);
defparam n1836_s98.INIT=16'hCA00;
  LUT3 n1837_s90 (
    .F(n1837_94),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1837_s90.INIT=8'hCA;
  LUT3 n1837_s91 (
    .F(n1837_95),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1837_s91.INIT=8'hCA;
  LUT3 n1838_s90 (
    .F(n1838_94),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1838_s90.INIT=8'hCA;
  LUT3 n1838_s91 (
    .F(n1838_95),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1838_s91.INIT=8'hCA;
  LUT3 n1839_s90 (
    .F(n1839_94),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1839_s90.INIT=8'hCA;
  LUT3 n1839_s91 (
    .F(n1839_95),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1839_s91.INIT=8'hCA;
  LUT3 n1840_s90 (
    .F(n1840_94),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1840_s90.INIT=8'hCA;
  LUT3 n1840_s91 (
    .F(n1840_95),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1840_s91.INIT=8'hCA;
  LUT3 n1841_s90 (
    .F(n1841_94),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1841_s90.INIT=8'hCA;
  LUT3 n1841_s91 (
    .F(n1841_95),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1841_s91.INIT=8'hCA;
  LUT3 n1842_s90 (
    .F(n1842_94),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1842_s90.INIT=8'hCA;
  LUT3 n1842_s91 (
    .F(n1842_95),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1842_s91.INIT=8'hCA;
  LUT3 n1843_s90 (
    .F(n1843_94),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1843_s90.INIT=8'hCA;
  LUT3 n1843_s91 (
    .F(n1843_95),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1843_s91.INIT=8'hCA;
  LUT3 n1844_s90 (
    .F(n1844_94),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1844_s90.INIT=8'hCA;
  LUT3 n1844_s91 (
    .F(n1844_95),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1844_s91.INIT=8'hCA;
  LUT3 n1845_s90 (
    .F(n1845_94),
    .I0(n1845_101),
    .I1(ff_sy[0]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1845_s90.INIT=8'hCA;
  LUT3 n1845_s91 (
    .F(n1845_95),
    .I0(n1845_99),
    .I1(ff_dy[0]),
    .I2(ff_next_vram1_3_9) 
);
defparam n1845_s91.INIT=8'hCA;
  LUT4 n1846_s90 (
    .F(n1846_94),
    .I0(n1043_8),
    .I1(w_status_border_position[7]),
    .I2(n1836_103),
    .I3(n1846_96) 
);
defparam n1846_s90.INIT=16'h3730;
  LUT4 n1846_s91 (
    .F(n1846_95),
    .I0(n1043_8),
    .I1(ff_dx[7]),
    .I2(n1836_103),
    .I3(n1846_97) 
);
defparam n1846_s91.INIT=16'h3730;
  LUT4 n1847_s90 (
    .F(n1847_94),
    .I0(n1043_8),
    .I1(w_status_border_position[6]),
    .I2(n1836_103),
    .I3(n1847_96) 
);
defparam n1847_s90.INIT=16'h3730;
  LUT4 n1847_s91 (
    .F(n1847_95),
    .I0(n1043_8),
    .I1(ff_dx[6]),
    .I2(n1836_103),
    .I3(n1847_97) 
);
defparam n1847_s91.INIT=16'h3730;
  LUT4 n1848_s90 (
    .F(n1848_94),
    .I0(n1043_8),
    .I1(w_status_border_position[5]),
    .I2(n1836_103),
    .I3(n1848_96) 
);
defparam n1848_s90.INIT=16'h3730;
  LUT4 n1848_s91 (
    .F(n1848_95),
    .I0(n1043_8),
    .I1(ff_dx[5]),
    .I2(n1836_103),
    .I3(n1848_97) 
);
defparam n1848_s91.INIT=16'h3730;
  LUT4 n1849_s90 (
    .F(n1849_94),
    .I0(n1043_8),
    .I1(w_status_border_position[4]),
    .I2(n1836_103),
    .I3(n1849_96) 
);
defparam n1849_s90.INIT=16'h3730;
  LUT4 n1849_s91 (
    .F(n1849_95),
    .I0(n1043_8),
    .I1(ff_dx[4]),
    .I2(n1836_103),
    .I3(n1849_97) 
);
defparam n1849_s91.INIT=16'h3730;
  LUT4 n1850_s90 (
    .F(n1850_94),
    .I0(n1043_8),
    .I1(w_status_border_position[3]),
    .I2(n1836_103),
    .I3(n1850_96) 
);
defparam n1850_s90.INIT=16'h3730;
  LUT4 n1850_s91 (
    .F(n1850_95),
    .I0(n1043_8),
    .I1(ff_dx[3]),
    .I2(n1836_103),
    .I3(n1850_97) 
);
defparam n1850_s91.INIT=16'h3730;
  LUT4 n1851_s90 (
    .F(n1851_94),
    .I0(n1043_8),
    .I1(w_status_border_position[2]),
    .I2(n1836_103),
    .I3(n1851_96) 
);
defparam n1851_s90.INIT=16'h3730;
  LUT4 n1851_s91 (
    .F(n1851_95),
    .I0(n1043_8),
    .I1(ff_dx[2]),
    .I2(n1836_103),
    .I3(n1851_97) 
);
defparam n1851_s91.INIT=16'h3730;
  LUT2 n1867_s93 (
    .F(n1867_97),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1867_s93.INIT=4'h1;
  LUT4 ff_transfer_ready_s7 (
    .F(ff_transfer_ready_10),
    .I0(ff_state[5]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_command[0]) 
);
defparam ff_transfer_ready_s7.INIT=16'h4000;
  LUT4 ff_transfer_ready_s8 (
    .F(ff_transfer_ready_11),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam ff_transfer_ready_s8.INIT=16'h1000;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=8'hE7;
  LUT4 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam ff_dx_8_s5.INIT=16'h0001;
  LUT2 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam ff_dx_8_s6.INIT=4'h1;
  LUT4 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam ff_dx_8_s7.INIT=16'h0001;
  LUT2 ff_cache_vram_wdata_7_s14 (
    .F(ff_cache_vram_wdata_7_19),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam ff_cache_vram_wdata_7_s14.INIT=4'h1;
  LUT4 ff_next_state_5_s10 (
    .F(ff_next_state_5_14),
    .I0(ff_count_valid_20),
    .I1(ff_state[4]),
    .I2(ff_reset_n2_1),
    .I3(ff_cache_vram_valid_33) 
);
defparam ff_next_state_5_s10.INIT=16'hB000;
  LUT3 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_read_color_10),
    .I1(ff_read_color),
    .I2(ff_state_5_16) 
);
defparam ff_state_5_s9.INIT=8'h0D;
  LUT3 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(w_cache_vram_rdata_en),
    .I1(w_cache_flush_end),
    .I2(ff_state[1]) 
);
defparam ff_state_5_s10.INIT=8'h35;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(n1938_27) 
);
defparam ff_cache_flush_start_s9.INIT=16'hF800;
  LUT2 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_state[2]),
    .I1(ff_cache_vram_valid_35) 
);
defparam ff_count_valid_s10.INIT=4'h2;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(ff_eq),
    .I1(n1644_3),
    .I2(ff_state[1]),
    .I3(n1865_127) 
);
defparam ff_count_valid_s11.INIT=16'h9000;
  LUT4 ff_count_valid_s13 (
    .F(ff_count_valid_18),
    .I0(n1937_23),
    .I1(n1865_130),
    .I2(ff_read_color_15),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s13.INIT=16'h0700;
  LUT2 n1861_s102 (
    .F(n1861_116),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n1861_s102.INIT=4'h4;
  LUT3 n1826_s90 (
    .F(n1826_96),
    .I0(n1826_97),
    .I1(ff_read_byte[0]),
    .I2(n1826_99) 
);
defparam n1826_s90.INIT=8'h3A;
  LUT4 n1826_s91 (
    .F(n1826_97),
    .I0(n1826_106),
    .I1(n1826_101),
    .I2(n1826_102),
    .I3(n1821_94) 
);
defparam n1826_s91.INIT=16'h0C05;
  LUT4 n1826_s92 (
    .F(n1826_98),
    .I0(n1932_14),
    .I1(ff_state[2]),
    .I2(n1826_99),
    .I3(ff_state[3]) 
);
defparam n1826_s92.INIT=16'h0C05;
  LUT4 n1825_s89 (
    .F(n1825_95),
    .I0(n1825_96),
    .I1(ff_read_byte[1]),
    .I2(n1826_99),
    .I3(n1932_14) 
);
defparam n1825_s89.INIT=16'hC500;
  LUT4 n1825_s90 (
    .F(n1825_96),
    .I0(n1825_97),
    .I1(n1825_98),
    .I2(n1821_94),
    .I3(n1825_102) 
);
defparam n1825_s90.INIT=16'hC0CD;
  LUT3 n1824_s87 (
    .F(n1824_93),
    .I0(n1824_97),
    .I1(w_status_color[2]),
    .I2(n1821_94) 
);
defparam n1824_s87.INIT=8'h3A;
  LUT4 n1824_s88 (
    .F(n1824_94),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(n1819_96),
    .I3(ff_state[4]) 
);
defparam n1824_s88.INIT=16'h0C0A;
  LUT4 n1824_s89 (
    .F(n1824_95),
    .I0(n1824_98),
    .I1(ff_read_byte[2]),
    .I2(n1826_97),
    .I3(n1823_93) 
);
defparam n1824_s89.INIT=16'hF0BB;
  LUT3 n1823_s87 (
    .F(n1823_93),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(n553_30) 
);
defparam n1823_s87.INIT=8'h40;
  LUT4 n1823_s89 (
    .F(n1823_95),
    .I0(n1823_93),
    .I1(ff_read_byte[3]),
    .I2(n1823_96),
    .I3(n1824_98) 
);
defparam n1823_s89.INIT=16'hF0EE;
  LUT4 n1823_s90 (
    .F(n1823_96),
    .I0(n1823_98),
    .I1(w_status_color[3]),
    .I2(n1821_94),
    .I3(n1823_99) 
);
defparam n1823_s90.INIT=16'hC0CD;
  LUT3 n1823_s91 (
    .F(n1823_97),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[4]) 
);
defparam n1823_s91.INIT=8'hCA;
  LUT3 n1822_s87 (
    .F(n1822_93),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n553_30) 
);
defparam n1822_s87.INIT=8'hBC;
  LUT4 n1822_s88 (
    .F(n1822_94),
    .I0(n1822_96),
    .I1(w_status_color[4]),
    .I2(n1821_94),
    .I3(n1822_97) 
);
defparam n1822_s88.INIT=16'hCDC0;
  LUT3 n1822_s89 (
    .F(n1822_95),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[4]) 
);
defparam n1822_s89.INIT=8'h35;
  LUT3 n1821_s88 (
    .F(n1821_94),
    .I0(ff_source[4]),
    .I1(n1821_97),
    .I2(n1821_98) 
);
defparam n1821_s88.INIT=8'h40;
  LUT4 n1821_s89 (
    .F(n1821_95),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[1]),
    .I3(n1821_99) 
);
defparam n1821_s89.INIT=16'hCC70;
  LUT4 n1821_s90 (
    .F(n1821_96),
    .I0(n1821_102),
    .I1(ff_source[5]),
    .I2(n1819_96),
    .I3(w_next_0_4) 
);
defparam n1821_s90.INIT=16'hD000;
  LUT4 n1820_s89 (
    .F(n1820_95),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1820_s89.INIT=16'hDEF3;
  LUT4 n1820_s90 (
    .F(n1820_96),
    .I0(n1821_94),
    .I1(w_status_color[6]),
    .I2(w_next_0_4),
    .I3(n1819_96) 
);
defparam n1820_s90.INIT=16'h7000;
  LUT4 n1820_s91 (
    .F(n1820_97),
    .I0(n1819_106),
    .I1(n1826_97),
    .I2(n1820_101),
    .I3(n1823_102) 
);
defparam n1820_s91.INIT=16'h0D00;
  LUT3 n1819_s92 (
    .F(n1819_98),
    .I0(ff_dx[0]),
    .I1(n553_30),
    .I2(n1823_96) 
);
defparam n1819_s92.INIT=8'h01;
  LUT4 n1819_s94 (
    .F(n1819_100),
    .I0(n1821_102),
    .I1(n1819_108),
    .I2(n1819_104),
    .I3(ff_source[7]) 
);
defparam n1819_s94.INIT=16'hF0EE;
  LUT4 n1819_s95 (
    .F(n1819_101),
    .I0(ff_read_byte[7]),
    .I1(w_next_0_4),
    .I2(n1819_102),
    .I3(ff_state[5]) 
);
defparam n1819_s95.INIT=16'h00FE;
  LUT4 n1934_s11 (
    .F(n1934_16),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1934_s11.INIT=16'h3BC5;
  LUT4 n1934_s13 (
    .F(n1934_18),
    .I0(n1934_19),
    .I1(n1938_27),
    .I2(ff_cache_vram_wdata_7_23),
    .I3(ff_state[5]) 
);
defparam n1934_s13.INIT=16'hBB0F;
  LUT4 n1933_s13 (
    .F(n1933_18),
    .I0(n1935_14),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(n1866_107) 
);
defparam n1933_s13.INIT=16'h0B00;
  LUT3 n1933_s15 (
    .F(n1933_20),
    .I0(ff_state[4]),
    .I1(n1935_14),
    .I2(n1934_16) 
);
defparam n1933_s15.INIT=8'h08;
  LUT4 n1933_s16 (
    .F(n1933_21),
    .I0(n1937_17),
    .I1(ff_state[3]),
    .I2(ff_cache_vram_wdata_7_23),
    .I3(n1930_22) 
);
defparam n1933_s16.INIT=16'h004F;
  LUT4 n1931_s10 (
    .F(n1931_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[2]) 
);
defparam n1931_s10.INIT=16'h4000;
  LUT4 n1930_s9 (
    .F(n1930_15),
    .I0(n1930_17),
    .I1(n1930_18),
    .I2(n1930_19),
    .I3(n1930_20) 
);
defparam n1930_s9.INIT=16'h8000;
  LUT4 n1930_s10 (
    .F(n1930_16),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[3]),
    .I3(reg_sx[3]) 
);
defparam n1930_s10.INIT=16'h9009;
  LUT4 n1929_s11 (
    .F(n1929_16),
    .I0(n1929_20),
    .I1(n1929_22),
    .I2(ff_cache_vram_wdata_7_25),
    .I3(n1938_11) 
);
defparam n1929_s11.INIT=16'hEF00;
  LUT2 n1036_s9 (
    .F(n1036_12),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]) 
);
defparam n1036_s9.INIT=4'h1;
  LUT4 n1038_s10 (
    .F(n1038_13),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1038_s10.INIT=16'h0001;
  LUT2 n1038_s11 (
    .F(n1038_14),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]) 
);
defparam n1038_s11.INIT=4'h1;
  LUT4 n1038_s12 (
    .F(n1038_15),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n1038_s12.INIT=16'hEF00;
  LUT4 n1038_s13 (
    .F(n1038_16),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n1038_s13.INIT=16'hF13F;
  LUT2 n1043_s8 (
    .F(n1043_11),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1043_s8.INIT=4'h9;
  LUT3 n1077_s4 (
    .F(n1077_7),
    .I0(n1167_4),
    .I1(n1936_17),
    .I2(n1164_5) 
);
defparam n1077_s4.INIT=8'h80;
  LUT4 n1935_s15 (
    .F(n1935_18),
    .I0(n2017_6),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n1935_21) 
);
defparam n1935_s15.INIT=16'h000B;
  LUT3 n1935_s17 (
    .F(n1935_20),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1935_s17.INIT=8'h90;
  LUT3 n1936_s14 (
    .F(n1936_17),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(ff_ny[9]) 
);
defparam n1936_s14.INIT=8'h01;
  LUT4 n1936_s15 (
    .F(n1936_18),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1936_s15.INIT=16'h1800;
  LUT2 n1937_s20 (
    .F(n1937_23),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1937_s20.INIT=4'h8;
  LUT3 n1938_s18 (
    .F(n1938_21),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]) 
);
defparam n1938_s18.INIT=8'h3E;
  LUT4 n1938_s19 (
    .F(n1938_22),
    .I0(ff_count_valid_16),
    .I1(n1297_6),
    .I2(ff_state[2]),
    .I3(n1937_23) 
);
defparam n1938_s19.INIT=16'h4100;
  LUT3 n1836_s99 (
    .F(n1836_103),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(ff_next_vram2_3_11) 
);
defparam n1836_s99.INIT=8'h40;
  LUT4 n1836_s100 (
    .F(n1836_104),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[2]),
    .I2(w_status_border_position[0]),
    .I3(n2017_6) 
);
defparam n1836_s100.INIT=16'hBB0F;
  LUT4 n1836_s101 (
    .F(n1836_105),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[2]),
    .I2(ff_dx[0]),
    .I3(n2017_6) 
);
defparam n1836_s101.INIT=16'hBB0F;
  LUT4 n1846_s92 (
    .F(n1846_96),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[8]),
    .I2(w_status_border_position[6]),
    .I3(n2017_6) 
);
defparam n1846_s92.INIT=16'hBB0F;
  LUT4 n1846_s93 (
    .F(n1846_97),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[8]),
    .I2(ff_dx[6]),
    .I3(n2017_6) 
);
defparam n1846_s93.INIT=16'hBB0F;
  LUT4 n1847_s92 (
    .F(n1847_96),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[7]),
    .I2(w_status_border_position[5]),
    .I3(n2017_6) 
);
defparam n1847_s92.INIT=16'hBB0F;
  LUT4 n1847_s93 (
    .F(n1847_97),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[7]),
    .I2(ff_dx[5]),
    .I3(n2017_6) 
);
defparam n1847_s93.INIT=16'hBB0F;
  LUT4 n1848_s92 (
    .F(n1848_96),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[6]),
    .I2(w_status_border_position[4]),
    .I3(n2017_6) 
);
defparam n1848_s92.INIT=16'hBB0F;
  LUT4 n1848_s93 (
    .F(n1848_97),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[6]),
    .I2(ff_dx[4]),
    .I3(n2017_6) 
);
defparam n1848_s93.INIT=16'hBB0F;
  LUT4 n1849_s92 (
    .F(n1849_96),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[5]),
    .I2(w_status_border_position[3]),
    .I3(n2017_6) 
);
defparam n1849_s92.INIT=16'hBB0F;
  LUT4 n1849_s93 (
    .F(n1849_97),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[5]),
    .I2(ff_dx[3]),
    .I3(n2017_6) 
);
defparam n1849_s93.INIT=16'hBB0F;
  LUT4 n1850_s92 (
    .F(n1850_96),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[4]),
    .I2(w_status_border_position[2]),
    .I3(n2017_6) 
);
defparam n1850_s92.INIT=16'hBB0F;
  LUT4 n1850_s93 (
    .F(n1850_97),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[4]),
    .I2(ff_dx[2]),
    .I3(n2017_6) 
);
defparam n1850_s93.INIT=16'hBB0F;
  LUT4 n1851_s92 (
    .F(n1851_96),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[3]),
    .I2(w_status_border_position[1]),
    .I3(n2017_6) 
);
defparam n1851_s92.INIT=16'hBB0F;
  LUT4 n1851_s93 (
    .F(n1851_97),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[3]),
    .I2(ff_dx[1]),
    .I3(n2017_6) 
);
defparam n1851_s93.INIT=16'hBB0F;
  LUT4 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_cache_vram_wdata_7_13),
    .I3(ff_state_5_17) 
);
defparam ff_state_5_s11.INIT=16'h8000;
  LUT4 ff_cache_vram_valid_s17 (
    .F(ff_cache_vram_valid_22),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_cache_vram_valid_s17.INIT=16'h3500;
  LUT4 n1826_s93 (
    .F(n1826_99),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n1826_s93.INIT=16'h0733;
  LUT4 n1826_s95 (
    .F(n1826_101),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(w_status_color[0]) 
);
defparam n1826_s95.INIT=16'h004F;
  LUT3 n1826_s96 (
    .F(n1826_102),
    .I0(ff_logical_opration[2]),
    .I1(n1826_101),
    .I2(n1826_104) 
);
defparam n1826_s96.INIT=8'h10;
  LUT2 n1825_s91 (
    .F(n1825_97),
    .I0(ff_logical_opration[2]),
    .I1(n1825_100) 
);
defparam n1825_s91.INIT=4'h4;
  LUT4 n1825_s92 (
    .F(n1825_98),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(w_status_color[1]) 
);
defparam n1825_s92.INIT=16'h004F;
  LUT4 n1824_s91 (
    .F(n1824_97),
    .I0(n1824_99),
    .I1(ff_source[2]),
    .I2(n1826_103),
    .I3(ff_logical_opration[2]) 
);
defparam n1824_s91.INIT=16'hC355;
  LUT2 n1824_s92 (
    .F(n1824_98),
    .I0(n553_30),
    .I1(ff_dx[0]) 
);
defparam n1824_s92.INIT=4'h4;
  LUT4 n1823_s92 (
    .F(n1823_98),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[2]) 
);
defparam n1823_s92.INIT=16'h004F;
  LUT4 n1823_s93 (
    .F(n1823_99),
    .I0(n1823_100),
    .I1(ff_source[3]),
    .I2(n1826_103),
    .I3(ff_logical_opration[2]) 
);
defparam n1823_s93.INIT=16'hC355;
  LUT4 n1822_s90 (
    .F(n1822_96),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[4]),
    .I3(ff_logical_opration[2]) 
);
defparam n1822_s90.INIT=16'h004F;
  LUT4 n1822_s91 (
    .F(n1822_97),
    .I0(n1822_98),
    .I1(n1822_101),
    .I2(n1820_98),
    .I3(ff_source[4]) 
);
defparam n1822_s91.INIT=16'h13FC;
  LUT4 n1821_s91 (
    .F(n1821_97),
    .I0(ff_source[5]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1821_s91.INIT=16'h0100;
  LUT4 n1821_s92 (
    .F(n1821_98),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[3]) 
);
defparam n1821_s92.INIT=16'h0001;
  LUT4 n1821_s93 (
    .F(n1821_99),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1821_s93.INIT=16'hFC5B;
  LUT2 n1820_s92 (
    .F(n1820_98),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n1820_s92.INIT=4'h4;
  LUT3 n1819_s96 (
    .F(n1819_102),
    .I0(n553_30),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1819_s96.INIT=8'h07;
  LUT4 n1819_s98 (
    .F(n1819_104),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1819_s98.INIT=16'hDEF3;
  LUT3 n1934_s14 (
    .F(n1934_19),
    .I0(ff_next_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1934_s14.INIT=8'hD3;
  LUT2 n1930_s11 (
    .F(n1930_17),
    .I0(w_status_border_position[5]),
    .I1(reg_sx[5]) 
);
defparam n1930_s11.INIT=4'h9;
  LUT4 n1930_s12 (
    .F(n1930_18),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n1930_s12.INIT=16'h9009;
  LUT4 n1930_s13 (
    .F(n1930_19),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1930_s13.INIT=16'h9009;
  LUT4 n1930_s14 (
    .F(n1930_20),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1930_s14.INIT=16'h9009;
  LUT3 n1935_s18 (
    .F(n1935_21),
    .I0(n1935_22),
    .I1(n1935_23),
    .I2(n1935_24) 
);
defparam n1935_s18.INIT=8'h80;
  LUT2 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(ff_state[3]),
    .I1(w_status_transfer_ready) 
);
defparam ff_state_5_s12.INIT=4'h8;
  LUT2 n1826_s97 (
    .F(n1826_103),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1826_s97.INIT=4'h1;
  LUT4 n1826_s98 (
    .F(n1826_104),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1826_s98.INIT=16'h7FF0;
  LUT4 n1825_s94 (
    .F(n1825_100),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[1]) 
);
defparam n1825_s94.INIT=16'h7FF0;
  LUT4 n1824_s93 (
    .F(n1824_99),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[2]),
    .I2(w_status_color[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1824_s93.INIT=16'h7CC4;
  LUT4 n1823_s94 (
    .F(n1823_100),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[1]) 
);
defparam n1823_s94.INIT=16'h7FF0;
  LUT2 n1822_s92 (
    .F(n1822_98),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[0]) 
);
defparam n1822_s92.INIT=4'h8;
  LUT4 n1935_s19 (
    .F(n1935_22),
    .I0(ff_dy[5]),
    .I1(ff_dy[4]),
    .I2(ff_dy[3]),
    .I3(ff_dy[2]) 
);
defparam n1935_s19.INIT=16'h0001;
  LUT4 n1935_s20 (
    .F(n1935_23),
    .I0(ff_dy[1]),
    .I1(ff_dy[0]),
    .I2(w_next_dy[9]),
    .I3(ff_diy) 
);
defparam n1935_s20.INIT=16'h1000;
  LUT4 n1935_s21 (
    .F(n1935_24),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(ff_dy[7]),
    .I3(ff_dy[6]) 
);
defparam n1935_s21.INIT=16'h0001;
  LUT3 ff_cache_vram_valid_s19 (
    .F(ff_cache_vram_valid_25),
    .I0(n2017_6),
    .I1(ff_state[0]),
    .I2(w_status_border_position[8]) 
);
defparam ff_cache_vram_valid_s19.INIT=8'h10;
  LUT4 ff_cache_vram_valid_s20 (
    .F(ff_cache_vram_valid_27),
    .I0(ff_read_color_15),
    .I1(ff_cache_vram_wdata_7_12),
    .I2(ff_cache_vram_valid_22),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_valid_s20.INIT=16'h5455;
  LUT4 ff_cache_vram_valid_s21 (
    .F(ff_cache_vram_valid_29),
    .I0(n1867_97),
    .I1(ff_cache_vram_wdata_7_12),
    .I2(ff_cache_vram_valid_22),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_valid_s21.INIT=16'h5455;
  LUT4 n1042_s4 (
    .F(n1042_8),
    .I0(ff_nx[2]),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n1044_4) 
);
defparam n1042_s4.INIT=16'h5600;
  LUT4 n1164_s3 (
    .F(n1164_7),
    .I0(n1167_4),
    .I1(ff_ny[4]),
    .I2(ff_ny[5]),
    .I3(ff_ny[6]) 
);
defparam n1164_s3.INIT=16'h0002;
  LUT4 n1165_s2 (
    .F(n1165_6),
    .I0(ff_ny[5]),
    .I1(ff_ny[4]),
    .I2(n1167_4),
    .I3(ff_ny[6]) 
);
defparam n1165_s2.INIT=16'hEF10;
  LUT4 n1168_s2 (
    .F(n1168_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1168_s2.INIT=16'h01FE;
  LUT4 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_border_detect_s5.INIT=16'h0400;
  LUT4 n359_s3 (
    .F(n359_7),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n359_s3.INIT=16'h1000;
  LUT4 ff_sx_9_s5 (
    .F(ff_sx_9_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=16'hBAAA;
  LUT4 n1037_s5 (
    .F(n1037_9),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(n1038_11),
    .I3(ff_nx[7]) 
);
defparam n1037_s5.INIT=16'hEF10;
  LUT4 n1476_s4 (
    .F(n1476_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]),
    .I2(n1484_12),
    .I3(ff_xsel[0]) 
);
defparam n1476_s4.INIT=16'hF044;
  LUT4 n1477_s4 (
    .F(n1477_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]),
    .I2(n1485_12),
    .I3(ff_xsel[0]) 
);
defparam n1477_s4.INIT=16'hF044;
  LUT4 n1820_s94 (
    .F(n1820_101),
    .I0(n553_30),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(ff_read_byte[6]) 
);
defparam n1820_s94.INIT=16'hF800;
  LUT4 n1819_s99 (
    .F(n1819_106),
    .I0(n553_30),
    .I1(n553_30),
    .I2(ff_dx[1]),
    .I3(ff_dx[0]) 
);
defparam n1819_s99.INIT=16'h002A;
  LUT3 n1819_s100 (
    .F(n1819_108),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]) 
);
defparam n1819_s100.INIT=8'h20;
  LUT4 n1820_s95 (
    .F(n1820_103),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(w_status_color[6]),
    .I3(n1821_102) 
);
defparam n1820_s95.INIT=16'h00BF;
  LUT4 n1824_s94 (
    .F(n1824_101),
    .I0(n1824_98),
    .I1(n1824_97),
    .I2(w_status_color[2]),
    .I3(n1821_94) 
);
defparam n1824_s94.INIT=16'hA022;
  LUT4 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_17),
    .I0(n1932_15),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s11.INIT=16'h0B00;
  LUT4 n1861_s103 (
    .F(n1861_118),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1861_s103.INIT=16'h004F;
  LUT4 n1938_s21 (
    .F(n1938_25),
    .I0(n1935_14),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1938_s21.INIT=16'h0700;
  LUT4 n1039_s4 (
    .F(n1039_8),
    .I0(ff_nx[5]),
    .I1(ff_nx[4]),
    .I2(n1038_13),
    .I3(n1044_4) 
);
defparam n1039_s4.INIT=16'h6500;
  LUT4 n1929_s14 (
    .F(n1929_20),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1929_s14.INIT=16'h4004;
  LUT4 n1933_s17 (
    .F(n1933_23),
    .I0(ff_state[4]),
    .I1(n1866_106),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1933_s17.INIT=16'h8008;
  LUT4 n1933_s18 (
    .F(n1933_25),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1933_s18.INIT=16'h6000;
  LUT4 n1937_s21 (
    .F(n1937_25),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1936_15),
    .I3(n1938_11) 
);
defparam n1937_s21.INIT=16'hB000;
  LUT4 n1036_s10 (
    .F(n1036_14),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1036_s10.INIT=16'h4000;
  LUT4 n1297_s4 (
    .F(n1297_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1297_s4.INIT=16'h1000;
  LUT4 n2576_s1 (
    .F(n2576_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2576_s1.INIT=16'h1000;
  LUT4 n2815_s1 (
    .F(n2815_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2815_s1.INIT=16'h4000;
  LUT4 n2575_s1 (
    .F(n2575_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2575_s1.INIT=16'h4000;
  LUT4 n1423_s1 (
    .F(n1423_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1423_s1.INIT=16'h4000;
  LUT3 n1822_s94 (
    .F(n1822_101),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1822_s94.INIT=8'h02;
  LUT4 n1825_s95 (
    .F(n1825_102),
    .I0(ff_source[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1825_s95.INIT=16'hA900;
  LUT4 n1826_s99 (
    .F(n1826_106),
    .I0(ff_source[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1826_s99.INIT=16'hA900;
  LUT4 ff_cache_vram_wdata_7_s15 (
    .F(ff_cache_vram_wdata_7_21),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[0]),
    .I3(n1932_14) 
);
defparam ff_cache_vram_wdata_7_s15.INIT=16'h6000;
  LUT4 n2708_s1 (
    .F(n2708_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2708_s1.INIT=16'h0100;
  LUT4 n2491_s1 (
    .F(n2491_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2491_s1.INIT=16'h0100;
  LUT4 n1934_s15 (
    .F(n1934_21),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1934_s15.INIT=16'h0009;
  LUT3 ff_cache_vram_valid_s22 (
    .F(ff_cache_vram_valid_31),
    .I0(ff_sx[9]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_cache_vram_valid_s22.INIT=8'h02;
  LUT4 ff_cache_vram_wdata_7_s16 (
    .F(ff_cache_vram_wdata_7_23),
    .I0(n1866_106),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s16.INIT=16'h00FD;
  LUT4 ff_next_state_5_s11 (
    .F(ff_next_state_5_16),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1865_127),
    .I3(ff_state[3]) 
);
defparam ff_next_state_5_s11.INIT=16'h0E00;
  LUT4 n1297_s5 (
    .F(n1297_10),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1866_106) 
);
defparam n1297_s5.INIT=16'h0100;
  LUT4 ff_count_valid_s14 (
    .F(ff_count_valid_20),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_count_valid_s14.INIT=16'h0008;
  LUT4 n1866_s94 (
    .F(n1866_109),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1866_107) 
);
defparam n1866_s94.INIT=16'h0054;
  LUT4 n1933_s20 (
    .F(n1933_29),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1933_s20.INIT=16'h0900;
  LUT4 ff_state_5_s13 (
    .F(ff_state_5_19),
    .I0(ff_state_5_15),
    .I1(ff_transfer_ready_13),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_state_5_s13.INIT=16'h0800;
  LUT3 n1938_s22 (
    .F(n1938_27),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1938_s22.INIT=8'h80;
  LUT3 n1930_s15 (
    .F(n1930_22),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_count_valid_16) 
);
defparam n1930_s15.INIT=8'h80;
  LUT4 n1938_s23 (
    .F(n1938_29),
    .I0(n1865_130),
    .I1(ff_count_valid_16),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1938_s23.INIT=16'h1000;
  LUT4 n2707_s2 (
    .F(n2707_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2707_4) 
);
defparam n2707_s2.INIT=16'h1000;
  LUT4 n2490_s2 (
    .F(n2490_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2490_4) 
);
defparam n2490_s2.INIT=16'h1000;
  LUT4 n1929_s15 (
    .F(n1929_22),
    .I0(n1865_130),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n1929_s15.INIT=16'hBA00;
  LUT4 ff_cache_vram_wdata_7_s17 (
    .F(ff_cache_vram_wdata_7_25),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s17.INIT=16'hFB00;
  LUT4 n1864_s100 (
    .F(n1864_117),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1864_s100.INIT=16'h00BF;
  LUT4 n1935_s22 (
    .F(n1935_26),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1935_s22.INIT=16'h0004;
  LUT4 n1928_s3 (
    .F(n1928_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1928_s3.INIT=16'hACAA;
  LUT4 n1927_s3 (
    .F(n1927_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1927_s3.INIT=16'hACAA;
  LUT4 n1926_s3 (
    .F(n1926_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1926_s3.INIT=16'hACAA;
  LUT4 n1925_s3 (
    .F(n1925_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1925_s3.INIT=16'hACAA;
  LUT4 n1924_s3 (
    .F(n1924_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1924_s3.INIT=16'hACAA;
  LUT4 n1923_s3 (
    .F(n1923_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1923_s3.INIT=16'hACAA;
  LUT4 n1922_s3 (
    .F(n1922_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1922_s3.INIT=16'hACAA;
  LUT4 n1921_s5 (
    .F(n1921_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1921_s5.INIT=16'hACAA;
  LUT4 n1821_s95 (
    .F(n1821_102),
    .I0(ff_source[4]),
    .I1(n1821_97),
    .I2(n1821_98),
    .I3(n1822_101) 
);
defparam n1821_s95.INIT=16'hBF00;
  LUT4 n359_s4 (
    .F(n359_9),
    .I0(n1038_7),
    .I1(n1038_8),
    .I2(n1038_9),
    .I3(n359_7) 
);
defparam n359_s4.INIT=16'hFE00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_next_sx[9]),
    .I1(n317_7),
    .I2(n317_8),
    .I3(ff_start) 
);
defparam n316_s3.INIT=16'h00A8;
  LUT4 n1043_s9 (
    .F(n1043_13),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_start),
    .I3(n639_6) 
);
defparam n1043_s9.INIT=16'h0600;
  LUT4 ff_read_color_s8 (
    .F(ff_read_color_15),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_read_color_s8.INIT=16'h0001;
  LUT4 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_18),
    .I0(ff_cache_vram_valid_35),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_cache_vram_valid_27) 
);
defparam ff_cache_vram_write_s13.INIT=16'hFE00;
  LUT4 ff_next_state_0_s9 (
    .F(ff_next_state_0_14),
    .I0(n1932_14),
    .I1(n1932_15),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_next_state_0_s9.INIT=16'h0004;
  LUT4 n1867_s94 (
    .F(n1867_99),
    .I0(ff_state[0]),
    .I1(n1932_14),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1867_s94.INIT=16'h0009;
  LUT4 n1937_s23 (
    .F(n1937_29),
    .I0(ff_start),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1937_s23.INIT=16'h0001;
  LUT4 ff_state_0_s10 (
    .F(ff_state_0_16),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_state_0_s10.INIT=16'h0004;
  LUT3 ff_cache_vram_valid_s23 (
    .F(ff_cache_vram_valid_33),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam ff_cache_vram_valid_s23.INIT=8'h01;
  LUT4 n1818_s128 (
    .F(n1818_155),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_cache_vram_write) 
);
defparam n1818_s128.INIT=16'h1500;
  LUT3 n1865_s109 (
    .F(n1865_130),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1865_s109.INIT=8'h40;
  LUT4 n1862_s95 (
    .F(n1862_110),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1862_s95.INIT=16'h1500;
  LUT4 n1825_s96 (
    .F(n1825_104),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_color[1]),
    .I3(n1825_95) 
);
defparam n1825_s96.INIT=16'h008F;
  LUT4 n1826_s100 (
    .F(n1826_108),
    .I0(n1826_96),
    .I1(ff_color[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1826_s100.INIT=16'hA333;
  LUT4 ff_cache_vram_valid_s24 (
    .F(ff_cache_vram_valid_35),
    .I0(ff_cache_vram_valid_25),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_cache_vram_valid_31) 
);
defparam ff_cache_vram_valid_s24.INIT=16'h00D5;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1845_s94 (
    .F(n1845_99),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]),
    .I3(n2017_6) 
);
defparam n1845_s94.INIT=16'hACCC;
  LUT4 n1845_s95 (
    .F(n1845_101),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]),
    .I3(n2017_6) 
);
defparam n1845_s95.INIT=16'hACCC;
  LUT4 n1852_s90 (
    .F(n1852_95),
    .I0(n1852_92),
    .I1(n1852_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1852_s90.INIT=16'h5553;
  LUT4 n1851_s94 (
    .F(n1851_99),
    .I0(n1851_92),
    .I1(n1851_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1851_s94.INIT=16'h5553;
  LUT4 n1850_s94 (
    .F(n1850_99),
    .I0(n1850_92),
    .I1(n1850_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1850_s94.INIT=16'h5553;
  LUT4 n1849_s94 (
    .F(n1849_99),
    .I0(n1849_92),
    .I1(n1849_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1849_s94.INIT=16'h5553;
  LUT4 n1848_s94 (
    .F(n1848_99),
    .I0(n1848_92),
    .I1(n1848_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1848_s94.INIT=16'h5553;
  LUT4 n1847_s94 (
    .F(n1847_99),
    .I0(n1847_92),
    .I1(n1847_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1847_s94.INIT=16'h5553;
  LUT4 n1846_s94 (
    .F(n1846_99),
    .I0(n1846_92),
    .I1(n1846_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1846_s94.INIT=16'h5553;
  LUT4 n1845_s96 (
    .F(n1845_103),
    .I0(n1845_92),
    .I1(n1845_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1845_s96.INIT=16'hAAAC;
  LUT4 n1844_s92 (
    .F(n1844_97),
    .I0(n1844_92),
    .I1(n1844_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1844_s92.INIT=16'h5553;
  LUT4 n1843_s92 (
    .F(n1843_97),
    .I0(n1843_92),
    .I1(n1843_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1843_s92.INIT=16'h5553;
  LUT4 n1842_s92 (
    .F(n1842_97),
    .I0(n1842_92),
    .I1(n1842_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1842_s92.INIT=16'h5553;
  LUT4 n1841_s92 (
    .F(n1841_97),
    .I0(n1841_92),
    .I1(n1841_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1841_s92.INIT=16'h5553;
  LUT4 n1840_s92 (
    .F(n1840_97),
    .I0(n1840_92),
    .I1(n1840_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1840_s92.INIT=16'h5553;
  LUT4 n1839_s92 (
    .F(n1839_97),
    .I0(n1839_92),
    .I1(n1839_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1839_s92.INIT=16'h5553;
  LUT4 n1838_s92 (
    .F(n1838_97),
    .I0(n1838_92),
    .I1(n1838_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1838_s92.INIT=16'h5553;
  LUT4 n1837_s92 (
    .F(n1837_97),
    .I0(n1837_92),
    .I1(n1837_93),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1837_s92.INIT=16'h5553;
  LUT4 n1836_s102 (
    .F(n1836_107),
    .I0(n1836_95),
    .I1(n1836_96),
    .I2(n1867_99),
    .I3(n1836_102) 
);
defparam n1836_s102.INIT=16'h5553;
  LUT4 w_next_0_s4 (
    .F(w_next[0]),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_0_s4.INIT=16'h8FFF;
  LUT4 n1473_s4 (
    .F(n1473_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1473_s4.INIT=16'h0800;
  LUT4 n1472_s4 (
    .F(n1472_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1472_s4.INIT=16'h0800;
  LUT4 n1475_s4 (
    .F(n1475_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1475_s4.INIT=16'h0800;
  LUT4 n1474_s4 (
    .F(n1474_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1474_s4.INIT=16'h0800;
  LUT4 n1819_s101 (
    .F(n1819_110),
    .I0(n1821_94),
    .I1(w_status_color[7]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n1819_s101.INIT=16'h7000;
  LUT3 n1823_s95 (
    .F(n1823_102),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n1819_96) 
);
defparam n1823_s95.INIT=8'h70;
  LUT3 n1036_s11 (
    .F(n1036_16),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n1036_14) 
);
defparam n1036_s11.INIT=8'h80;
  LUT4 ff_cache_vram_valid_s25 (
    .F(ff_cache_vram_valid_37),
    .I0(ff_start),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_valid_s25.INIT=16'h5455;
  LUT4 n1338_s6 (
    .F(n1338_12),
    .I0(ff_read_color_10),
    .I1(ff_read_color),
    .I2(ff_read_color_9),
    .I3(ff_start) 
);
defparam n1338_s6.INIT=16'h00F4;
  LUT4 n1480_s4 (
    .F(n1480_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1480_s4.INIT=16'h0A0C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1481_s4 (
    .F(n1481_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1481_s4.INIT=16'h0C0A;
  LUT4 n1482_s4 (
    .F(n1482_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1482_s4.INIT=16'h0C0A;
  LUT4 n1483_s4 (
    .F(n1483_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1483_s4.INIT=16'h0C0A;
  LUT4 n1484_s4 (
    .F(n1484_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1484_s4.INIT=16'h0C0A;
  LUT2 n1484_s5 (
    .F(n1484_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1484_s5.INIT=4'h4;
  LUT4 n1485_s4 (
    .F(n1485_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1485_s4.INIT=16'h0C0A;
  LUT2 n1485_s5 (
    .F(n1485_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1485_s5.INIT=4'h4;
  LUT4 n1486_s4 (
    .F(n1486_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1486_s4.INIT=16'h0C0A;
  LUT4 n1487_s4 (
    .F(n1487_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1487_s4.INIT=16'h0C0A;
  LUT4 n1938_s25 (
    .F(n1938_33),
    .I0(ff_state[2]),
    .I1(ff_cache_vram_valid_35),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1938_s25.INIT=16'h0002;
  LUT3 n1937_s24 (
    .F(n1937_31),
    .I0(ff_cache_flush_start_17),
    .I1(ff_state[2]),
    .I2(ff_cache_vram_valid_35) 
);
defparam n1937_s24.INIT=8'h51;
  LUT4 ff_transfer_ready_s9 (
    .F(ff_transfer_ready_13),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_transfer_ready_s9.INIT=16'h8000;
  LUT3 ff_next_state_1_s9 (
    .F(ff_next_state_1_14),
    .I0(ff_next_state_0_14),
    .I1(ff_next_state_5_16),
    .I2(ff_next_state_5_13) 
);
defparam ff_next_state_1_s9.INIT=8'h10;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2575_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2707_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1423_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1836_107),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1837_97),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1838_97),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1839_97),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1840_97),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1841_97),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1842_97),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1843_97),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1844_97),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1845_103),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1846_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1847_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1848_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1849_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1850_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1851_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1852_95),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1818_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1819_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1820_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1821_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1822_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1823_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1824_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1825_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1826_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1921_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1922_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1923_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1924_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1925_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1926_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1927_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1928_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1861_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1862_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1863_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1864_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1865_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1866_109),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1867_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1868_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2490_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n321_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n322_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n323_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n324_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n403_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n404_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n405_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n406_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n407_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n408_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n409_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n410_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n411_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n412_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n718_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n719_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n720_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n721_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n722_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n723_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n724_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n725_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n726_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n727_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1036_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1037_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1038_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1039_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1040_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1041_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1042_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1043_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1044_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1162_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1163_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1164_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1165_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1166_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1167_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1168_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1169_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1170_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1171_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1218_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1219_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1220_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1221_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1222_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1223_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1224_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1225_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1226_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1227_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1315_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1316_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1317_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1318_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1319_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1320_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1321_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1322_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1383_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1472_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1473_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1474_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1475_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1476_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1477_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1478_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1479_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n604_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n605_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n606_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n607_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n608_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n609_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n610_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n611_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n612_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1933_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1934_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1935_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1936_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1937_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1938_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n1931_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n1932_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1929_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1930_10),
    .CLK(clk85m),
    .CE(n1930_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_color_s9 (
    .Q(ff_read_color),
    .D(n1338_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s9.INIT=1'b0;
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1480_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1481_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1482_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1483_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1484_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1485_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1486_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1487_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1197_s (
    .SUM(n1197_1),
    .COUT(n1197_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1197_s.ALU_MODE=0;
  ALU n1196_s (
    .SUM(n1196_1),
    .COUT(n1196_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1197_2) 
);
defparam n1196_s.ALU_MODE=0;
  ALU n1195_s (
    .SUM(n1195_1),
    .COUT(n1195_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1196_2) 
);
defparam n1195_s.ALU_MODE=0;
  ALU n1194_s (
    .SUM(n1194_1),
    .COUT(n1194_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1195_2) 
);
defparam n1194_s.ALU_MODE=0;
  ALU n1193_s (
    .SUM(n1193_1),
    .COUT(n1193_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1194_2) 
);
defparam n1193_s.ALU_MODE=0;
  ALU n1192_s (
    .SUM(n1192_1),
    .COUT(n1192_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1193_2) 
);
defparam n1192_s.ALU_MODE=0;
  ALU n1191_s (
    .SUM(n1191_1),
    .COUT(n1191_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1192_2) 
);
defparam n1191_s.ALU_MODE=0;
  ALU n1190_s (
    .SUM(n1190_1),
    .COUT(n1190_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1191_2) 
);
defparam n1190_s.ALU_MODE=0;
  ALU n1189_s (
    .SUM(n1189_1),
    .COUT(n1189_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1190_2) 
);
defparam n1189_s.ALU_MODE=0;
  ALU n1188_s (
    .SUM(n1188_1),
    .COUT(n1188_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1189_2) 
);
defparam n1188_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1278_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n1008_s (
    .SUM(n1008_2),
    .COUT(n1008_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1008_s.ALU_MODE=1;
  ALU n1007_s (
    .SUM(n1007_2),
    .COUT(n1007_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1008_3) 
);
defparam n1007_s.ALU_MODE=1;
  ALU n1006_s (
    .SUM(n1006_2),
    .COUT(n1006_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1007_3) 
);
defparam n1006_s.ALU_MODE=1;
  ALU n1005_s (
    .SUM(n1005_2),
    .COUT(n1005_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1006_3) 
);
defparam n1005_s.ALU_MODE=1;
  ALU n1004_s (
    .SUM(n1004_2),
    .COUT(n1004_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1005_3) 
);
defparam n1004_s.ALU_MODE=1;
  ALU n1003_s (
    .SUM(n1003_2),
    .COUT(n1003_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1004_3) 
);
defparam n1003_s.ALU_MODE=1;
  ALU n1002_s (
    .SUM(n1002_2),
    .COUT(n1002_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1003_3) 
);
defparam n1002_s.ALU_MODE=1;
  ALU n1001_s (
    .SUM(n1001_2),
    .COUT(n1001_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1002_3) 
);
defparam n1001_s.ALU_MODE=1;
  ALU n1000_s (
    .SUM(n1000_2),
    .COUT(n1000_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1001_3) 
);
defparam n1000_s.ALU_MODE=1;
  ALU n1637_s0 (
    .SUM(n1637_1_SUM),
    .COUT(n1637_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1637_s0.ALU_MODE=3;
  ALU n1638_s0 (
    .SUM(n1638_1_SUM),
    .COUT(n1638_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1637_3) 
);
defparam n1638_s0.ALU_MODE=3;
  ALU n1639_s0 (
    .SUM(n1639_1_SUM),
    .COUT(n1639_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1638_3) 
);
defparam n1639_s0.ALU_MODE=3;
  ALU n1640_s0 (
    .SUM(n1640_1_SUM),
    .COUT(n1640_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1639_3) 
);
defparam n1640_s0.ALU_MODE=3;
  ALU n1641_s0 (
    .SUM(n1641_1_SUM),
    .COUT(n1641_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1640_3) 
);
defparam n1641_s0.ALU_MODE=3;
  ALU n1642_s0 (
    .SUM(n1642_1_SUM),
    .COUT(n1642_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1641_3) 
);
defparam n1642_s0.ALU_MODE=3;
  ALU n1643_s0 (
    .SUM(n1643_1_SUM),
    .COUT(n1643_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1642_3) 
);
defparam n1643_s0.ALU_MODE=3;
  ALU n1644_s0 (
    .SUM(n1644_1_SUM),
    .COUT(n1644_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1643_3) 
);
defparam n1644_s0.ALU_MODE=3;
  MUX2_LUT5 n1462_s5 (
    .O(n1462_9),
    .I0(n1462_6),
    .I1(n1462_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1463_s5 (
    .O(n1463_9),
    .I0(n1463_6),
    .I1(n1463_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n369_8(n369_8),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_busy(ff_busy),
    .w_cache_flush_end(w_cache_flush_end),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  n339_6,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n553_30,
  w_pulse1,
  w_ic_vram_valid,
  ff_vram_valid,
  reg_sprite_disable,
  ff_next_vram6_7_8,
  ff_next_vram2_7_9,
  w_command_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_mode_vram_address,
  w_ic_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n185_6,
  n369_8,
  ff_vram_wdata_mask_3_9,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input n339_6;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n553_30;
input w_pulse1;
input w_ic_vram_valid;
input ff_vram_valid;
input reg_sprite_disable;
input ff_next_vram6_7_8;
input ff_next_vram2_7_9;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [16:0] w_screen_mode_vram_address;
input [16:0] w_ic_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n185_6;
output n369_8;
output ff_vram_wdata_mask_3_9;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n185_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n354_9;
wire n355_6;
wire n355_7;
wire n355_8;
wire n356_6;
wire n356_7;
wire n356_8;
wire n357_6;
wire n357_7;
wire n357_8;
wire n358_6;
wire n358_7;
wire n358_8;
wire n359_6;
wire n359_7;
wire n359_8;
wire n360_6;
wire n360_7;
wire n360_8;
wire n361_6;
wire n361_7;
wire n361_8;
wire n362_6;
wire n362_7;
wire n362_8;
wire n363_6;
wire n363_7;
wire n363_8;
wire n364_6;
wire n364_7;
wire n364_8;
wire n365_6;
wire n365_7;
wire n365_8;
wire n366_6;
wire n366_7;
wire n366_8;
wire n367_6;
wire n367_7;
wire n367_8;
wire n368_6;
wire n368_7;
wire n368_8;
wire n369_6;
wire n369_7;
wire n370_6;
wire n370_7;
wire n354_10;
wire n354_11;
wire n354_12;
wire n355_9;
wire n355_10;
wire n356_9;
wire n356_10;
wire n357_9;
wire n357_10;
wire n358_9;
wire n358_10;
wire n359_9;
wire n359_10;
wire n360_9;
wire n360_10;
wire n361_9;
wire n361_10;
wire n362_9;
wire n362_10;
wire n363_9;
wire n363_10;
wire n364_9;
wire n364_10;
wire n365_9;
wire n365_10;
wire n366_9;
wire n366_10;
wire n367_9;
wire n367_10;
wire n368_9;
wire n368_10;
wire n370_8;
wire ff_vram_write_9;
wire n370_10;
wire n371_10;
wire n371_12;
wire ff_vram_wdata_mask_3_11;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(n185_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n185_6) 
);
defparam n185_s0.INIT=16'h7770;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n185_5),
    .I3(n185_6) 
);
defparam n186_s0.INIT=16'hAF0C;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n185_5),
    .I3(n185_6) 
);
defparam n187_s0.INIT=16'hF5FC;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n185_5),
    .I3(n185_6) 
);
defparam n188_s0.INIT=16'hFAFC;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8),
    .I3(n354_9) 
);
defparam n354_s2.INIT=16'hEE0F;
  LUT4 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n355_7),
    .I2(n355_8),
    .I3(n354_9) 
);
defparam n355_s2.INIT=16'hEE0F;
  LUT4 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n356_7),
    .I2(n356_8),
    .I3(n354_9) 
);
defparam n356_s2.INIT=16'hEE0F;
  LUT4 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n357_7),
    .I2(n357_8),
    .I3(n354_9) 
);
defparam n357_s2.INIT=16'hEE0F;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n358_7),
    .I2(n358_8),
    .I3(n354_9) 
);
defparam n358_s2.INIT=16'hEE0F;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8),
    .I3(n354_9) 
);
defparam n359_s2.INIT=16'hEE0F;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n360_7),
    .I2(n360_8),
    .I3(n354_9) 
);
defparam n360_s2.INIT=16'hEE0F;
  LUT4 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n361_7),
    .I2(n361_8),
    .I3(n354_9) 
);
defparam n361_s2.INIT=16'hEE0F;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n362_7),
    .I2(n362_8),
    .I3(n354_9) 
);
defparam n362_s2.INIT=16'hEE0F;
  LUT4 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n363_7),
    .I2(n363_8),
    .I3(n354_9) 
);
defparam n363_s2.INIT=16'hEE0F;
  LUT4 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n364_7),
    .I2(n364_8),
    .I3(n354_9) 
);
defparam n364_s2.INIT=16'hEE0F;
  LUT4 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n365_7),
    .I2(n365_8),
    .I3(n354_9) 
);
defparam n365_s2.INIT=16'hEE0F;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n366_7),
    .I2(n366_8),
    .I3(n354_9) 
);
defparam n366_s2.INIT=16'hEE0F;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n367_7),
    .I2(n367_8),
    .I3(n354_9) 
);
defparam n367_s2.INIT=16'hEE0F;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n368_8),
    .I3(n354_9) 
);
defparam n368_s2.INIT=16'hEE0F;
  LUT4 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n369_s2.INIT=16'hF011;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n339_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_11),
    .I1(n369_8),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(n369_8),
    .I2(ff_vram_wdata_mask_3_11) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'h7F;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n185_6),
    .I1(n354_9),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n185_6),
    .I3(n369_8) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_9),
    .I1(n185_6),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n185_6),
    .I1(ff_sdr_ready),
    .I2(n369_8) 
);
defparam n34_s5.INIT=8'h40;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n553_30) 
);
defparam n185_s1.INIT=8'hAC;
  LUT4 n185_s2 (
    .F(n185_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n553_30),
    .I3(n185_6) 
);
defparam n185_s2.INIT=16'hCA00;
  LUT3 n185_s3 (
    .F(n185_6),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n185_s3.INIT=8'h80;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(n354_10),
    .I1(w_command_vram_address[16]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n354_s3.INIT=16'h0A0C;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=16'hAC00;
  LUT3 n354_s5 (
    .F(n354_8),
    .I0(n354_11),
    .I1(w_ic_vram_address[0]),
    .I2(n553_30) 
);
defparam n354_s5.INIT=8'h3A;
  LUT2 n354_s6 (
    .F(n354_9),
    .I0(w_ic_vram_valid),
    .I1(n354_12) 
);
defparam n354_s6.INIT=4'h1;
  LUT4 n355_s3 (
    .F(n355_6),
    .I0(n355_9),
    .I1(w_command_vram_address[15]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n355_s3.INIT=16'h0A0C;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n355_s4.INIT=16'hCA00;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n355_10),
    .I1(n354_11),
    .I2(n553_30) 
);
defparam n355_s5.INIT=8'hCA;
  LUT4 n356_s3 (
    .F(n356_6),
    .I0(n356_9),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n356_s3.INIT=16'h0A0C;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n356_s4.INIT=16'hCA00;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(n356_10),
    .I1(n355_10),
    .I2(n553_30) 
);
defparam n356_s5.INIT=8'hCA;
  LUT4 n357_s3 (
    .F(n357_6),
    .I0(n357_9),
    .I1(w_command_vram_address[13]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n357_s3.INIT=16'h0A0C;
  LUT4 n357_s4 (
    .F(n357_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n357_s4.INIT=16'hCA00;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(n357_10),
    .I1(n356_10),
    .I2(n553_30) 
);
defparam n357_s5.INIT=8'hCA;
  LUT4 n358_s3 (
    .F(n358_6),
    .I0(n358_9),
    .I1(w_command_vram_address[12]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n358_s3.INIT=16'h0A0C;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n358_s4.INIT=16'hCA00;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(n358_10),
    .I1(n357_10),
    .I2(n553_30) 
);
defparam n358_s5.INIT=8'hCA;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(n359_9),
    .I1(w_command_vram_address[11]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n359_s3.INIT=16'h0A0C;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n359_s4.INIT=16'hCA00;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(n359_10),
    .I1(n358_10),
    .I2(n553_30) 
);
defparam n359_s5.INIT=8'hCA;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(n360_9),
    .I1(w_command_vram_address[10]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n360_s3.INIT=16'h0A0C;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n360_s4.INIT=16'hCA00;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(n360_10),
    .I1(n359_10),
    .I2(n553_30) 
);
defparam n360_s5.INIT=8'hCA;
  LUT4 n361_s3 (
    .F(n361_6),
    .I0(n361_9),
    .I1(w_command_vram_address[9]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n361_s3.INIT=16'h0A0C;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n361_s4.INIT=16'hCA00;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(n361_10),
    .I1(n360_10),
    .I2(n553_30) 
);
defparam n361_s5.INIT=8'hCA;
  LUT4 n362_s3 (
    .F(n362_6),
    .I0(n362_9),
    .I1(w_command_vram_address[8]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n362_s3.INIT=16'h0A0C;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n362_s4.INIT=16'hCA00;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(n362_10),
    .I1(n361_10),
    .I2(n553_30) 
);
defparam n362_s5.INIT=8'hCA;
  LUT4 n363_s3 (
    .F(n363_6),
    .I0(n363_9),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n363_s3.INIT=16'h0A0C;
  LUT4 n363_s4 (
    .F(n363_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n363_s4.INIT=16'hCA00;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(n363_10),
    .I1(n362_10),
    .I2(n553_30) 
);
defparam n363_s5.INIT=8'hCA;
  LUT4 n364_s3 (
    .F(n364_6),
    .I0(n364_9),
    .I1(w_command_vram_address[6]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n364_s3.INIT=16'h0A0C;
  LUT4 n364_s4 (
    .F(n364_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n364_s4.INIT=16'hCA00;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(n364_10),
    .I1(n363_10),
    .I2(n553_30) 
);
defparam n364_s5.INIT=8'hCA;
  LUT4 n365_s3 (
    .F(n365_6),
    .I0(n365_9),
    .I1(w_command_vram_address[5]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n365_s3.INIT=16'h0A0C;
  LUT4 n365_s4 (
    .F(n365_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n365_s4.INIT=16'hCA00;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(n365_10),
    .I1(n364_10),
    .I2(n553_30) 
);
defparam n365_s5.INIT=8'hCA;
  LUT4 n366_s3 (
    .F(n366_6),
    .I0(n366_9),
    .I1(w_command_vram_address[4]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n366_s3.INIT=16'h0A0C;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n366_s4.INIT=16'hCA00;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(n366_10),
    .I1(n365_10),
    .I2(n553_30) 
);
defparam n366_s5.INIT=8'hCA;
  LUT4 n367_s3 (
    .F(n367_6),
    .I0(n367_9),
    .I1(w_command_vram_address[3]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n367_s3.INIT=16'h0A0C;
  LUT4 n367_s4 (
    .F(n367_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n367_s4.INIT=16'hCA00;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(n367_10),
    .I1(n366_10),
    .I2(n553_30) 
);
defparam n367_s5.INIT=8'hCA;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(n368_9),
    .I1(w_command_vram_address[2]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_6) 
);
defparam n368_s3.INIT=16'h0A0C;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n368_s4.INIT=16'hCA00;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(n368_10),
    .I1(n367_10),
    .I2(n553_30) 
);
defparam n368_s5.INIT=8'hCA;
  LUT4 n369_s3 (
    .F(n369_6),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n553_30),
    .I3(n354_9) 
);
defparam n369_s3.INIT=16'h0305;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n368_10),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n354_9),
    .I3(n553_30) 
);
defparam n369_s4.INIT=16'h3A00;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid),
    .I2(n354_12) 
);
defparam n369_s5.INIT=8'h01;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(w_ic_vram_address[1]),
    .I1(w_ic_vram_address[0]),
    .I2(n553_30) 
);
defparam n370_s3.INIT=8'hAC;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(n185_4),
    .I1(n185_6),
    .I2(n370_8),
    .I3(w_screen_mode_vram_valid) 
);
defparam n370_s4.INIT=16'h0F77;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n553_30) 
);
defparam n354_s7.INIT=8'hCA;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s8.INIT=8'h07;
  LUT4 n354_s9 (
    .F(n354_12),
    .I0(reg_sprite_disable),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2_7_9),
    .I3(ff_vram_valid) 
);
defparam n354_s9.INIT=16'h0100;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n553_30) 
);
defparam n355_s6.INIT=8'hCA;
  LUT3 n355_s7 (
    .F(n355_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s7.INIT=8'h07;
  LUT3 n356_s6 (
    .F(n356_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n553_30) 
);
defparam n356_s6.INIT=8'hCA;
  LUT3 n356_s7 (
    .F(n356_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s7.INIT=8'h07;
  LUT3 n357_s6 (
    .F(n357_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n553_30) 
);
defparam n357_s6.INIT=8'hCA;
  LUT3 n357_s7 (
    .F(n357_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s7.INIT=8'h07;
  LUT3 n358_s6 (
    .F(n358_9),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n553_30) 
);
defparam n358_s6.INIT=8'hCA;
  LUT3 n358_s7 (
    .F(n358_10),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s7.INIT=8'h07;
  LUT3 n359_s6 (
    .F(n359_9),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n553_30) 
);
defparam n359_s6.INIT=8'hCA;
  LUT3 n359_s7 (
    .F(n359_10),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s7.INIT=8'h07;
  LUT3 n360_s6 (
    .F(n360_9),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n553_30) 
);
defparam n360_s6.INIT=8'hCA;
  LUT3 n360_s7 (
    .F(n360_10),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s7.INIT=8'h07;
  LUT3 n361_s6 (
    .F(n361_9),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n553_30) 
);
defparam n361_s6.INIT=8'hCA;
  LUT3 n361_s7 (
    .F(n361_10),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s7.INIT=8'h07;
  LUT3 n362_s6 (
    .F(n362_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n553_30) 
);
defparam n362_s6.INIT=8'hCA;
  LUT3 n362_s7 (
    .F(n362_10),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s7.INIT=8'h07;
  LUT3 n363_s6 (
    .F(n363_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n553_30) 
);
defparam n363_s6.INIT=8'hCA;
  LUT3 n363_s7 (
    .F(n363_10),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s7.INIT=8'h07;
  LUT3 n364_s6 (
    .F(n364_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n553_30) 
);
defparam n364_s6.INIT=8'hCA;
  LUT3 n364_s7 (
    .F(n364_10),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s7.INIT=8'h07;
  LUT3 n365_s6 (
    .F(n365_9),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n553_30) 
);
defparam n365_s6.INIT=8'hCA;
  LUT3 n365_s7 (
    .F(n365_10),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s7.INIT=8'h07;
  LUT3 n366_s6 (
    .F(n366_9),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n553_30) 
);
defparam n366_s6.INIT=8'hCA;
  LUT3 n366_s7 (
    .F(n366_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s7.INIT=8'h07;
  LUT3 n367_s6 (
    .F(n367_9),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n553_30) 
);
defparam n367_s6.INIT=8'hCA;
  LUT3 n367_s7 (
    .F(n367_10),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s7.INIT=8'h07;
  LUT3 n368_s6 (
    .F(n368_9),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n553_30) 
);
defparam n368_s6.INIT=8'hCA;
  LUT3 n368_s7 (
    .F(n368_10),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s7.INIT=8'h07;
  LUT3 n370_s5 (
    .F(n370_8),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n553_30) 
);
defparam n370_s5.INIT=8'hCA;
  LUT4 ff_vram_wdata_mask_3_s5 (
    .F(ff_vram_wdata_mask_3_9),
    .I0(w_command_vram_valid),
    .I1(n602_3),
    .I2(w_pre_vram_refresh),
    .I3(ff_vram_refresh) 
);
defparam ff_vram_wdata_mask_3_s5.INIT=16'h0008;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_wdata_mask_3_11),
    .I1(n369_8),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 n370_s6 (
    .F(n370_10),
    .I0(n370_6),
    .I1(n370_7),
    .I2(w_ic_vram_valid),
    .I3(n354_12) 
);
defparam n370_s6.INIT=16'hAAA3;
  LUT3 n371_s4 (
    .F(n371_10),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_7) 
);
defparam n371_s4.INIT=8'h40;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  LUT4 ff_vram_wdata_mask_3_s6 (
    .F(ff_vram_wdata_mask_3_11),
    .I0(n185_6),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_wdata_mask_3_s6.INIT=16'h00FD;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s4 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s4.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  n122_2,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  w_next_0_4,
  w_sprite_display_color_en,
  n2017_8,
  n2017_5,
  w_palette_valid,
  n2017_6,
  n258_15,
  n553_30,
  reg_color0_opaque,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_pixel_phase_x,
  reg_screen_mode,
  w_sprite_display_color,
  n496_4,
  n339_6,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input n122_2;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input w_next_0_4;
input w_sprite_display_color_en;
input n2017_8;
input n2017_5;
input w_palette_valid;
input n2017_6;
input n258_15;
input n553_30;
input reg_color0_opaque;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [1:0] w_pixel_phase_x;
input [3:2] reg_screen_mode;
input [3:0] w_sprite_display_color;
output n496_4;
output n339_6;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n66_3;
wire n68_3;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n88_4;
wire n200_3;
wire n496_3;
wire n497_3;
wire n498_3;
wire n499_3;
wire n517_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_3;
wire n559_4;
wire n591_3;
wire n616_3;
wire n617_3;
wire n618_3;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n626_3;
wire n627_3;
wire n628_3;
wire n629_3;
wire n630_3;
wire n631_3;
wire n695_3;
wire n696_3;
wire n697_3;
wire n698_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire w_b_4_4;
wire ff_display_color_3_8;
wire n512_6;
wire n511_6;
wire n510_6;
wire n509_6;
wire n331_6;
wire n329_6;
wire n328_6;
wire n321_6;
wire n320_6;
wire n319_6;
wire n318_6;
wire n317_6;
wire n311_6;
wire n310_6;
wire n309_6;
wire n308_6;
wire n307_6;
wire w_palette_valid_28;
wire n68_4;
wire n69_4;
wire n70_4;
wire n71_4;
wire n72_4;
wire n496_5;
wire n496_6;
wire n496_7;
wire n497_4;
wire n497_5;
wire n497_6;
wire n498_4;
wire n498_5;
wire n498_6;
wire n499_4;
wire n499_5;
wire n499_6;
wire n552_4;
wire n555_4;
wire n559_5;
wire n616_4;
wire n616_5;
wire n623_4;
wire n624_4;
wire n631_4;
wire n702_4;
wire w_b_4_5;
wire n512_7;
wire n512_8;
wire n512_10;
wire n511_7;
wire n511_8;
wire n510_7;
wire n510_8;
wire n509_7;
wire n509_8;
wire n330_7;
wire n496_8;
wire n496_9;
wire n496_10;
wire n497_7;
wire n497_8;
wire n498_7;
wire n498_9;
wire n498_11;
wire n498_12;
wire n499_7;
wire n499_9;
wire n499_11;
wire n496_12;
wire n496_13;
wire n496_14;
wire n498_13;
wire n496_15;
wire n328_9;
wire n330_9;
wire n498_15;
wire n331_9;
wire n327_8;
wire n499_14;
wire n499_16;
wire n512_12;
wire n499_18;
wire n94_7;
wire n496_17;
wire n630_6;
wire n622_6;
wire n498_17;
wire n701_6;
wire n698_6;
wire n697_7;
wire n697_9;
wire n696_7;
wire n696_9;
wire n695_6;
wire n626_6;
wire n625_6;
wire n618_6;
wire n617_6;
wire n543_6;
wire n22_8;
wire w_r_4_7;
wire w_g_4_6;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n289_2;
wire n289_3;
wire n288_2;
wire n288_3;
wire n287_2;
wire n287_3;
wire n286_2;
wire n286_3;
wire n285_2;
wire n285_3;
wire n284_2;
wire n284_3;
wire n283_2;
wire n283_3;
wire n282_2;
wire n282_0_COUT;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n66_s0 (
    .F(n66_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n66_s0.INIT=8'h01;
  LUT3 n68_s0 (
    .F(n68_3),
    .I0(n68_4),
    .I1(w_screen_mode_display_color[7]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n68_s0.INIT=8'hCA;
  LUT3 n69_s0 (
    .F(n69_3),
    .I0(n69_4),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n69_s0.INIT=8'hCA;
  LUT3 n70_s0 (
    .F(n70_3),
    .I0(n70_4),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n70_s0.INIT=8'hCA;
  LUT3 n71_s0 (
    .F(n71_3),
    .I0(n71_4),
    .I1(w_screen_mode_display_color[4]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n71_s0.INIT=8'hCA;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[3]),
    .I2(w_screen_mode_display_color[3]),
    .I3(n72_4) 
);
defparam n72_s0.INIT=16'hF044;
  LUT4 n100_s0 (
    .F(n100_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n100_s0.INIT=16'hCCCA;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n101_s0.INIT=16'hCCCA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n102_s0.INIT=16'hCCCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n88_s1.INIT=8'h8F;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(n122_2) 
);
defparam n200_s0.INIT=8'h80;
  LUT4 n496_s0 (
    .F(n496_3),
    .I0(n496_4),
    .I1(n496_5),
    .I2(n496_6),
    .I3(n496_7) 
);
defparam n496_s0.INIT=16'hFF10;
  LUT4 n497_s0 (
    .F(n497_3),
    .I0(n497_4),
    .I1(n497_5),
    .I2(n496_6),
    .I3(n497_6) 
);
defparam n497_s0.INIT=16'h004F;
  LUT4 n498_s0 (
    .F(n498_3),
    .I0(n498_4),
    .I1(n498_5),
    .I2(n498_6),
    .I3(n496_6) 
);
defparam n498_s0.INIT=16'hBBF0;
  LUT4 n499_s0 (
    .F(n499_3),
    .I0(n499_4),
    .I1(n499_5),
    .I2(n499_6),
    .I3(n496_6) 
);
defparam n499_s0.INIT=16'hEEF0;
  LUT4 n517_s0 (
    .F(n517_3),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(w_next_0_4),
    .I3(ff_display_color_3_8) 
);
defparam n517_s0.INIT=16'h4F00;
  LUT3 n552_s0 (
    .F(n552_3),
    .I0(ff_display_color[7]),
    .I1(n552_4),
    .I2(w_sprite_display_color_en) 
);
defparam n552_s0.INIT=8'hCA;
  LUT3 n553_s0 (
    .F(n553_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n553_s0.INIT=8'hCA;
  LUT3 n554_s0 (
    .F(n554_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n554_s0.INIT=8'hCA;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(n555_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n555_s0.INIT=16'h44F0;
  LUT3 n556_s0 (
    .F(n556_3),
    .I0(ff_display_color[3]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n556_s0.INIT=8'h3A;
  LUT3 n557_s0 (
    .F(n557_3),
    .I0(ff_display_color[2]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n557_s0.INIT=8'h3A;
  LUT4 n558_s0 (
    .F(n558_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n558_s0.INIT=16'h88F0;
  LUT2 n559_s1 (
    .F(n559_4),
    .I0(ff_display_color[0]),
    .I1(n559_5) 
);
defparam n559_s1.INIT=4'hE;
  LUT4 n591_s0 (
    .F(n591_3),
    .I0(n2017_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2017_5) 
);
defparam n591_s0.INIT=16'h0700;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(n616_4),
    .I1(ff_yjk_r[4]),
    .I2(n616_5) 
);
defparam n616_s0.INIT=8'h0D;
  LUT3 n617_s0 (
    .F(n617_3),
    .I0(n617_6),
    .I1(ff_yjk_r[3]),
    .I2(n616_4) 
);
defparam n617_s0.INIT=8'hCA;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(n618_6),
    .I1(ff_yjk_r[2]),
    .I2(n616_4) 
);
defparam n618_s0.INIT=8'hCA;
  LUT3 n619_s0 (
    .F(n619_3),
    .I0(n616_4),
    .I1(ff_yjk_r[1]),
    .I2(n616_5) 
);
defparam n619_s0.INIT=8'h0D;
  LUT3 n620_s0 (
    .F(n620_3),
    .I0(n617_6),
    .I1(ff_yjk_r[0]),
    .I2(n616_4) 
);
defparam n620_s0.INIT=8'hCA;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(n618_6),
    .I1(ff_yjk_r[4]),
    .I2(n616_4) 
);
defparam n621_s0.INIT=8'hCA;
  LUT4 n622_s0 (
    .F(n622_3),
    .I0(n617_6),
    .I1(n618_6),
    .I2(n616_5),
    .I3(n622_6) 
);
defparam n622_s0.INIT=16'h008F;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(n616_4),
    .I1(ff_yjk_r[2]),
    .I2(n623_4) 
);
defparam n623_s0.INIT=8'hD0;
  LUT3 n624_s0 (
    .F(n624_3),
    .I0(n616_4),
    .I1(ff_yjk_g[4]),
    .I2(n624_4) 
);
defparam n624_s0.INIT=8'h0D;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(n625_6),
    .I1(ff_yjk_g[3]),
    .I2(n616_4) 
);
defparam n625_s0.INIT=8'hCA;
  LUT3 n626_s0 (
    .F(n626_3),
    .I0(n626_6),
    .I1(ff_yjk_g[2]),
    .I2(n616_4) 
);
defparam n626_s0.INIT=8'hCA;
  LUT3 n627_s0 (
    .F(n627_3),
    .I0(n616_4),
    .I1(ff_yjk_g[1]),
    .I2(n624_4) 
);
defparam n627_s0.INIT=8'h0D;
  LUT3 n628_s0 (
    .F(n628_3),
    .I0(n625_6),
    .I1(ff_yjk_g[0]),
    .I2(n616_4) 
);
defparam n628_s0.INIT=8'hCA;
  LUT3 n629_s0 (
    .F(n629_3),
    .I0(n626_6),
    .I1(ff_yjk_g[4]),
    .I2(n616_4) 
);
defparam n629_s0.INIT=8'hCA;
  LUT4 n630_s0 (
    .F(n630_3),
    .I0(n625_6),
    .I1(n626_6),
    .I2(n624_4),
    .I3(n630_6) 
);
defparam n630_s0.INIT=16'h008F;
  LUT3 n631_s0 (
    .F(n631_3),
    .I0(n616_4),
    .I1(ff_yjk_g[2]),
    .I2(n631_4) 
);
defparam n631_s0.INIT=8'hD0;
  LUT3 n695_s0 (
    .F(n695_3),
    .I0(n695_6),
    .I1(ff_yjk_b[4]),
    .I2(n616_4) 
);
defparam n695_s0.INIT=8'hCA;
  LUT4 n696_s0 (
    .F(n696_3),
    .I0(n696_9),
    .I1(n696_7),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n696_s0.INIT=16'hF0EE;
  LUT4 n697_s0 (
    .F(n697_3),
    .I0(n697_9),
    .I1(n697_7),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n697_s0.INIT=16'hF0EE;
  LUT3 n698_s0 (
    .F(n698_3),
    .I0(n698_6),
    .I1(ff_yjk_b[1]),
    .I2(n616_4) 
);
defparam n698_s0.INIT=8'hCA;
  LUT4 n699_s0 (
    .F(n699_3),
    .I0(n697_9),
    .I1(n696_9),
    .I2(ff_yjk_b[0]),
    .I3(n616_4) 
);
defparam n699_s0.INIT=16'hF0EE;
  LUT4 n700_s0 (
    .F(n700_3),
    .I0(n696_7),
    .I1(n697_7),
    .I2(ff_yjk_b[4]),
    .I3(n616_4) 
);
defparam n700_s0.INIT=16'hF0EE;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(n701_6),
    .I1(n695_6),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n701_s0.INIT=16'hF0EE;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(n696_7),
    .I1(n702_4),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n702_s0.INIT=16'hF0EE;
  LUT4 w_b_4_s1 (
    .F(w_b_4_4),
    .I0(n327_8),
    .I1(w_b_4_5),
    .I2(n282_2),
    .I3(n339_6) 
);
defparam w_b_4_s1.INIT=16'hB400;
  LUT3 ff_display_color_7_s3 (
    .F(ff_display_color_3_8),
    .I0(n2017_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n66_3) 
);
defparam ff_display_color_7_s3.INIT=8'h70;
  LUT4 n512_s1 (
    .F(n512_6),
    .I0(n512_7),
    .I1(n512_8),
    .I2(n512_12),
    .I3(n512_10) 
);
defparam n512_s1.INIT=16'h0A0C;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(n511_7),
    .I1(n511_8),
    .I2(n512_12),
    .I3(n512_10) 
);
defparam n511_s1.INIT=16'h0A0C;
  LUT4 n510_s1 (
    .F(n510_6),
    .I0(n510_7),
    .I1(n510_8),
    .I2(n512_12),
    .I3(n512_10) 
);
defparam n510_s1.INIT=16'h0A0C;
  LUT4 n509_s1 (
    .F(n509_6),
    .I0(n509_7),
    .I1(n509_8),
    .I2(n512_12),
    .I3(n512_10) 
);
defparam n509_s1.INIT=16'h0A0C;
  LUT3 n331_s1 (
    .F(n331_6),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n331_9) 
);
defparam n331_s1.INIT=8'hF6;
  LUT4 n329_s1 (
    .F(n329_6),
    .I0(n287_2),
    .I1(n330_7),
    .I2(n286_2),
    .I3(n331_9) 
);
defparam n329_s1.INIT=16'hFF78;
  LUT3 n328_s1 (
    .F(n328_6),
    .I0(n285_2),
    .I1(n328_9),
    .I2(n331_9) 
);
defparam n328_s1.INIT=8'hF6;
  LUT2 n321_s1 (
    .F(n321_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n321_s1.INIT=4'hE;
  LUT2 n320_s1 (
    .F(n320_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n320_s1.INIT=4'hE;
  LUT2 n319_s1 (
    .F(n319_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n319_s1.INIT=4'hE;
  LUT2 n318_s1 (
    .F(n318_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n318_s1.INIT=4'hE;
  LUT2 n317_s1 (
    .F(n317_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n317_s1.INIT=4'hE;
  LUT2 n311_s1 (
    .F(n311_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n311_s1.INIT=4'hE;
  LUT2 n310_s1 (
    .F(n310_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n310_s1.INIT=4'hE;
  LUT2 n309_s1 (
    .F(n309_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n309_s1.INIT=4'hE;
  LUT2 n308_s1 (
    .F(n308_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n308_s1.INIT=4'hE;
  LUT2 n307_s1 (
    .F(n307_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n307_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_28),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n68_s1 (
    .F(n68_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n68_s1.INIT=8'hAC;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n69_s1.INIT=8'hAC;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n70_s1.INIT=8'hAC;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n71_s1.INIT=8'hAC;
  LUT3 n72_s1 (
    .F(n72_4),
    .I0(reg_yjk_mode),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n72_s1.INIT=8'h70;
  LUT2 n496_s1 (
    .F(n496_4),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6) 
);
defparam n496_s1.INIT=4'h4;
  LUT4 n496_s2 (
    .F(n496_5),
    .I0(n496_8),
    .I1(w_sprite_display_color_en),
    .I2(w_sprite_display_color[3]),
    .I3(n496_9) 
);
defparam n496_s2.INIT=16'h00BF;
  LUT3 n496_s3 (
    .F(n496_6),
    .I0(n512_10),
    .I1(n496_8),
    .I2(n258_15) 
);
defparam n496_s3.INIT=8'h70;
  LUT4 n496_s4 (
    .F(n496_7),
    .I0(n496_10),
    .I1(n496_8),
    .I2(n496_6),
    .I3(n496_17) 
);
defparam n496_s4.INIT=16'h1F00;
  LUT4 n497_s1 (
    .F(n497_4),
    .I0(w_sprite_display_color[2]),
    .I1(n496_8),
    .I2(n496_4),
    .I3(n496_10) 
);
defparam n497_s1.INIT=16'hF100;
  LUT4 n497_s2 (
    .F(n497_5),
    .I0(n122_2),
    .I1(n496_4),
    .I2(reg_backdrop_color[2]),
    .I3(n496_8) 
);
defparam n497_s2.INIT=16'hB0BB;
  LUT4 n497_s3 (
    .F(n497_6),
    .I0(n496_4),
    .I1(n497_7),
    .I2(n496_6),
    .I3(n497_8) 
);
defparam n497_s3.INIT=16'h00EF;
  LUT4 n498_s1 (
    .F(n498_4),
    .I0(n498_7),
    .I1(n498_15),
    .I2(n498_9),
    .I3(n498_17) 
);
defparam n498_s1.INIT=16'h0B00;
  LUT4 n498_s2 (
    .F(n498_5),
    .I0(n498_11),
    .I1(n498_12),
    .I2(reg_backdrop_color[1]),
    .I3(n496_8) 
);
defparam n498_s2.INIT=16'h0BBB;
  LUT3 n498_s3 (
    .F(n498_6),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n498_s3.INIT=8'hCA;
  LUT4 n499_s1 (
    .F(n499_4),
    .I0(n499_7),
    .I1(n499_14),
    .I2(n499_9),
    .I3(n498_17) 
);
defparam n499_s1.INIT=16'h0B00;
  LUT4 n499_s2 (
    .F(n499_5),
    .I0(n499_16),
    .I1(reg_backdrop_color[0]),
    .I2(n499_14),
    .I3(n499_11) 
);
defparam n499_s2.INIT=16'h004F;
  LUT3 n499_s3 (
    .F(n499_6),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n499_s3.INIT=8'hCA;
  LUT4 n552_s1 (
    .F(n552_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n552_s1.INIT=16'hF100;
  LUT4 n555_s1 (
    .F(n555_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n555_s1.INIT=16'h00EF;
  LUT4 n559_s2 (
    .F(n559_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n559_s2.INIT=16'h1000;
  LUT3 n616_s1 (
    .F(n616_4),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n616_s1.INIT=8'h70;
  LUT4 n616_s2 (
    .F(n616_5),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n616_4),
    .I3(w_next_0_4) 
);
defparam n616_s2.INIT=16'h0503;
  LUT4 n623_s1 (
    .F(n623_4),
    .I0(n616_5),
    .I1(n616_4),
    .I2(n617_6),
    .I3(n618_6) 
);
defparam n623_s1.INIT=16'h5FFC;
  LUT4 n624_s1 (
    .F(n624_4),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n616_4),
    .I3(w_next_0_4) 
);
defparam n624_s1.INIT=16'h0503;
  LUT4 n631_s1 (
    .F(n631_4),
    .I0(n624_4),
    .I1(n616_4),
    .I2(n625_6),
    .I3(n626_6) 
);
defparam n631_s1.INIT=16'h5FFC;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_next_0_4),
    .I3(w_display_b16[0]) 
);
defparam n702_s1.INIT=16'h0B0C;
  LUT2 w_b_4_s2 (
    .F(w_b_4_5),
    .I0(n285_2),
    .I1(n328_9) 
);
defparam w_b_4_s2.INIT=4'h8;
  LUT3 n512_s2 (
    .F(n512_7),
    .I0(ff_display_color_delay0[4]),
    .I1(ff_display_color_delay3[4]),
    .I2(reg_yjk_mode) 
);
defparam n512_s2.INIT=8'hCA;
  LUT2 n512_s3 (
    .F(n512_8),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[4]) 
);
defparam n512_s3.INIT=4'h4;
  LUT3 n512_s5 (
    .F(n512_10),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode) 
);
defparam n512_s5.INIT=8'hCA;
  LUT3 n511_s2 (
    .F(n511_7),
    .I0(ff_display_color_delay0[5]),
    .I1(ff_display_color_delay3[5]),
    .I2(reg_yjk_mode) 
);
defparam n511_s2.INIT=8'hCA;
  LUT2 n511_s3 (
    .F(n511_8),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[5]) 
);
defparam n511_s3.INIT=4'h4;
  LUT3 n510_s2 (
    .F(n510_7),
    .I0(ff_display_color_delay0[6]),
    .I1(ff_display_color_delay3[6]),
    .I2(reg_yjk_mode) 
);
defparam n510_s2.INIT=8'hCA;
  LUT2 n510_s3 (
    .F(n510_8),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[6]) 
);
defparam n510_s3.INIT=4'h4;
  LUT3 n509_s2 (
    .F(n509_7),
    .I0(ff_display_color_delay0[7]),
    .I1(ff_display_color_delay3[7]),
    .I2(reg_yjk_mode) 
);
defparam n509_s2.INIT=8'hCA;
  LUT2 n509_s3 (
    .F(n509_8),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[7]) 
);
defparam n509_s3.INIT=4'h4;
  LUT2 n330_s2 (
    .F(n330_7),
    .I0(n288_2),
    .I1(n289_2) 
);
defparam n330_s2.INIT=4'h8;
  LUT3 n496_s5 (
    .F(n496_8),
    .I0(reg_screen_mode[3]),
    .I1(n122_2),
    .I2(n553_30) 
);
defparam n496_s5.INIT=8'h80;
  LUT4 n496_s6 (
    .F(n496_9),
    .I0(n496_10),
    .I1(n496_12),
    .I2(n496_8),
    .I3(reg_backdrop_color[3]) 
);
defparam n496_s6.INIT=16'hF400;
  LUT3 n496_s7 (
    .F(n496_10),
    .I0(n496_13),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n496_s7.INIT=8'hD0;
  LUT4 n497_s4 (
    .F(n497_7),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[2]),
    .I2(n499_16),
    .I3(reg_backdrop_color[2]) 
);
defparam n497_s4.INIT=16'h7077;
  LUT3 n497_s5 (
    .F(n497_8),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n497_s5.INIT=8'hCA;
  LUT4 n498_s4 (
    .F(n498_7),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(n496_4),
    .I3(n498_13) 
);
defparam n498_s4.INIT=16'hCA00;
  LUT4 n498_s6 (
    .F(n498_9),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n496_4),
    .I3(n496_10) 
);
defparam n498_s6.INIT=16'h5300;
  LUT3 n498_s8 (
    .F(n498_11),
    .I0(n498_13),
    .I1(reg_backdrop_color[1]),
    .I2(n498_15) 
);
defparam n498_s8.INIT=8'h70;
  LUT3 n498_s9 (
    .F(n498_12),
    .I0(n496_10),
    .I1(w_sprite_display_color[1]),
    .I2(n122_2) 
);
defparam n498_s9.INIT=8'h0D;
  LUT4 n499_s4 (
    .F(n499_7),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(n496_4),
    .I3(n496_12) 
);
defparam n499_s4.INIT=16'hCA00;
  LUT4 n499_s6 (
    .F(n499_9),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n496_4),
    .I3(n496_10) 
);
defparam n499_s6.INIT=16'h5300;
  LUT4 n499_s8 (
    .F(n499_11),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[0]),
    .I2(n499_18),
    .I3(n122_2) 
);
defparam n499_s8.INIT=16'h77F0;
  LUT4 n496_s9 (
    .F(n496_12),
    .I0(n497_8),
    .I1(n499_6),
    .I2(n496_15),
    .I3(n498_6) 
);
defparam n496_s9.INIT=16'h0010;
  LUT4 n496_s10 (
    .F(n496_13),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n496_s10.INIT=16'h0001;
  LUT3 n496_s11 (
    .F(n496_14),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n496_s11.INIT=8'hCA;
  LUT3 n498_s10 (
    .F(n498_13),
    .I0(n497_8),
    .I1(n499_6),
    .I2(n496_15) 
);
defparam n498_s10.INIT=8'h10;
  LUT4 n496_s12 (
    .F(n496_15),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_color0_opaque),
    .I3(reg_yjk_mode) 
);
defparam n496_s12.INIT=16'h0305;
  LUT4 n328_s3 (
    .F(n328_9),
    .I0(n287_2),
    .I1(n286_2),
    .I2(n288_2),
    .I3(n289_2) 
);
defparam n328_s3.INIT=16'h8000;
  LUT4 n330_s3 (
    .F(n330_9),
    .I0(n287_2),
    .I1(n288_2),
    .I2(n289_2),
    .I3(n331_9) 
);
defparam n330_s3.INIT=16'hFF6A;
  LUT4 n498_s11 (
    .F(n498_15),
    .I0(n496_10),
    .I1(ff_display_color_delay0[1]),
    .I2(ff_display_color_delay3[1]),
    .I3(reg_yjk_mode) 
);
defparam n498_s11.INIT=16'h0511;
  LUT4 n331_s3 (
    .F(n331_9),
    .I0(n284_2),
    .I1(n285_2),
    .I2(n328_9),
    .I3(n283_2) 
);
defparam n331_s3.INIT=16'h7F80;
  LUT4 n327_s2 (
    .F(n327_8),
    .I0(n284_2),
    .I1(n283_2),
    .I2(n285_2),
    .I3(n328_9) 
);
defparam n327_s2.INIT=16'h7EEE;
  LUT4 n499_s10 (
    .F(n499_14),
    .I0(n496_10),
    .I1(ff_display_color_delay0[0]),
    .I2(ff_display_color_delay3[0]),
    .I3(reg_yjk_mode) 
);
defparam n499_s10.INIT=16'h0511;
  LUT4 n339_s2 (
    .F(n339_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n339_s2.INIT=16'h0100;
  LUT4 n499_s11 (
    .F(n499_16),
    .I0(reg_screen_mode[3]),
    .I1(n122_2),
    .I2(n553_30),
    .I3(n496_12) 
);
defparam n499_s11.INIT=16'h007F;
  LUT4 n512_s6 (
    .F(n512_12),
    .I0(reg_screen_mode[3]),
    .I1(n122_2),
    .I2(n553_30),
    .I3(ff_display_color_3_8) 
);
defparam n512_s6.INIT=16'h7F00;
  LUT4 n499_s12 (
    .F(n499_18),
    .I0(w_sprite_display_color[0]),
    .I1(n496_13),
    .I2(reg_color0_opaque),
    .I3(w_sprite_display_color_en) 
);
defparam n499_s12.INIT=16'h5100;
  LUT4 n94_s3 (
    .F(n94_7),
    .I0(reg_yjk_mode),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n94_s3.INIT=16'h0001;
  LUT4 n496_s13 (
    .F(n496_17),
    .I0(reg_screen_mode[2]),
    .I1(n2017_6),
    .I2(n122_2),
    .I3(n496_14) 
);
defparam n496_s13.INIT=16'hFB00;
  LUT4 n630_s2 (
    .F(n630_6),
    .I0(ff_yjk_g[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n630_s2.INIT=16'h1500;
  LUT4 n622_s2 (
    .F(n622_6),
    .I0(ff_yjk_r[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n622_s2.INIT=16'h1500;
  LUT3 n498_s12 (
    .F(n498_17),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n122_2) 
);
defparam n498_s12.INIT=8'h70;
  LUT4 n701_s2 (
    .F(n701_6),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(w_display_b16[0]),
    .I3(w_display_b16[1]) 
);
defparam n701_s2.INIT=16'h7000;
  LUT4 n698_s2 (
    .F(n698_6),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n698_s2.INIT=16'hACCC;
  LUT3 n697_s3 (
    .F(n697_7),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(w_display_b16[0]) 
);
defparam n697_s3.INIT=8'h70;
  LUT3 n697_s4 (
    .F(n697_9),
    .I0(ff_display_color256[1]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n697_s4.INIT=8'h80;
  LUT3 n696_s3 (
    .F(n696_7),
    .I0(ff_display_color256[0]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n696_s3.INIT=8'h80;
  LUT3 n696_s4 (
    .F(n696_9),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(w_display_b16[1]) 
);
defparam n696_s4.INIT=8'h70;
  LUT4 n695_s2 (
    .F(n695_6),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n695_s2.INIT=16'hACCC;
  LUT4 n626_s2 (
    .F(n626_6),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n626_s2.INIT=16'hACCC;
  LUT4 n625_s2 (
    .F(n625_6),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n625_s2.INIT=16'hACCC;
  LUT4 n618_s2 (
    .F(n618_6),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n618_s2.INIT=16'hACCC;
  LUT4 n617_s2 (
    .F(n617_6),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n617_s2.INIT=16'hACCC;
  LUT4 n543_s2 (
    .F(n543_6),
    .I0(reg_yjk_mode),
    .I1(reg_screen_mode[3]),
    .I2(n553_30),
    .I3(n339_6) 
);
defparam n543_s2.INIT=16'h4000;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 w_r_4_s2 (
    .F(w_r_4_7),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n339_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n339_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFSE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n88_4),
    .CLK(clk85m),
    .CE(n66_3),
    .SET(n94_7) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n68_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n69_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n70_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n71_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n72_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n100_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n101_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n102_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n307_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n308_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n309_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n310_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n311_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n317_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n318_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n319_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n320_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n321_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n327_8),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n328_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n329_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n330_9),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n331_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_4) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n339_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n517_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n552_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n553_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n554_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n555_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n556_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n557_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n558_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n559_4),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n591_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n616_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n617_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n618_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n619_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n620_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n621_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n622_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n623_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n624_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n625_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n626_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n627_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n628_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n629_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n630_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n631_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n695_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n696_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n697_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n698_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n509_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n510_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n511_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n512_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n496_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n497_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n498_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n499_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n289_s (
    .SUM(n289_2),
    .COUT(n289_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n289_s.ALU_MODE=1;
  ALU n288_s (
    .SUM(n288_2),
    .COUT(n288_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n289_3) 
);
defparam n288_s.ALU_MODE=1;
  ALU n287_s (
    .SUM(n287_2),
    .COUT(n287_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n288_3) 
);
defparam n287_s.ALU_MODE=1;
  ALU n286_s (
    .SUM(n286_2),
    .COUT(n286_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n287_3) 
);
defparam n286_s.ALU_MODE=1;
  ALU n285_s (
    .SUM(n285_2),
    .COUT(n285_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n286_3) 
);
defparam n285_s.ALU_MODE=1;
  ALU n284_s (
    .SUM(n284_2),
    .COUT(n284_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n285_3) 
);
defparam n284_s.ALU_MODE=1;
  ALU n283_s (
    .SUM(n283_2),
    .COUT(n283_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n284_3) 
);
defparam n283_s.ALU_MODE=1;
  ALU n282_s (
    .SUM(n282_2),
    .COUT(n282_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n283_3) 
);
defparam n282_s.ALU_MODE=1;
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_28),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  n7_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output n7_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n6_7;
wire n5_5;
wire n7_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT3 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[11]),
    .I1(n7_8),
    .I2(w_screen_pos_x_Z[12]) 
);
defparam n6_s3.INIT=8'h78;
  LUT4 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n7_8),
    .I3(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=16'h7F80;
  LUT3 n7_s4 (
    .F(n7_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n7_s4.INIT=8'h80;
  LUT4 n7_s5 (
    .F(n7_10),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[10]) 
);
defparam n7_s5.INIT=16'h6AAA;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13416_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13416_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_13416_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13416_DIAREG_G[22]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13416_DIAREG_G[21]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13416_DIAREG_G[20]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13416_DIAREG_G[19]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13416_DIAREG_G[18]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13416_DIAREG_G[17]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13416_DIAREG_G[16]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13416_DIAREG_G[15]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13416_DIAREG_G[14]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13416_DIAREG_G[13]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13416_DIAREG_G[12]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13416_DIAREG_G[11]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13416_DIAREG_G[10]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13416_DIAREG_G[9]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13416_DIAREG_G[8]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13416_DIAREG_G[7]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13416_DIAREG_G[6]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13416_DIAREG_G[5]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13416_DIAREG_G[4]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13416_DIAREG_G[3]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13416_DIAREG_G[2]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13416_DIAREG_G[1]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13416_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13416_DIAREG_G[23]),
    .I2(ff_imem_13416_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[4]),
    .I3(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_we_even),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_REDUCAREG_G_s (
    .Q(ff_imem_13416_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_0_s (
    .Q(ff_imem_13416_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_1_s (
    .Q(ff_imem_13416_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_2_s (
    .Q(ff_imem_13416_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_3_s (
    .Q(ff_imem_13416_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_4_s (
    .Q(ff_imem_13416_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_5_s (
    .Q(ff_imem_13416_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_6_s (
    .Q(ff_imem_13416_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_7_s (
    .Q(ff_imem_13416_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_8_s (
    .Q(ff_imem_13416_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_9_s (
    .Q(ff_imem_13416_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_10_s (
    .Q(ff_imem_13416_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_11_s (
    .Q(ff_imem_13416_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_12_s (
    .Q(ff_imem_13416_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_13_s (
    .Q(ff_imem_13416_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_14_s (
    .Q(ff_imem_13416_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_15_s (
    .Q(ff_imem_13416_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_16_s (
    .Q(ff_imem_13416_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_17_s (
    .Q(ff_imem_13416_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_18_s (
    .Q(ff_imem_13416_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_19_s (
    .Q(ff_imem_13416_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_20_s (
    .Q(ff_imem_13416_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_21_s (
    .Q(ff_imem_13416_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_22_s (
    .Q(ff_imem_13416_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13416_DIAREG_G_23_s (
    .Q(ff_imem_13416_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13416_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13416_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_n29_DOAL_G_0_22;
wire ff_imem_n29_DOAL_G_0_23;
wire ff_imem_13517_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=8'h80;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13416_DIAREG_G[22]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13416_DIAREG_G[21]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13416_DIAREG_G[20]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13416_DIAREG_G[19]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13416_DIAREG_G[18]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13416_DIAREG_G[17]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13416_DIAREG_G[16]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13416_DIAREG_G[15]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13416_DIAREG_G[14]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13416_DIAREG_G[13]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13416_DIAREG_G[12]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13416_DIAREG_G[11]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13416_DIAREG_G[10]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13416_DIAREG_G[9]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13416_DIAREG_G[8]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13416_DIAREG_G[7]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13416_DIAREG_G[6]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13416_DIAREG_G[5]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13416_DIAREG_G[4]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13416_DIAREG_G[3]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13416_DIAREG_G[2]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13416_DIAREG_G[1]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13416_DIAREG_G[0]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13416_DIAREG_G[23]),
    .I2(ff_imem_13517_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_imem_n29_DOAL_G_0_16),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h4000;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_20),
    .I1(ff_imem_n29_DOAL_G_0_21),
    .I2(ff_imem_n29_DOAL_G_0_22) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_we_odd),
    .I3(ff_imem_n29_DOAL_G_0_23) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9000;
  LUT2 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[4]),
    .I1(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=4'h4;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(n90),
    .I1(ff_address_odd[8]),
    .I2(n91),
    .I3(ff_address_odd[7]) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n95),
    .I1(ff_address_odd[3]),
    .I2(ff_address_odd[2]),
    .I3(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(n96),
    .I3(ff_address_odd[2]) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(n92),
    .I1(ff_address_odd[6]),
    .I2(ff_address_odd[5]),
    .I3(n93) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s20 (
    .F(ff_imem_n29_DOAL_G_0_22),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s20.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s21 (
    .F(ff_imem_n29_DOAL_G_0_23),
    .I0(n94),
    .I1(ff_address_odd[4]),
    .I2(ff_address_odd[0]),
    .I3(n98) 
);
defparam ff_imem_n29_DOAL_G_0_s21.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13517_REDUCAREG_G_s (
    .Q(ff_imem_13517_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13416_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13416_DIAREG_G(ff_imem_13416_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13416_DIAREG_G(ff_imem_13416_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  n138_6,
  n162_8,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n62_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input n138_6;
input n162_8;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n62_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_hs_6;
wire n217_7;
wire n215_7;
wire n164_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n62_7;
wire n75_10;
wire n103_7;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire ff_x_position_r_9_10;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8_29;
wire n160_8;
wire n157_8;
wire n62_9;
wire n22_8;
wire n75_11;
wire n103_8;
wire ff_h_en_12;
wire ff_v_en_8;
wire ff_vs_7;
wire ff_vs_8;
wire n216_9;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire n157_10;
wire n159_12;
wire n162_10;
wire n163_10;
wire n165_9;
wire n216_11;
wire n218_10;
wire n219_10;
wire ff_active_10;
wire ff_numerator_7_10;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[5]),
    .I1(w_h_count[9]),
    .I2(w_h_count_end_13),
    .I3(n75_10) 
);
defparam n75_s6.INIT=16'h8000;
  LUT3 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[4]),
    .I2(n103_7) 
);
defparam n103_s3.INIT=8'h40;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT3 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(ff_v_en_7),
    .I1(n62_7),
    .I2(w_h_count_end) 
);
defparam ff_v_en_s2.INIT=8'hB0;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_6),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'hE0;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8_29),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8_29),
    .I1(n160_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(n62_8),
    .I3(n62_9) 
);
defparam n62_s2.INIT=16'hBFFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n138_6),
    .I3(n75_11) 
);
defparam n75_s7.INIT=16'h1000;
  LUT4 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n162_8),
    .I3(n103_8) 
);
defparam n103_s4.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(n75_11) 
);
defparam ff_h_en_s5.INIT=16'h8000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT3 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(n103_8),
    .I1(n62_9),
    .I2(ff_v_en_8) 
);
defparam ff_v_en_s3.INIT=8'h80;
  LUT3 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(ff_vs_7),
    .I1(n103_8),
    .I2(ff_vs_8) 
);
defparam ff_vs_s3.INIT=8'h80;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT2 ff_x_position_r_9_s5 (
    .F(ff_x_position_r_9_10),
    .I0(ff_h_en_10),
    .I1(n22_8) 
);
defparam ff_x_position_r_9_s5.INIT=4'h8;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8_29),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT3 n62_s3 (
    .F(n62_8),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(ff_vs_7) 
);
defparam n62_s3.INIT=8'h10;
  LUT3 n62_s4 (
    .F(n62_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]) 
);
defparam n62_s4.INIT=8'h01;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam n75_s8.INIT=8'h01;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n103_s5.INIT=16'h0001;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT3 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]),
    .I2(w_v_count[5]) 
);
defparam ff_v_en_s4.INIT=8'h40;
  LUT3 ff_vs_s4 (
    .F(ff_vs_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[3]) 
);
defparam ff_vs_s4.INIT=8'h10;
  LUT3 ff_vs_s5 (
    .F(ff_vs_8),
    .I0(w_v_count[1]),
    .I1(w_v_count[0]),
    .I2(w_v_count[2]) 
);
defparam ff_vs_s5.INIT=8'h40;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8_29),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT3 n157_s4 (
    .F(n157_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n157_8) 
);
defparam n157_s4.INIT=8'h70;
  LUT4 n159_s5 (
    .F(n159_12),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[7]),
    .I3(n159_10) 
);
defparam n159_s5.INIT=16'h0770;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[4]),
    .I3(n162_8_29) 
);
defparam n162_s4.INIT=16'h0770;
  LUT3 n163_s4 (
    .F(n163_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n163_8) 
);
defparam n163_s4.INIT=8'h70;
  LUT4 n165_s3 (
    .F(n165_9),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n165_s3.INIT=16'h0770;
  LUT3 n216_s5 (
    .F(n216_11),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n216_8) 
);
defparam n216_s5.INIT=8'h07;
  LUT4 n218_s4 (
    .F(n218_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_numerator[4]),
    .I3(n218_8) 
);
defparam n218_s4.INIT=16'h7007;
  LUT3 n219_s4 (
    .F(n219_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_h_en_10),
    .I2(n22_8) 
);
defparam n219_s4.INIT=8'h15;
  LUT3 ff_active_s4 (
    .F(ff_active_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n22_10) 
);
defparam ff_active_s4.INIT=8'h8F;
  LUT4 ff_numerator_7_s4 (
    .F(ff_numerator_7_10),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_h_en_10),
    .I3(n22_8) 
);
defparam ff_numerator_7_s4.INIT=16'hF888;
  LUT4 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_h_en_10),
    .I2(n22_8),
    .I3(ff_numerator_7_10) 
);
defparam ff_numerator_3_s3.INIT=16'hD500;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_12),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_9),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_11),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_10),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_10),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire w_palette_valid;
wire n1646_4;
wire n1656_4;
wire n1680_4;
wire n1686_4;
wire n960_38;
wire n960_41;
wire n1061_22;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n162_8;
wire n138_6;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n122_2;
wire n553_30;
wire n2017_5;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_7_9;
wire n2017_6;
wire ff_next_vram2_3_11;
wire n258_15;
wire n2017_8;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_9;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_next_0_4;
wire n1836_103;
wire ff_border_detect_9;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n185_6;
wire n369_8;
wire ff_vram_wdata_mask_3_9;
wire n496_4;
wire n339_6;
wire n7_8;
wire n62_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [9:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [1:0] w_pixel_phase_x;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n1177_9(n1177_9),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .ff_border_detect_9(ff_border_detect_9),
    .ff_v_active_8(ff_v_active_8),
    .w_status_transfer_ready(w_status_transfer_ready),
    .n185_6(n185_6),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1646_4(n1646_4),
    .n1656_4(n1656_4),
    .n1680_4(n1680_4),
    .n1686_4(n1686_4),
    .n960_38(n960_38),
    .n960_41(n960_41),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .n1061_22(n1061_22),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_8(n62_8),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_display_on(reg_display_on),
    .reg_left_mask(reg_left_mask),
    .n7_8(n7_8),
    .n496_4(n496_4),
    .n1836_103(n1836_103),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n960_41(n960_41),
    .n1061_22(n1061_22),
    .n339_6(n339_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n960_38(n960_38),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n122_2(n122_2),
    .n553_30(n553_30),
    .n2017_5(n2017_5),
    .ff_next_vram6_7_8(ff_next_vram6_7_8),
    .ff_next_vram1_3_9(ff_next_vram1_3_9),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n2017_6(n2017_6),
    .ff_next_vram2_3_11(ff_next_vram2_3_11),
    .n258_15(n258_15),
    .n2017_8(n2017_8),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1656_4(n1656_4),
    .n1646_4(n1646_4),
    .w_register_write(w_register_write),
    .n1686_4(n1686_4),
    .n1680_4(n1680_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n553_30(n553_30),
    .n1061_22(n1061_22),
    .n960_41(n960_41),
    .n2017_6(n2017_6),
    .ff_next_vram1_3_9(ff_next_vram1_3_9),
    .ff_next_vram2_3_11(ff_next_vram2_3_11),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n369_8(n369_8),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_next_0_4(w_next_0_4),
    .n1836_103(n1836_103),
    .ff_border_detect_9(ff_border_detect_9),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n339_6(n339_6),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n553_30(n553_30),
    .w_pulse1(w_pulse1),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram6_7_8(ff_next_vram6_7_8),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n185_6(n185_6),
    .n369_8(n369_8),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n122_2(n122_2),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_next_0_4(w_next_0_4),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2017_8(n2017_8),
    .n2017_5(n2017_5),
    .w_palette_valid(w_palette_valid),
    .n2017_6(n2017_6),
    .n258_15(n258_15),
    .n553_30(n553_30),
    .reg_color0_opaque(reg_color0_opaque),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .n496_4(n496_4),
    .n339_6(n339_6),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .n7_8(n7_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .n138_6(n138_6),
    .n162_8(n162_8),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n62_8(n62_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
Qm5GIze0+NqyTOvGFcwdCVqrxqEKC7SwDTqROZ0C8FlbeyCQo0NYDbjVqeSV619OsXQXQAU3/K59
6yA4Q5cG2rfS+sD3C00kVbypu/3PkxIWzDvC9be4KM4IHysG/CUxQvbmRnheyUG3lMRz+L6jDjp3
Jo8Ss1DI1AK6wvwhnFTSxNidc0XYF3YtwOcdgWbA4iPz1gmLURVqtpl9J7NCHuiIwwyECKw4QVGl
UBzLS/AiwTIvniUvv3GIFyJpFEmFgscf80B1t2bdShix7u4/5ZDHlCyJdX2YO7cr3ymcMZ7A9EIa
efSXaN5lw9Q+KVrsSGAF4q/L7IZEKbgJIZE+1g==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
X/EObaK7MrTvrRMyTzyaPZFkFQc29za/q6CcsZBnTiZulmTyxvOr8S7dnBZQMMzwMJW+8ZCsabjY
arv8gvDtlNvQ9+g3qbUnlA+vgSHVFSyurozyFUXhGWnIUYTDhdFPcBU4eqQoA9NCI1mZx4KklJVF
hSARGvGAuMXcvM6L2w6+qhYIM6qHuC/3rZx0bogBZPdgMZWUFEX7ZFsmGTYJVGxgI7Y4yo+3UTND
hO37G3w56ZtyjOoxIhMoL3E70dgrzvhAJRTplUfQTc6lLT+DGOeENG/6m3q6FPXw7Gt/0b5y3C5m
BFyPH5heRZjH09mBVq4I2UQvtQjJ/I/uov5o134UIrzUSple4unSFER+OhMF3gFxOs6eWMhuU10r
jrDh5vHwAq7zP92W2kSxo41kLwlTLAGo+zLqmnuVw0PH7sKJo4ZXemAegzgxfXCf30Rq0Ow2WUVC
gMVQma7rnITmcbWj8X68Q59+W3zTV1TvcpDJ+C6F0yLzJrpnT4ynpdmB8kbmm90DwKKal40wBQb0
IsgojHbNTn6pQm2LIuIHyoULThz7Hei5GzjXu7HOJfel2VRRasNSX91er/3ZI1oTLhCe/lKDP2sw
YLH2JccgPV2CuYJf5CRGH23is44ti14DKtE85DkL2+FHNt3xzsJfokCir7H85Z1lJrxpUV+TbwLW
XO54eJk/MPXlpEsLpME5PAtrMx3cxv6P9AMmR21WFE9+7m8Gzd4ukSgaBR/5GpSh5sFDwgLhKCsN
fDqbVOX5W5T7gXlC4A6+aH05vmMhT8GHJhRtHvzHQir7sGPfLN2Bsd562q86VigmwHJB05ca4xVV
u79+zbzD7hUQd65/K5q23XQNFmIBoek/jWtFpgwcF4VD10BIysnNHcajJGdPnbxMVipNiDgUsn+F
QdNkTZjBr6w9sBWbjGiGEzGoJmXG6kXtzwxm8JGhcUCIuDXP4GVXo+xNeZ5rbT+vJU8MyKZujDWq
eNCG6F55CTUsKXx9zmwC/tK5Yeryzn0QV6IKw84CVvU6XYoSRwXsuS/U7HvH0+cWeKGnKfKZE3HU
Eed0CB9acabtL7MLke3wT5q5ZljJs+1kmmsjIOSLtwyzOBYFzConyS+gzHtVRjzZqG28tf06hIl8
mSotiT2CqCkFJS2sR88G9FFCUm0bAIaY1sEWCz13r6qfcvKJ7GpwFcEnxMz73xssoE04DeQO+BcB
AQDRaWD/pd6tJ7xG1o/SK0QOIbR9Zndo8PzStYvDgMQHl4qQ4GzxeZt7B0O9rEEfGg1vYXIi5zoM
adRvGKP5sAEFZ4qR+zPcx55K2nekLpGGVUzDaQDTe3G7jD3gWWf/lTb5DTa7b0jliXcqimwQCnmt
P7duRLNASZNU6YKujljWMdGMPIfv4bWIJqiGiY5THjjwLeMd1B9P2gtabcKfGEY9EhfWVvTP3XHe
qBnMwYV6BlhzwQgR8lXnWtze1fcaCDZcn1qEEc6d3zjMxGEEuaObO6qS06KL7b+guACOux/SUiao
QY1qqlhrdILnA0TPKbZWajgrHduTGQqr6y/2IMDfbh5frIsLagocfQ10r2lgDkqB4VPvWXKl+u5z
CV1gQ3DxABw/aiaSBKq/h6ntHP2H4XhNL5jCRgXi9ziPutJL5W6sZep3NcO5w8JICnQEUI4QSRAV
w+vu9Z00y5DOp0JzvY0ppJdlpZvyp4x+QXe0ueSgTKSVvEqTN2zs3b+eij0ZUCvrabR1FOpmQ/OO
nAvWcIOU5fvh+ppWcOUsbvhm5GAcZlh/EjC9PPwAH4e+ihey9ya9lCkALopcBWD2ZGDVVXLXa8sV
XzDLndA3+j1VhiQzKOBOfs/FYmMIRbJSXOW45YpXQ5MHXkPAUCM6os34RkJ04JOcNqxakI3utY4M
lAD90aSEtKOs8x2oDqHgot798wqmETGCexQXaVFsjVvFn0nAsy6y7cQgtg7uib2IZBjuBqSaiLVj
bsjvmMkAk+gPyUKG8NqDYKOYOlW+1CdNwn2JdsTzdOF0oUBUDdlcf7TUz/tRVO9pjq3yJjqYx5tj
BLgjzsbgtLF1FWfo33TSTCDf8hQIKHE27J4akJ1nuBpkfGxEiBBt/nobWg0z1YKdrH+Sew6IChN6
1jAdY55rKIG0EgFIpn0Tb6pZFgpvPsyNnECf7cZPe7RN3UgWp+qhzYukgy38E9LIH6jDnWU17QyX
z9ykC2Z1WPMwVwSzah+URw1IxaCZgU5B5+1c8kfsy7+mhOSXVZ1pCZkDuvyVi72COJpfjk0cWQpJ
1Zv61OSfGrTumJ1zmoZMBKM4o4p0UYgBciCzNwyNQO5b4wJBGOuEGL3x1VC5hn2iI45hwHw80+mP
5hWtmY/XCzcu8lHAUyGhXyRCF0YjjaI7jdseAgp0OTspbMJM+BnsZiPX4/nvysjZivoooOUHc98w
M37roi2rB4knEaGpwBZwCoVOV9WCT1GFnP3eQG+p+XpDvvTNFPD4Z+4s6OxOjdReXDbAJ576oLT/
JohmnUJv/3CfUqMFmlyTj4zYPfrBx9V8rIchSIp3QmV1eAjY8mNPVginzBZ2xjWjAtEIjU3jd0ox
nVKix2EMoN0OfYxTC1gPbEKDDw6rnEIJxmWCPsmtUTZOHZyevtiTUyiNAogPnhowN4O5i/P4O+WM
Gnr4WsLYRCPjdOV/Yp6vbUeFOlLoZP0c7l8PWYxACPLGEKlhhencVNn24b6tE+7oB0bY5iaAmQ+k
FmsEo85HM96A8mgutVDw0TBWMxhRXlaPyVI3DVu8WIsHix6i/VBIn8xg+1aojEls49xEQaJEfayO
h0PO4o0NoUthkxdTcfZENcULjoXa68aB4zyucQ+QimBBgNxMJ3AoMLOGL/TUvbZND2gLizfXr0ww
3hWGqO0tEk+pHTnrDQZq0NqopBC5kIKV5hi1mkwTl4ob2TqmXbiktPn9++3/UruXfqQhbVjqBqyA
aJOTrUZAKuWX94YyGAI4RdLTjXRMjhq6SmF7Z4dbnRdSQ/nnOY0bEhGqkKCvKGywKbK58qG0SrMC
rheKtnzHu6XUwPqK2xV5renkJrVpFnjDX3EjvfT4btZcMYJ5pxbLDxNiMnfeCgQyTF+scGoAc2ki
YeXwtrVlLsia9NRlyBaBY1rmNDBkxJL5AzCuuZZl+GyWIt8+FVlgkz/Rmdw+HoOliKRZupWUKEvw
ls3gELenUZ0Z5amUEWlPMdRySwk7tqg4mHz+YOErHYZJ0X9gAJiXexPmumlNRgrU5DO1ibfd1cRw
opN5yZZMOWQ0r2rt6llvhV1A/2Cfjd9rA1YxmeY3LMFTsSPwVusSNu/81XiswCMnPDKdxmmNcQZi
kBY47bNiHaFWvtlcoCNosUX2Dxma1dr5kHyF+F3gqrWoUYXqVDjkuOHjDTcTSQvJrb+pZpyG2gI7
61aGkZdLiARmdEOrNFSbkP7tw/dnOyvox+Y2XSrogS/gPJ7u2lxiJm+8oQi8hd7+CZC5GeR/PLoj
JsJOePGMoZ3ApNnNJVDwkHjWp4Ymrrpte5IHFjOnFOlx5SFiXdkYVzMMHcbNI+6TxpcCv/HbGDIj
j1BiQgIpT9GXLTCqvmxEnzMxHJxDMrmQYY0cJFCqDKDeWrJpGMPaSeU7pkpuv+5bl0NtnhQDhfpG
nT+t8qvDdZoXJ3G06CWlXQrskdfRdD/7OX3yohZLW55uzwddrpSex6gmUxFJFnRU/licHYkpzAlJ
l8XdMvp+kW31bvcoP+LuoqkAi82zIR5GjesJJRAzQcDLZ6WAuAdNj46Mso6TYsEyftXgRn8KIQ9J
7jKZlwS2pmiR2UWlIjapZdALJkYNQzF7zVS6cbn+YZG63ZvfNpG+YcTqychLlndxYZKJm/cR+sW7
11dG9bP0ZjkmI3QQZy+lNQyLtaL4RRBzDVRl51XjqVvdiN8Cymac6Alb3AlAeRlyAKC5PIKR3PIX
b3l6HXLm/z/yU21ttPg06GylGdD68XZvZpSPEwX9VWChFWIQThnq+bc/IkJjEBPjlR4PY/ruIIVj
6DMIWyE1F5lb5feR0VQE8wKk6FGnwiAzfAQBMclWrQmvW2XYnqKdHT0J6EC1qeKOcRlHoAxX6wZr
7kcwot/hylGU8/ouSnQSx27GYVBucFBgGMBMp2REAk27Nj+Q3g/hikHse+VM1ThS3yO84NeDxtSn
lJB5fOZ6HSsvaUpZCtRbIdPeGLr0NFK05Ofo/sAIFJERWUH9TG1EPP/YyfNYhQGvTmgn+MADPhSl
SymA6Q8F5aCPGS28DgAnYCzB+72e2gJiVL8CHNGgXTbf5bqKTKGISh7Y0yWSgO+jRPcP78F+9btY
c/V1yhuHmCiTepREM3wqsbXn5twfhX4HoqwwozAvZK4baN8YLU3b1tmqaSGLIU3TBDIkidYmaMb4
/F6T41tp8GWsBb/udZrmMsgwzkvDX1cg1WatQCyPkjuwDcOxGxq0EunrYa+lrFRLhATy94zpZAwz
Esdo71WSqRzUv6EHqn68aGOzWySdSWserfB3smx44HltQ96Ngg/+7hyHNRn5X5oHgbjqYwwQ3lDf
wNa14aXhw2vzEcE8Yk23hc29O2cKADjWnVQIiRPhCbKXzILaDWunyS1zHjIlig/4wHRV7R6me6dH
RV/F4oOtB9MeKIXRaY5Ba0BiKJAd1kVk3b5s6BlmQNSv2OOo4ZGBpXJswE2jrt+eLuY2dHjBlFaf
R7ourZKhTCXdL8Fx/mIt9Kp42frvDqSx2WSfAerU4e+6WwiMlKZqvGPRC+XOPjekuA5vnbN9g8c0
M4jGnPT1rttPadL7eZ2w47ETFpI/rtnAVKaJ1uTaasqMaH+7kob3GiB+GqSVftzykyshnFzHUdOO
aE6hjDJHWoQqF8VvzCLO1SR8REdJ/OIuUIkNocm+b5Cmzkkgn2CL3mxatqzs5Qvjm6OwfgtVBdPG
IcHWSxPoTwvHktz3Yw0J9WaXwrtFRjRMWHvKO4XCqW3I6D2dSCn5l1qz5hxa7PC6a/O5L5HrU/X/
aCevQaUyDmSvT7JakIqwrITl0FzvZglC3wnlKFV5ZNe7FBj47idbfqw1yIPGYrNJVr28RO1iu1VF
yltus2aIp+41f7f/Kp+i9JKiT9B9B1uaGpPAwv048tS+jMpxpb+bhS3teYZGyzZDsVhj/YmUr7bF
Bo0QH+nlFhohEX+bGwf9fADkJB3pXFZqnMFvDIZdbhogtotkrKgNA434teZfriCVC9VSBT8X2U4B
RYn/BVo20rF953UNmqSIfswBSbVF4Xp3DQE3HxIZ57eqWWF16FFzoZa31D30d7W1AljqumybjJnP
EJS8qjq3FkhK7o6N0r4VTbf2lNFfGI/PH8qnZslHRJiNecjxskhag6b5Z1GqmLe2PWkFHMYFvZYI
/wtMSLVEy4soAPJbXWgDwsovd5aQYKQzfplF78ehfq3syNVDPug9/Ew5Of1l9e0+0vW51fqj6VKi
KRA0MQFa0IzFKOLOMTlT5Rg9gFZf8TPmw3ej+rh4yryW06uJ6EH9KrsxW36LKFZw74Ae6Em3RPwH
X98tgcG8BdQMs3i89Y8fzkTl+FCzQBinOhUVviD47X88dc6As265fkRndiecB2ZebmnOQOH+1BJ/
dBCnP/SDxf6Zi8Y5CpFAOviRIJSKhzwkifVXEuwBEtMEG5QsBlj7qtRUnjfk4AgrF+zo2FA7fK2s
xf0d+mhW4v5sfE+zPp1RYtlZAQzTF/TxLUwH52V5AltjX7EydBH02T5grNJLDGkv+rjmPyzXdDl1
WVRLjDAX/3ZH3c6faIlCXONHrheOq28TdsyJbQ8PnAz5/UrmVzxoA+R+D84lGJTDdOabco+hrqP7
OehbfunWlhUBMGa0Sd4K6UmsL+ftq4TnnmyjAiV0wfKPLQ41Cp4FohMRD/L5i1PofARqsgc18/T5
esARR/i/df6Is2kQossoFNS76sECCYUg7DPuBxgcnbLeQgUyoTDLyoIQ49j9GDN4AG3FkVd0F+Op
HxWDLq+lBwAopqDy2wOLzhclU3QT2VwPai0QUHr1pDuJm8bpYHf9qV5oqRCFZ9ZTKDWrW0Njf9M6
jnfXWDs231IpViDxi1IFP57fXP2C3g0aaHarwEx9bp467ClljLojtIDCVvvL5Enk8+giEKu0McwI
2iIrbcwO7hNdggFEVrtbfkSVT6JugewnhjIGlUDR0Y8ZpY/boSt4ohCADT8h7dotvMMFa3bl3h4r
R9Cau7SxrU6Dc9duFktvA8gytahi7+BmUbXKEVEwhcoTTomdbF/ZV52bWV15YqKHByJYUFnZXqlN
oQAL+Nm9+/2ll3d9FDcHmve9GVPRdW8IwfWalJ/X+ToP+0hESe9OH5xmfOaEiIbmp169HLIU2fwR
OC7M5m29yjfvfevFT/MILoJwqmdXqxDSN0R7dRXBBLkGnnlCp0GgZ/ORFj1czIheFyGCdSEFAQIl
R9e+wHRt7GoVNGtTcVOGjYu5Xp5UVKtPKvpbWBujWJiaa/ofNDbjrn4BUCXNrpSDZEZ1TZRnW3T9
0xUBKuEuQo0WYaIawa+X7zyzFpwFnW8CkWePHuwyrXAnBZ8WxuTFf3H/RQpxde1tYSTskJaMIAyl
ezjBpHw1kKqcdi03XUzgP31emVhF9mDmVrG9lTdGndzXUHYRiKfHaxkY7pLf1/OkH2KETWzEgn2q
ShOlKvwHqaiGWHW9dzpRM48XQz8onmu/bAjUASVl34GUHVmdx76Haz9Jfu0Y8OL86HSpJxPCupXS
ppPQHgr+ZVifWj+IKZqBYul6BeDfRPbLapYKvpmA+Gb+C965vy20h6M43GntnY6VoXaKHQZXLALN
AgVj2FQokkNwXA4/Ok0z7FEHZg8I9Yofir4ufvoYZgw0zTmnAUv2TG6njlgoYbuFJpQjdarp+Sq+
HRIp7RrmD9Qhq5zbapq0Cp6nj0UVYxJGA7e4qOdxVFfS0hcYBFrxXbz15/GQ0S0hqUerpchcwyEH
4sq9tYcgh1nT9J/tOQoDfTzOnrdmye1Tp98WordHSs58dKEisSX8sR1YsG2jabT73J+84hb5XQcd
4jDwMcpsewTcseVh7Rc69g070B1Sl1fWbndGdtMpPGb3YTOR8erjoa3ALO1T5kDYT8vxMxszv7Gf
fPyxrCz9d+zJZvvzr8BeBbvK4KlCXTPttj+o5abfTyL5ckpaZvCDF/kyJxdLgRJgGCaBcp5AID64
0v94e0K+sgC7PGLodKxtJGme6WsrAdUHqjMIq6pPA3d9OruPif7F/BZjA1vDTkxnr7iaGtC5GzAA
xGtzON6Sok7oEZzh95Nhn5chkE9niMQZQHBwKQ50YEv+yHg8uaenEEmnD8T2Hyafq8fZWOsaY/T4
MewZ5T8HhRNctgsrpz/f5bxWnXiOU/vpJbOaFJ0evtsWyEAe0P+KAxFwDmgfRuPpF2TgBsxqhE7o
fPg7/pV37Jco82KBuDnrAIzsMO5S9zj40OxpRFrrUJCXQQc6R0/XUQNIzNYSBs1+FZ/TAxpS0/fa
TSnVnCzkYkBqgKXWMeWuc6pH33QN1p8OBzhtfMbrBMT+qh+lr1qLRRWgiCE4k9jHpC2+PTqdgdgq
EmdELBMFKkOHk6DLkt+hE7k4y8GTeDWMo5pI9+iYm/wJMokglgZxoI4k35NB5Kk7LwkTcyILwLAo
cph9snCHbHWDW3jycFPgK3WRKotZmI4eo2D8eDvwyuQqjlthW2cLVyq8pH0E1Yuvy7lYj+C4Njma
QVv+H7pB/P8Bp56qIzdWRC+wGTKc+Th3rvf5wM9D7YlTuJC18Qh32IXiSfjsWxzGzxgA0XmLZqb0
lhnKkdGJhrMsfjVnfdAuNduBEfShDJMyKLLtZNEe/xDV9H1TCjCnQKgEjE4XjL8B15HeCorxfFWx
z64ow9DOtq2lNMFKmCdrhzPbLOsdTzvDbpuRFnUybcYPGokDTFN+XwIXnQowoEKZgNIf7ZEN31B+
T3ySbPX1+EcagQCU+eXxCr7IGYul2a8Hg9fi/gf5Nd0AMbtog6gM6GNZpJJRfjWRd58xiu17FZs6
ElTqbgd/Qg+HSVZ7cDoRSEXmAG1ZkwrNKIO5etyYqojk0xIaVmYRwhmcMHTNqC1unyuxb/1g4M0H
/Nqig0g8HdORagoaCdD9STKtNuI9VE9c3D3ft4YYGYPRJDLS5tsuLqB6X6bpKg6epHX+5fGh0f6H
iOGCCtTVyb93PzC9kqFnATBA4VSgHfk9Yz2WsWYvnEdXf0g9RJz0hclcENzP7K23B7CymNyvlN8X
wwnR5t0U5MRxG7l6ALCME6kH4DYwFu77toDzWP2J1Ombqsl3QsnV/t99KtJnzPBfC47FdsjJN5nG
uVP8YdJu5QF3m0hSbtp2DyvlpSxh0KiX3JToGDOyrOUMjlhQ5DzuhldIlKN7hhlr/sNmaZe5uYPn
0Y0kCZC9aZTOidQJHTAnsDjQcpYaHVg3ddB/pGHRK4LBVxKo/1BQYoNoh/vuxNiwvZLNKu5J+kK/
0Aw4uUl8P/VEZGeyCSVdC062X9+iKgTLaRHtu4WI3rfQ0PpJmmbWG9gHWTfs2Ekp3r9rlyHOLTfk
CdrsI2sfCC73pLO0il+Md7AOXPmVrroDEOmR8H6xJEqKSVBw8cUBnB8eL7x7gH2xlTY9ISsJ54yA
LtSvE74yQZT5ilyOCtcnKdhCCAPBZz2e3pwt3gWF6zrWsoR3Swn/Z8lN/5RRrOgAsBA66+BEd17B
5lZ1qQ6VaN1gQ3h7pY+9i/3ozntZ47g663XIaz5XUgLL2yLng79rIpZK/zImW8iXqMMWwFBOlxS3
Jax+Bi/otE9k9HB6pUEgl+aRDu7xPKQD/M4Lm79z0oYOnKfJprPgt5f7l83dHgomf9KlZNDpJsjh
Z2RJdMsndf4/dR/4BkkoJV1vymtj1So4lPJK1Qt/wJyH4sKfdkbTr6fZCMlyxIZSCdP0y5aVQ1NW
1wt/yC2QVI3HOghdBdlb/3nCQMAxGbQ9kqz+YHThg2zVaiT4VKpuwtIvqpcALC5LjP0BjJSMsJAe
WfWuC+hcmbqHvzAUei0vBs1Tys51EI9gMW/U0XENDgKvRa0r4QZUw/1/Ngjr99sGjBpCFqC0Nm2I
ueRiPhGVl0VQMRsHDPfuZMfDohIpzlFHFDneddUN3iN9y5+zCIIKuVVOAg0Kr9Yst52D4mw+BhH8
d864+OoLdbydSs3m66AG1pFkx/MJtnNpBKxAKfR94r7VF/aJxfilpv9vxGEaAMbiPq9F5vgJw3Xh
fsdVnvYZxYMPg1pYp1hi4wY/o76kLb9qsxwjjBh1OetS2PEwuWSyXIe4ljqKCbKi3Z8Du55JgHW1
iBf0358Aof5WJsKstKiFNYwMKi7NN5x2MUApfHxO0I9JZpWQ1mXE1PE9LByfxgHdbZUlIepAolnT
vfzw72WRX1BBBxosal5jDKhTliapA/ZlAhJyGGIC5NVhvo7gduFjMxR+jt7jLim0EP9/+0umkmfq
m1TPV3tTUSaF1pON1JiWMr0H94IsMWz97yf2iHUufjZm0211Urb8As/1RURF8ExzRRHiY1xc/nCb
JLfoU5Eok+lmlyonj+hInxSAF4zS7jKAlmMwqUdXbhOaHQ5oFo4j+sUbd2BwicEMat3wuz+5A9f8
i3hF6gl0HzXNWqXH00lGcO9dI50QmKqbZ3nAPtgO0jA/RBRJGBf8GsiahIg2BuFIIknFbziuiXsO
U0tgBpNdYjsJOucLH4zraTYDXyNd9DtL1d7bW2zcIwum8Q+FKnTzUaod8lFeqmEiDM0bYohNCmGs
PvKu7gtYgkPjHwqJfOwFAqHL+EJ6pX9/C9Gykfcmh5faW+eC0r8/V+sW8svZcS6UocUzInhdpXRo
iIuFbG6KZdmq2NzToKBP4//v1bOnEMLW5LYMb/nYBx2FgTy67ck6NFShwTo/Lt04qjbl2FQerWM0
r1mmEkEqvgqWcIe+YaKt6aWuiIO5UAM0TmtRkER4ts5EjG1spSSBu/rLN7NKmptgqBWo4E+/1Dvy
FeheSirn76oNcMsKbuNHF7r4iXzW9GUDKGsPv1gs3IdffMIHfgBnDvxsSzi8sL8XkwJRRP46vS5m
VCP5dU06MVBFq17nYror6S4Fhy2UfIIyHKox1wIE8bRCMdmfRkK2gsWS/SsStz89Z7GNMQ3UwQPT
4m3VQ2m8VG1sLr72qguM+cpGICbqclmiC5zMqHMoF0g4GHNfo6jjF1CGSd/XFjNXy0W25Bx5C4BO
J2Oy68ZrvMrXFOwyLf7O8H7m/yoIVgAy0ciLuI+/9Wo/6oRZQkTgmnC385eonkPF6tYfWLwbtxy6
xv7RbQovldSCdnbGvz5D+nLEYkM9A9q99XDPus92fr+8jelLQ2sDgqE9d9hNzuwxZchSq+ZA8hzX
a61aCIPz0rOwln2AbyxIAnelzDk5ZgdJJ4Vjt2kIUl6wKVK4rla5z9k4mq50xFFIxvcQywLUrSVj
o36A8Eh2cZiVZeHsDVQvFoKhNGwl5wO3ZbsVhrWn0DmDs7L2XHqIp6YH1UEVCPRMOhr2RCL2Iqsi
O4fGekB5z6BAkKlMRQ4YUtPfYM+FzESQ4Vjnc8lrccJqBx3G1rTX1mw1Dd+aQK3f4x8FpUAccdgk
HGCFpfl68zW9hkV+mEyZHRBzjSaW+XRj9xiW9A3GooQYOuyJLKI4nQgcP3Xp0hgZDOBWOu38GTy3
a5Llw8M6Jj03vqZDmgHopD5/I2+wpY9YscAJ4hgYOC7FDmz3bz1q+N8y6QUyv7s4c1NmtmCCT13f
nLXLir8x9AZR76nkqGSNkMSwAr0D/ZV2Grv7K3A56eJzW+a6+b5pCnpF7ZpNXMzIYQngthQkH7Sj
QwkBHuRAaCkbPMv7XxYlxj1IfNY+FzbLXYT46TEsYi9BmrSqIfGS01OiYFiR51ZXPXWRl1OUl5C/
NlttKZlucyNZKDY4rnUjEYRLVY8YMpxiGSQnHD3XF8ZX5EYSW0GfBUnSiYqgb+s3/TOiFbbbGVc2
jyVFpT8Yz4o+GYTzY2fZxKh3majBQvbblOmExNd9nez7IOhMXRGaskZyGCDdAHrlwQ4IGfM/Jz9d
Dx5S/BK+K5dUvm7KvPGYiiVuUHlJNp3THVpdGEXqIOmemwb9yyqDr3Eo3+3mwVgP7uuEMH0LEi7L
fERrn7fL4cZGKIfAtW1+2Wubd+COf0wvvbAWhY4MaVv+R2L4ZwxhODwGx33eeF1qG1349qA1zStg
1AVqtNQJlHG+IDRUC2P3ZyRXznA4rygkZFRvy3VJsHej+ACDnSTdykhIvZ1fwbFgSUZFUBP25B8c
9VLzyVnDAauyGIvNE4XSJFSgAbQHC/zOxiNDs2a+cBayq9EQMVwdTseC+3LorwsJAlqgdC48eF7v
IiZqksc0O6hP0EhciXsrhTWf8+qk4nlPFg71hmyP3mi8y8TKHnyAWnUa+5TUK4UcB4LyhoZqv4+W
26lw+fS2nMm8QntJYtWXIAAVQUmcPovUtw7J0HfDJZL5MG5DVi/Qd8IPEaWkxhETk0oPR7n76Hrw
iusfs7F6dAZTASOpNxvCsb74QiBS6VSoyp7iPWJ1ynXWEzlxDpS/gMnACaEXAy+iqF4j8u2jkjt3
k/8S/AGlYv+tN4eOU1tss78hARDpKTlHRfoOFZ+EQLwEFp/AXF4zbIVOn6SutG5t2XYvs6tdRz/X
YpSGX1PK28iKXLzee5Svr/fan0X1059xJpgvfxtV8VUyKMEIVWkhZTOg+rrNSc1Y0M69MS72eZkz
lwZ0Sov+ZKi6+GF2Ayxnstwg5J+PWjsZMfeBiyHBB0+JQWvM9NbTwY8oGamHYeJdaLnFx520f1cq
FTwQR0fa9ks+ZS6zPJxhLi1omvJbNkKsY2udA5v6AjNR0JWebQNg3M8qEG05qQsUeN/a4GV2lWxK
rkv3xPRKknCaFCqgLM+sQR9IQW/gLmxsoxOcHpe6oKsxoZvcrIzOpE8YX2jmWxolI1PMxED/umN7
D3zTat1KKG1w3DCwZcHQp8pOL4/wSh81CmMjA8f66YX9qc1xi8I8StIjjXA3teyq0uRZ3YMtxDCV
pXlwV9N3PQ/bzNlcY7kIYjYrqiNJcLMdQgDVPEJba/BE9SLRf2CHZ16+IF9QdtF6qNm7b1nwpSeU
EP04g0EUt7FRzHowRL8OQnlZuan3wePcetay+OObzgeR+bf5VKAs9iG8agss4Z2BWuOpcej2C5bx
SR8HNXk4zEZKyB4VOPONDUWCOCT80BBu+Ki5+A7lr0pIWBYJWtlPTbDZhTmUmNQhiQzCPyWLxtib
ccN7ZZ+xdxK/1uKVFsTJm0m1tezZ3Ivx1T2i5TRrecWI3ewc/BqCAXslwRGqXVAyqz5wPWqyJYC4
DfjxqXFtbiU2QGuJZyGfduIl86BH3f5pOOhXaPhMmVWCaDPjUCmeF3TYgAtXGFK6+7MVzvjsi8UD
nV25PrEGDMqnwwh0dL33cXXxMxW7VEI6sfCxLMfJ/ik7Wkzq17i67pMqqacblRTmll/+McDZONy5
BH11r4TO+QSEUlpnlLYpAQ/jnraN2IlpvQ9Maghds8foPEeEAJQistnuLbRUprXAfAEyHI1Gk+pQ
jpn4hYCqnwH02uuVjorbrXMNkeyORmS3eio1kgm4xQEm32U7vO1zsGCAxP4ERjZGhLSxb/x2JtPZ
ShxSRjga/GTrPEIx4sz3hnXj37JDc6cvvwrL0CgRLrH6v27cqVI0xXfNg1wuwP4mROmBFnwnhijT
6Q5Q+9ctxijSboZJvWdxRQVjmAHkyYR1PS18GSJQzyX2RktrtYZuopElmqa5y69rHNDF/4Bgr4E9
2O3ONgUXNqZfoOd/+3rEvonFX80P1jMZdsHWrCmqM8otJprcH9EqPqlKAR4Ph1T6TdFMpM4jEWuV
wZMBKaDjnYWDr9Zho+APUfmwUzGSYhdTkxsgkO/435Hszi2i6JMxcC916qwNfN7udIlbfx4I5jTE
6zBNxjFQN8tYjB7ouZWNi6pnJ7qRaqt5Vw0NK8VyHJh4YEfHuBXO7DEOwhbE8wnfy4apzOvIvUE1
KWTNuGrE24WwOQ1vcGpC9hMDosSdCsM2rXjF2n7AcQQoUtUvtiE+b2ENHMRQ17haeacrHjBjQc6m
MSSheMDXLhCVpwOf927zOz3ddtBORcS3nAFAEBTmSJcaY+GAScaaa+BcW0uvTL6uEP9TnJ+4RueK
85Q4aCkS9Xoj5cPwfUiZUL4D2ciE/feJRqXp/2Z/9cUnxDGFCISM3LmsMQ6bCszTQbmLLLCUO5aP
IAWN+90Q1evG3g2UxaFplfQh7NjvaMAHeUoN3GZZL32/Yij13KWOxzs11EEaFITWs9z/cFKtDQBo
KOCRaccas8eQxWzUuVaY13uYLodc7EGzP+23UYyll7C2OrT0iuGNWh+Kmd9Ge/yhO9WVsiUma7V1
oxekp3swYbbOxqU9sE/g1npe01lyMpPJYQk5IcnlqYgLspMYpr0At/yoWM2XmOvUMu1Ck7N2wHF7
zGWRh1JpIrFLuM6kl/b957GAl6OvWY0vmCwcA46wOQlyz3YXiQLdq/TE9VanF+WnDYEiE3dhI8Cq
rTuPlLKZHhiC+OBjVKSQE1nqHF8e8tlTFgIfFcu1rRhmRK/kQtjpW37NvH1nKAp52tfpnaNkNlZX
4NMYkQC9tDHqAZrqdaBLgERdqQF79706k6OqdTONUVqU9GKjlUerNIghiUJW3ZrkhQUq3F8tM0V5
ZzC37IUGc3iIC9f2p9j2TLJGewF/USkiQXTN1ZEfzW4Azal8T7ADwx/mmvm8AYW5NRslGPM5thWN
71EDnGcd7V+12qnYUOgW15K2XWJADSUSw3CcZ1J1g55Txtk3V9Tfl4DIO3gCowZuQmvHxTeOJC9J
pvwqXR4AX2Ih8ZfRDCqR3Ua0tHR452DwlW9/yVpP/kd+EVMhzslPUmGG/INBJ9Jxws+thhZssKTg
ebZlgY95zAOVWTD/x8e4dq83FQkwkd2Rrq3V0x5VRHHccysIeIwllu/L93iwaoxPibVC2kd8jtNd
moF9EWmJAqhEUPkAFzmm7/+U6/ViVmlY6vqjrfTRSXsteiOPlrpMybTo4n16qz92+qWHsF1X4ZJe
igIA8HUqFjRiCI9Gh+jlEEMNFV/uXNHJB0tjegIkeiwuzc0TUI6/+YLv2YGLbRScJwrmCh1XPJag
FuiVA+8qY8J1nxtcNedK3SCMux988Ph16zppXglOV+ikK7lV4IOO3lw+2r0mBDGNW3KnoaXauejs
MH0W9C2ilrTg5+ohYeXKp64PIrJTVpJyIAB6IpJl9HDgaL7WzfN9srpGToVHZlJI6CQXWV/w08Yg
8e3wYp9Y2tmdhj/7yQBXk1edRSLQpP2b4oqZjv4W98rtBOljraDKbrU97PWl0hcuYMvJfSCGO/Jv
SeZlajHcTPTJcvEGurD2egnrrcIzrrwlWlPXAKVXA01RsrpRJrHWdKhsxu19zimbEWrj7S13JI/4
FghG5lO8b1+pnOaWhXuoe2XPfXo9/qXlP9sNdOiY20gpVijALkHOa8FTPzeGN1MjAidIjKAF0dIE
/ZXOGk2EFp1ZpKL/ssK42owILgeqeq0rNbhR4y47Sbq1kw1PzNv9AvpHJeE2jIQPN6CLPGGZoPrX
LMI/RqKmPWSjV8EtblOSY7byQ3EOyEIYiXwROFlOFEvpWbXUAWV6N9nTgGEjY0G76ghHq1q5+ihU
+J/orhQMnar3SSc6PrT2M6+0BuI1JMMFd9HCJ39hpIvFLP1T1U9k3RlVvLrVUMRNJUMw+ycp3Ww4
OiLb8tI1yrNZ4Ov5Ikssxn3G4VIjMybJel/gfApAP7ODS9NfI7j/fdEjfy/GcL1EeNZkxs8LtMDJ
1/up5Slzn/hgOcnOis0RIcAPb95NSyJB+ngO9UH8OxSleLI35L1XY77YvDDcA21if+TWUBiAZS65
elkvNSGiPjnDoUYFr30pCB7O/x6dm5AGUgmXApxBxHv65RJ8V0zY+HkXKYAWKv4vGLoL4gtNLqjU
AnokgjhRvOv6TtCqMa9UiuqSp6kZEU6Dn/eLZcfJnJ+YqL6ItD/+NWNmhAFKkh9BBl4X1dVzKPFu
bF0QlKN53H0Pf2gz90xgqGX75FmHH5rppsIYwKSYlUmZ47Oznx4kAOFYSg7//bQ+8r/xXphs7TDQ
vwpxEKV+LZRHyzctRsq+VPYuP7BoErdz1MSmaQkWMvGoP42Sr0BwqqXWAlTyFjtHH4Yn6i9CkXSu
gNgAxKYiWKDd3myOTaM0b0vCbbFFG8qJ9lHr+wA4P1wCeM3dEWbJpjixLttJWrUsoMIIhcCHjHtN
IUJYVDZ8/9B4H0IfktXxA2zx+kyXlNW0dZpZqoyq70uFhR2EWr/U3lAFzrvrc0+PPSVnbHpDmQWH
iRc4TOlm+dTvmmzZfz0JOuDrNDhE577XSQ6vynjGEFd0eFxiVJIJjbLGv8CETaPp9/CaqG/Gcou6
a7DZu7pjtrppwPmZJ3aUJr8K2UZ4MWHwQEjX3uTlXAyX8GTJrHhwXF7HHrySf9Y/vm7pypcCwUOU
qidTYUFoAv/oacolmU7c4I6dAGXgpM22sgWz6ZzPCbM11IJit+eP8ZiKJCSKNOi1rnrXJVViLxUY
1+yjklujsxuo3mxYvqKo6GuxKO/g0D/ihIq/5bhWhLWKA1dryXefud+EyFYhU60tVxAZp4140Mg0
K+6d4PAgh9qR3kNprRGzRwIf3/Z1WaBW+orDiCrIqB9XUtKen7UPOgHyY2UFq51/eEaJ6tQipOiu
oClmqwd05DRTFMr3jO5gQ1sQGyJMQFaNYsVJbiLWqTG90Djb4za7vuAEMzq4EcRH2iZaHMSPXJHG
nuswHC0o79YZs/PKBFBDOIW8BYWHDvACkHcSIS1hRND5S7fjLJnLqvOqUnQsRJoiAMTUSe9M1Xq8
pmz/MrLyUWeUcc8TvG4qoc4zjt+fTheXx7qaxgXCcEMdDI+tqVY/URfuyjiuMTt0GbjuYNC70sGz
KntUeDpjhrqLey/WoFO81MrQyZzus7tYCCxafD4gP2qqlLqGcl2YUGDMHQ+QBRe0GvhRbYfBEFge
PWhq3NLteX1sMik8AyvK2IzEK9Ctbg+/jWwEZJgawvaXxZSQZVeCPNOqnjA+8ZYvIvpuM1e3JJZd
yWR8q7Pr9LfiU/wzthz3Ms9hUArk7KIcA2yf6O2YGYOSNR3UhTjxCu8ODzqUiYWLRDE3GHXXCaF2
I4f/P8v6cMD3udG2mWtaVGev63+Z1YtPlmag9UPZpVLpkW4SumDj3SC1fBld5o/1beHafC/r3T0u
9ktwt1HVplGuIR+EvFeElZ+uwkP/XMsCUoaVEhw18SVeHvMeuk/mJ6ARzY3zYkZ0Id6emL4D6QCN
8s2ISl5W5CIRGcKRtnMKR/Xm0UqJwBn+VnutQowOlUcnxhQ2XqY4MYKdbW9irnETfn6dFzLVvDCe
GD4BnKgpATPHZmqDH2sGT/+CFb7YKdd8jXS+Qzoiy7SUsZZITHiwdUheI/T0+PLDL2dxg5dAcrsl
1yM+q40J1ulPFrk31qO7BGMtYsBVBqQNQ6Y8/JHrm2raiGVYgv8aheYfIQRPnty9Dz9gG4q3InYs
xZy2H7xrbxFpIoQAp6jBhlpbp7Er+9BcjhjQkMZ3tCq+WGnK716x70mFJ9XbId0OCB7UqIQAISKo
fViCGUboF+GcEHSmKOqxOv6FQYbWlURDEkp/kG1Ns9C/qn2A8Mcf6jsleDyTLwMNcWfUPreBvU1x
Y2O++qjvKbAC8DdKCNlEJBWqZodRlL7L5GJdRnFmA4L3UIaHxJu2qkAuWjymE7zaS25NXiL3t3Iq
4VddkQm9MM0ahisT7NlyKenT12fVottanh8pLwQ5+YcRw5GsYAfkRmA5aTVXPCr9DKTYBEWHPCQc
qX1KEIgazt+yIhgZOi5qX79p1kszDmQtmppzwbtBXrMF5gTEaQOJNd8ZFj3kfr2LYs5TSGkCa9Et
JvL5OQhLyzZqB3NFrR+YlhF2ZrRglpzvbjkKaBF/FHboQrgWWu/n3EokN5joyKbG47g/e627J3Ef
5UHY+H5AV5Wz7Wy+gMSQtOrPxXhIjSi1HRY4DlY0qZe8xGAa68+XBydFOA1UCpszXY7ERWSXw0B9
kvNTs4ymn1UFhjb6f045V8PNvTgtuCuGq0L0ksptqEznYm9UXfwfC5jlXGdbT6Q6pSTVVu1lTXu1
mLxyhEg7WEM/HbjlnHr4fkMwNYWKEFArNnaPYUrST8TGsQYm3khCQRj3o/4hR7/iyz0OAF2bGxzy
TfJ47NxOgZCqRr74hSWcL+wxg7ui8HiCDL72ZaTC1OJpPc4oLzrYbj/7WSbRTmKo4WBfcUNZYpgY
EHZ8YV4Eiy9Xpm+onuAwS8gqsShRGHoHcFd3wX5z/wniOEOKhjwsKfmRWPCcREwwmyLIHAocvzir
ccahPTqFGqBKoQicgXfBWywVg2ygAff9e6HE5czCYjXtC2BzvtJgjSRP2PtdgLtbAOiW79RcNDNc
fl2WSndTBrTMoP34p4GX9UYzv7MpoVyCb9MhV87TKRJ44d1Bf/sYV5eMcmP7ojt4lKZhnbzcjiyD
uwYPs2dzGq6KoevweAVZMq5LpaSwBscDJiDgsxNVY+9K9NnalOajjta6LD1nO9S79YNfL7+zOmew
iaORUMoIaBZnW0VXvpDbdjzusBAKgea1CPm68zNXv8wfTZRCFhesDI1QqArrRD3o0NJaTjUH1mhr
aY+gq2D7FGTqhbUqI4pNKV1erMIwqNGXUhKYdj9rUkUhOHzM5nAlym73rlZl/QYiWldx9iVPg9Pd
cCqYNsahbJKrX+73c88wx2WPTQJj/lSUGsXd7zUf194ojGQYXrkU3u+NUx5X31FzEEtqVGAFTBBV
SFpDUmFediBPA3yTuQjAVFjIj30ExkzJRKrNPLWz5uLN2719Cw//59C0w4Xu2YjTfCyibc8jM3Y4
HMZUtcJyRtgvfDFxuS+c1v6Hw4bptskSEWsSuxd9ynr4cgHBPSVSPE2jmW00jj8ZEavnLAJV4CWg
PGepsDVjg5v/24fLH5CHtv7I8RexPnH0MJPObx6f3uXBhWxVEOxzrQyMeujtmBs5PxTewh0XJLi4
khY8n9l8UV44Wu5vAsoJul7np+9WM6a/onT0Mp5v1MLDHzJ9fVnhVS/AFVLaUJzDwtKsgueq9ylE
si6teiN/dOQvbJUNkLL+wmiA1l7lrwgM3F8yFJqfYWLs5HRpxEnUQg8Jafm3WgPzoI/rtFBfWYDS
HoFWFzz+KbPvc3vUzbZIUOEFdHWs+qucjE+rHULILUVg38SpokQ6OPEUGDPYJKDP6T9z64zgkx90
HHSt0UNIIEC/Y3lyU+Uk6hbSPmN4UMgFE7BlsF3RLMi4MgxgXm/1TKBUSspttL5nVolO4gf8Gp8e
DuimH1MnQ6LEz4t12OD0AYZ1m1uxwDFlf05PTj5ERpCqhjoIiumV3h2ANeOx3uULakTHAgAZJhvk
FnEcMFXE468pl+nmN4v+o+ywOXIZ/sy5sZqftG9Tbsnx9Cl/vEcWZq4+an3EuUg4b14u0NmVN+ih
cCYNz0sHeTWTgA8cA7VLEdGphxTxIpMbQaOShEjjoy6ooURLP6ZYOG8otNQC2dWGh929ew+2lHVu
opTmVnuxrbU+N4puA/i7/2lehYQRgte1a2pnFM77RSXtRHCM9CZ3gYCjiB812jq1KfchdLbJB23t
ReE7/nJDPzXluamb8BfcoVo4lZM9kmXvWT5khDCv6n2Cm2/WhYS5/kVo4ekKnLcEDfXDKpXuJqPJ
xTLE0ARMXebwNVNxQ4RtzJL9EZoStQKuoGZpydQ2uWzxxGB/cIgvb8Z/KMVe+a0w7J6G9T2PtGaI
1gGsLIzAZBXEXXAsXPMZY79iLTeqf8av880hqXZ8OqyM//m7VVl4JGxlY0Y0d1F5bbh/AKRt9eaL
3uqAYFEumwYGIkNuPjlou0NdLU8JAiRR1zSDiD4VNlqYitygYmqtkmlGRfWEU8NA7bQr3z1ysARb
1Zu8VzGo19KCl10D9oYWZfXXuNpcXytaX6al4TdPM8JO7nPZiBdzazCZMFpkIBhef986Voap3uqR
i21/QqtwMSAffJDmlm6l85IbeYWoq7JUKIVicqpb+SL3lR7iRgukxN9icieMNelhFNBoEngKqoY6
QsA0PPlfe3j5hDy78vPomgKsTKVYGaw2jYgf/WCEpuNWnklUS/T8rJ+HtkoJoS/30fF3Jos8nAxH
v2N3LWzMW2LPpLTxXRW0d2vxz35YXyATVcMiW21VggI9Y13UVAVicC7it/+bhZAKG+QUybgUJcek
s6mEQvVGAJigKf+HgwwDebu/zaqcq4NMi9g4nt4sNr2sDjrwU7dUu6O8WnlX8SzOTOLwDM1fTcFC
FAG4PCy/btLJOL+xmT7J9887zKMvusjGvqmpoV1wv/jU9iLZa1w0n5trD2H6PJLQJQWtHQThWMZc
T1c15gnnootD2ElEveqioKpo1RnNV39G6e2Rgzpg40zTyGEVnNj1PmsfXi/0TeraMgYH7vJSUUif
NGNiLXt+GQsD6qoxBO+ZykR3klUAlu/dAGlXkvEwosl60sI5LAcI6FU+0t4gzvVBpeMos8lgO2B9
AadM3/uWehUfrw8AtgF7LPPJbGqjyJPQ7SjaVsfAbLdkXdUW/DoxA34pzBd8lUXA3kxq13ItneBA
Axwvhyul3kPccgCAYG8YKr0vdVYICt2LakRKSrN4DTdeBSrBEefqhmXF5mV1nVMHyThvzn8xZjJi
ouA3SL49qjfmNJcx6xYXonq55szAAbrGqLuLqinkzVUz8MM3u9BnekDL0T+f8EUQBZYCR1YvpPfZ
5rC/urktosGtoV6w95XwLIhVZySjbeYQyzpjgAp4ux60FnOJNdZ7wyvbiRthVSIeaxyqExF7Av2N
1vbD7lQCuho8rEdUQGF+CSlNAFe35Jnjq5PzSRvASewjdavVUv8vjSgkihtAGza/fE8nZrdN421E
XwryWsapkkiTp7U+lg1Zx3ouHV5XoRQ1zIeocQ1UXIGDo4P7EseIgmeZCy8JbXG5taB6mohuYJiH
WeiE7+z78nNe1jpD+UXFyTB5R9qd/q0+3bgpsAqmAZEIOII7fHKvnqInr68rmdtZtWnFEfusoi2j
vXk6+eqc4Y2zBUicTJzX3dEPCi7mVM3TMY0e51nWIEhG51Rr7UL350Co5qE0hs+VeymCneHYVfDI
LkDph6yvi87U8thIeSeH8g+ATvVGqCtk0mDpOxm99wSVpldKpBMFPj6/FurnQcq40HBtOkV+CM9O
TlJs70/5zcM0J523Hj3+sXf7ETpdvcI+hFcFmc29x0LSchOWSbfa6kZ/SW5FZwq3xh0/+dA9loU1
qBblzGDcHq6jctJm4b/CR2xU8g9joyYwvG/se6M3CN0bjY81z1Z2azCR1wy0AkswJPP4tYHaJK7d
OU0seVn09X02rouJOnrTVXP8cUBXQOkO9Fx4KNGyl7HJYq4yGyGCEap+8/PWQQFxPjmilfJEiVfX
Jnru2ajH31S9UxoGZ2V3XHeYy4mHIhZQMWVuVj+SaS3Vovkc+ZmRiGnHanGuDdVzXgGb1Ymm2ki+
jwAKxbdvlLsAxBwZuHGS5GyiDAdZCTXtLdw9DiIMvQsdo5S9cKVTul8+1Mo81KjtrOFH/TdFIz+D
e1EP5mf/jgR8A/VV+RflCX9Z2uE821rGym1RPuuu3IzQjQlvEmYzkeA1ngX08yf0PGRLpxPODXHk
Lp2LTpM0VIJihS9RQ1iUmtqoxdsLc8xviyMUqnw58zmmSHpEddl9N3mQhRk8yaGNAJvrbGA1K0RN
+Gg+pNFYszveBaKPs1j0xWTeKgT1oyyGATG2WsxKsRyrokdwtLOVbYLPZzYhMEkhcZIF3uYa35tY
Dx76WmcB+s77NnkFuIVEqUiHwOGKhWoljNBZB3sQ6uq+IksrDFF2MSjpEHiAJdgp1fQvo98RXNGX
SW92caPBya8zFGjpfmg+WXw2wQeVV3JAUXL37kjFDIqBpbkz7lwtTyDuAhpk32XY3AklJNqnXVcO
tGhilRu1PmdCj7AkqRgJe/F9EX1UblgaDCfa6XtjwjPB47zb5+cmwTbDBnt/YhAUHCOpWOc14liR
44hsRA6gNnk0EfbJfvjOi62EhSi8j8RLLI8+28S2X1RUocbYba/E+k6XCR0syqsBnq2vjMi9e4A8
cz5kOfXBcNIkotDqi0eoiUHJp+qkCcFCq7h0oHqIpJCok09dWAcg1ijzer0O8Nqgo8CRtHfbFAAU
HwjyZyjnBKK6pfKSdlhzICw54VVev7WR62Hc4QoaWa9HNvGlexkLs/7uwi0OoBnBaN62ALybfgcs
cDGjwHXZnb+AS8C17GrwXWoi79Qv1+uWKi01kbGhWQ8bRAuDY1DdxU7JF6pdj3kuFeT2xwEcJoVR
8VTPZ6Z5vJHGUMeYIDOKIrz5MyMnAOcqIwfsuM/6hEou8eHmrQv0muovR80T1KOQx65ej5rYGQ83
J+28IUok96ruBxjo+HbrEWrhHAZp1ldc84xbq9In9iT6wtfBIEwJDZSYsoLIdi9xgk6x2kdD99Gt
10KPFEU+gbGpiOBpH24nrvEJGAyhiZ64FNoCNbIQNbvDDRf4JCNCUe6VFNmoSyzVGjOcCbKjFt+0
GJIWRTNRHuaPj8ZOIWy6iAez46pRs+jSWUBtn8VJKD+K+ITn3VrBqIsTKefG/MsGL1lixQYjUShS
0IeR29205XvFPQQmYQi/Xd+11eMnfBXq/CbCKlinE3cocw7/LjDJ8wn3CMX8rS5lPtz4mDDXpACo
rJSuVshCBcDn4taYNHINNzo4Bh8WX41ObnL6aQuHyEElusiqrWooUaMpn5hio/f5j/zWE8ojQ52E
M7FPNwnkSbL9is1XKGDZdYQfNmJ6TmYjMbgNvnb857voe2qoS8rxsIbyFdq5vNPMfP4boljTiXbY
BmwMKphTOlgO1sLMREs6EUls2xW/PcefJ0VUN43n41l46y93KPn8qoGab6Cu/vNcCTFIRObTjS4r
Oh9NMVbHrsjNqRTuzLYdLbhwWbbbFapftM/kZZ6uOGJt/EQTqi9ys5zyaWiYCmmfH7CHtwwPMPD6
L71YBFln1yhVJcUZdBhv6ssr4CR5ALWTjtYepQZ2aoUqnXt7kr2WTTk0gwccNEoot2vAKZ1vWy1W
VgQd/4VeHPXZV6lVC4K2NIb7NKZmhawB7Esx3ELrgFNmF/om/FVGWPoQDs555SvBX28Hx0MFjQSq
licx2IdHevYKZvJXI0gl5eyb9d8Ce4UY4fPrDW7sivt6T8psuGft/qBUuUHajIwweCg6O/Mpxmkm
cZKiJ6bVUqKl2i2nv6TQoxbS/eapU1OLUxZyXLpTAOLz0TzGqUZreG9sdaao9+h+OBwgciM9lw0t
ZTwJR+i6fL7bYf7MsJ7ZFUGDFkgyx5PJtyuaM0N8ExBK2Mz13TVT5LcK96gy1/BoIzLWnsLqhREs
h8/NVzB+bYXWs9ZmKJbJWsg3TAzo624SC/68HRQkOANc4Za5VUFurWAU1dIOx4VGZv+GLseeDHym
sYYLkjiqcOONoZEUb8i2J84ChnaJcFb5KkI76eSItWA7XA2bZAKp72kmaHHgnH7FPCR5hx3+tF4z
sQBNz7oT91siZnAM0lykfAQZ9VRatNWcIBDW99kFpW1NydE90uK1UUve2q3PooY10tmoyxqWTBTD
QBJOASCwzpwdQzxCzs+AYSBqnKpYscb17hD5FaVw2uRvZEug2HoDgst2Dtop7CTppoWQy0RGduPX
8u8xUR0oTEH331j0nmdogTdAdGSW7fSiD8HT08Hao7edaMD+s/pniyM+UM4eyhpeLu6BIhkgsWus
G4t8dN0zv/AT7HdkGAZZmIulZwjfv82zvEX0BNCeDkRjwMleLOcfr18nUx8KwvcGa3Z77BqnmtuI
sM7eEux5Mxu710WsWwBQ8VElCbTZSdkJOCaG58lAhK/zaimDXUcSsPdgRvuymb/PPtZQcIfMNf0l
2xLai07U9His6dZAQJ0kJWJfhHtOH17+Ur47JkvqRBbf5a/0knjKCbUWYyk6IEIjHZXuqtSpl4Sq
B9QYDyaRg/lJM4iI/inIIRnoPyaCnkczPGk9OokispxvZIZv16riO+4DE3XQ5mUleLYztUvt/25d
FWoZgo/Au/cDax81TKuXmZcswp8+abQxEWBYkWsRIyXIJlDtV+Z239K3G6TuaB879E379yJU6g13
X3zbdx16uz0JdDU/tXKwDeMQV+dQHez2JqzrQz43epAU3koMOLlwdfzCc1Sa9PzdMscttvCxc0Id
QOywNEX342so1YE9CCXbBvi1VngNag+hL2yN90Uyw0YXcRFf1nnAzCoC4pE/TLsfXlr4pK6JWWC2
g4l0kOvJw4MSTFYsgUF5ufD3dcy7t8VFWLveJwi5qCvsObtlr8CggdDIrPIJU4m7sTqGoguKUpNk
ysm3L5GdDtwg8+H4z0jcnzWAMhfji7Hu+thKn0omLfmCAsowBWTiRXQxJFoQIiBfhYpQiLmFp0iM
42BSZe0gDBKp1vfD3ru442ilMpFji0kXS3snAPoIb84p/LZVSKqdHScqHQV+HmbtJuyO82eWQ0eN
ExcPUfVRvjDEchTsVm7PrWd/LGyddQ1AJzkEEzq8CmI/FnTFkuih3OqsuFe+/K9FOPlkqDjj6ibn
ZGyfYJscgWBWjPHHojJgp8B4ppP+eanFHo4Nd4NAcuHuFPv7wOPgdPxO0nKlMUz50mIUpxUvz3zq
kDHSamrdf7Mc5QHz8alm7f+cWke4PPnEgRbYCirnWguaAdltu/FdfBzuf5DF5MXK24c/nQ1XLVIN
YJz5ZWlOiiI6qVLKJuC6Y/7HkbacvPoukVKHoUQ13a1NavpZWgD9oRDDfhM9vvazkMQeR2SNorJa
sBmae7Ot+Muvfk9nV7uuObnmrTklK378qdfwolf/KBHWFNRiXkhtGA3ilbt5uTyMNZ+JrxCHfA1z
HSSQM74Enc3ew2R8sNxyg1VN82DNfS+eMQ7qFZSxw/EC83vejj55yUf5OwhcJg68lokPBgMbo5Jh
vux1j9+zxmqHftn1WtvwOVz2x7dfX/GoLhtPrD4I4jLasjIfXI5YfDuQmjv7LRPTL5zUOKKjEMVS
MngrawumYmqc/1xIjhlq+YK61FrQ4zXxWllhti74JfPZJqQ0Cc7WtJ5BIwdhKb9s3zCB6W3A4DCy
no1xxjFekOpcW/4Z+6ZiNRoUL5rhIWODAm8A7HQBXdRC0E3D5QFmfBcixjS/aAjK0nTYRqTM/hgT
I8DjteMFadVXttJUfGQq3YnqV7w3dsFatZwDSZqBsd6XVerCzy2oCX6rfU+7Jf7qZGXMSVnVWrtS
8nQoPfuJlCEeZuAhmtrKMT/DUViETctm1rw8a6bROWIoMMyr1aIraTdp7hTqXB6VI2p9iyFyATSp
T7pLUm22kgsAcqqgpo1jryQlHes6CFOLLOLF0J7hzkExCIIv5Tc81nCmc3ZtDiKoAXxZA0fcUtdO
yx1L+NMajq+TjCQ41FokusVltPmbpezVC+x6GcpW0yoPuu+8WckXPS13QRDPgSiiTGJ21vQuA5HB
DcNn2DAWybBsyCrahKjs7S7bPHP3nYwbxoLPtygBBZA6j8dkmb7/KI+orMXoALLyb2Hy0TQzaWKQ
OkE7lk5iSJ+wDtwZ3WXGFSMqmWrJ9zTcEtNtP61zv1xvdNvXQSPbDBBU2Th9cWkFTaEu6XArfZny
bMWzzL8ISN2hmu2cjeZHXdWP3hnHGIjrezPaXK77AoZmPGSMPMd83ApHshsifXYNylQ/uofDM7YP
yH0NRFKPY1FFCiKXxw9XHEiagknYhj19nuIrVVjsfWqYwhxUirsMYgCv4RfPCCSb9xalRqjGIQ/l
WQvivKu6/rj25sfObQxL7CfMaiD5JqocuJG679swJjPezi4iTaQjMf1AlTukOxamqD8mjp+q6nMg
oY4/c3IYyVJLpMMmsS2dYmRtPMb+dRg/SoCBtZMXNw3n4AssqMEUTWnaiVxNGwoFTKbeQNZYxGkk
rl37w0rLsbnS+i3idNknW4n2hvTnp48Esv0fAIsd4Tv8tkonJk3iIIlC/Q7+R1E0aFl6qWVkxakK
aEC3MmgPm+Ljh3eNIpogFVFQmOgvtwxWWCFkd2bwwz7tdusWB7MQzRADK8s9VxGoU6wEaZsE85qd
jQAzTMzWwqeNWRaL2m/yKW0rfBVkzz6TjgJYvj/5fJLv0eoCyhuOgOXNlX1zwiqfAPmkbXzpRWZW
HC5XszAtZHmekSDwQJEfh0CYHgMaJJAH0wqY/0F38NMgJbpJJ63uv4UcGE+JAx7s0POg2p1saQUe
iGUiquscx40bGf8DXq2TsDcTwymoK5cpEUJ55WvXEj+yBh7mMwtdJDboLH1KERdp0xksgKMt+pO8
VoSXF81U51zM/D7f49aHk/7R3kpj0/IIdCQ71cOjiQn9BscnNgTUiYSWayVJ3MQPpUPvB/ar3M8K
6fb+MoUseFMGmmXH0x9asXA4CaB7qk8Ln55U6fm3+EtZ7XCrZahBerUla92P6s/hgzDpeH6PxVp9
dUKv8U4ZFvneeP8AC9BTfGiJvot5WRRAv+xPdRWY/ULZv1lnBCSRQTTOvjcSua9GSGAVOPCBpHtc
CV4g3ofgb9krHnTmCbAhVl23+sQHfX3BTA1YsWthp4xb6BzBk/ObE4k69QLXJJlfmJCBgtRNDGSL
ScqQz1rOmePbGsKUyZzjH5pXrkCLW635qIPNhD+cui1Hiug08D2KMVCZ2GcLMYNyFWuf1QCnejSx
9iCWpWHdPB9pUynFkS6sdjrj0jWrVl0O8S0Uk1G2G/H02MH85C7d5bRsoaI/mH3SG7AN10qvsd1u
JjyyvllD1qWegs2xYhoKXBqOUETr1RIDTJXYOfdxf55/kJta1DdfJtKGlJwNjUMcv3L515+AmXbx
+X6OQjHfO1JFVePr36FuSFvHI4zQ5MfLAWdC6Dgleed1YEy5Zc6Z0p3UxTV/IUh/VeBZ0rb2XFbS
chDPLwwM7KS0FSlOG9WBRupnI4LjNYpztMh0/TqJwDvVdV6scYuevdOfNUuPF7UCDiRdkNHlb7Yr
66AAPNQiyKaWk3bhWOSGvMLMY2b2rKswd0PCDNKbJGE5v/OokIO5vREhjVb+/o9gFE8IN82gjhG2
7ffI4ZrVik2CmO6vq4Ml0bHlY7BM/JMej4QqrLqRKMnmqbBSgbHgw4BaAPTWuWsZPyo49u0FFAHy
o+uVKEwRe4jtfV0qWhdNPpW7+dUfcdts6BTwPRmHD89VqRO64LN745Y3X2tonngy5txJELBlH1Rd
wrrZJdqbOc3zgXXY+ERMYj+1pNsnxmPUriyx4b2caVtublkz/f1NYaebEZK3jJBuWC6bjP/pEVDL
t8F0ggRpsBZBldmEFKkpOMlSm+ZSJYLM/tFxlq0sRCL5kP2vCtTgLIpyWrHuLoOZua29kOf9DCti
8wS+/8Cy27lWbWAgeDuGb8L/Ed6uplR9qWToNJxa0yY+wF0DKcyJQqKGTbnKbbkzoVaud6Gb89cw
EntCn0vAJ76yLhXQr/i8k+TC8zbrjElEySKXmYLmEet5SgWZjaUmC0l1hcFCIWKMxqogCilZoHVp
LDjAKuZucq3AaX/eund9MZQGaXbLbczNbg6HQvoNulJn3elbsmeKFTS8TAoJWaPHbExzQFPt3mDx
WirOrIiFMPPQJSmwsiWbZuELgYUEe1Bwce6jxYuSTKpb+VhMNWWTROTTKnXmOmICekQPGpkN86U8
uvMxxZNjxIIJsb+Xafk9oH512SudD98u3WMvCHS2C8fac1woPABs82awEDrS8V9rljnnKAzaCxFt
VYJsz/muTCmmYNqivdI8h4PhvdxcmvQYKaEREYx9iG8zx4TNZ2+MSArBLH3HX0L90J5n3BB++W5J
vatosXVgMY7lW59KnIdszgwF0RrpCYXYqyUaRyA6yCCBPI5BuCkpQvTvl44U9diQ14X1lFRtRFhE
+1RF6GTwnp7h0hR5FHOB+PB1guT+NB7XwhV/kcjubqwKmxlHIoQBuhVwVxiKX/lSNRBHCKj6NipD
pYM7TMtwDJqu8n7NLwJRQcka5XIP3dj8yl1F+sB9pC+0RNPmzbEv5j0xmSfBL0yjrknkzMcXQeUV
1S6WBjYYivyNL6Nal2ssrkLSPK0t3+VacQOY7rlmUTqiLiwbxG9im6RbJvTBLoPLZi2icbXY/4sh
U47hrS4bchmmpwEBYrAztqAZWDyVSuUl+L0BUpGfR9LJxC1442FDnY6wKyHXvz3qoDABkLZslz3T
kw74YlCw0QRcVuyCphMuwCgRkQuj1AhAj4rj+dpwLFSkz2yrDQzR0gejgcLdgtzrY1YTtxgmdE4K
9icjXfUnePaOQ5JCVJ0ZnzFbKyxh61lr5qmVKX2fYMrsaOWxzu7Vr4rEzzX8x2y+o0EnSdv4eSgQ
OxNS6/rpXS/02XdGYBWgqio1VE6lzOS99QlGsyKpVVFbp7YrXA0MfQtOn5dCh7ii0Aqh/mXJbXJd
1OzNcbt6kBHUrBHmLWC1omnd2PctTfOePm+w0/hbZPcKKREJOKJzYCrSRbZz8lIcWQkd23pGXKrH
BhJ4gAoAGO8GzpeX0It0XQ/bi5GA5NwaGnIe/NaU8+aNrrvRUXkTjExTAwqLkcZE/9fQqINg/r0a
C2R86FB6MmDun7KL7M3YZ+ynInvGuRPfH925PsoNs63llhKwtLCIRKtcBPevHtoudDPyjpYwfSuq
QMng3lWSPDEYVa0GGQN8L9x0Q4peBxJdnLckwTqRR2G/W8V/OjMs5GbQW+jQWLWmn91JOkigXIUF
6pGrxJfVJlqG6JM0rtgPxA6Qf9K+Q13CELAWPtZ8LLq+uoZSUrAezIIzaAoNmm2vRC4mbMz9fheF
zH9iaTLkeaJm2SYGTZnLkL0SwATn7NPN4F8yEOLqUYynfNcMPCbrqxxcBkm3+y5Vd/irK5WAOwB6
N6EnsbhO0SALQz1uF/f00v+TLy6BXUr8oP+A3C0L6igVc+j3nfGKHC2zSGOkSS+KuL9JfrLW8OvV
U4xCBAj6/4MS6XYWj8aP6X1LO7YTnAcQUp68t6ohskCIb9eX3wk3gMF01gtUfPMtl7XxggYiH1yT
GDesTxtFF4xPpi/wG5YYY0p5FKccTlSTohq1yrYkbM3e5fo0NoLs28bKAn9lylCS2DidwvI6Ss3s
jdeAbfc4ff0/b6qoiL07KuSjuOy61IFWaBQRzlkphJMpnBT9rLHVa18A7hMxGCmo8WEzCH9TbQDW
4o3QqJxzA2hEfTKRhwH6DqW0pic7T70QlKVYy9AwEhemqqrtrPEvNKSU4Rj1lQS4pzFC4wgpvWwc
0pl9lbgRE3ARTkOp1YVYTfd1Ex13ODdckqxstdscd5WPJIG96Jwo+LjzncDWwYNReDUQzXwOjkxw
ySdQ7eAPYMsQgay6AeqZ7oz1s9ncI6oN+jFOY4plyabgq8YCd1nTC9fQ83wPhDMw9lB2SVy/Q+a6
dnNfuIiP78Ceeps3qMguMrq+otAJ2fs8NzTpkL5cuC4Jer6PEgCYyDFyKiQuDJaYXCgwubvscVqB
1av+nPdRiVXszZJOaVTnGLkzXLOBYMIdHkReNRZ/WoA20G3r6SZ5+oXzcQCwZ2I1bfMRWtXEAAxM
hLbFSKtRkjYaX1O1Qp0P6BpNX/1vhceLXwlPJxxgsETg0vd3+SoKtQmYh5mLPAjcBN/tbFyeDZxQ
HuPbXKX2yMBep4/MU0hCnH8ydR2qPxprhe9afy5zfHXLuh2DiI4RLxNMlEp9lqb6TX9BYrXSB9aI
j7E/dpdVDmvN5pqYOU3UGysmfZ34O585iurVA/ukzlM92UBtZS7Qgmz+NzgHOji1YbZm5I3eVubx
Rww6qvaCsNi4EQPf4emYHllF+5OGYJzPEAZmQmTrJ0Cm4C6BcL+lRLFtevWgdQXhu+RKhKbkGGxQ
DOnjX/ruRArnRLyma+63b4kz6+EzfuiuRdDB4Ggvm4zP10XK+x5q7R8rKlFzni8HbyvHldIbVlUR
gHDEbbxZCREOgyMsnHBHHeQgDaNu6sdkegpPAQHNEReGvXD8OqWOuswCui0aCyKglyuoXWI8NWYa
MddtAvifOnJNtakRD3oS6qVghD/YVW9ajFJdUqa3cM8fbPZSfxfogSsOJTX+csowJTFwxWY/huPf
y2NJVLHcssVIWzqt8zR3SkYc2SOor8HegcLCSaN4cetDyAQ+O0hJqsMA8umDw5mfz4xy2taqFKFk
r3YhovlmMMIt61SPDM19S1yFcMVfUg0vpmb8LLNoq0Qu64sD46p/kRi2XYiqENrYMD9wWz/6d910
46vIixgfkkPqQlyy4TUNpThSA2SkAWN8iaGbA0usEKUP2Vln6N6duAeguS3SfPsLLEIkQV8VXFcr
Ex1nH3etxThYCzEVeZzEvOy5M/5Q+IYLEZo+QJxDNDCIs3pT/ihS9Q8OTZ3rF11CrmK5dY2kuEqV
lZc7IZPbiGX2BT1wSsxaREHhQxGJG1D05/lcnKp50lcV+u8xJumV+hJ+GG3iz5m+EeRr6a8XQ5PH
cAUQGnwLGpZhXF5pexZZeOK2UFcyXwEPI0vmrXXX3ch3uGIqUshm4dVDyKq6Si/8WFUsiV4i7R2M
HzV3tli+5UeWRErB014/3uxuuM85kxbuzpm/WWNDq9gsgVRHqjYG//I0tZvCLVlkpupKj5En7eH+
tz23KCnTRxZsIqxRb9oEvVcbXxupDMkFaWCGoUIoKd+VR+N1qZCdnzXhsPSldpmSsrXM51kT1ICW
AxBoaJ0OGcviP0SBOaYx7OguGiayeQoz3AhJGHxjBDL1nx5Wwkwl6FwFasvr3CwRRTAecCS7J6Zx
k/df3CLG1mCy3eQBXNSAFhVrXnJIgMv4AXpSDT9ZFZkkXwbqO61eUA8FAbeAbdLEe95CbXR293/K
dbPwxNFtFpArelk+/JyZlBPuaquH3kJrjCND6FgIeQODYePtoCxX3IHbbYCPmVSGqSFoq9R5xCD9
NS5aupygaSbNeRn0Cj7aTizkiehZzHnFBaHyOI5p9cv/yDX8fY0xiQ28euoM3GRI56GaNb6K3uFT
KD8lwgT3hyt4vn+NiNmdQvtq3WqrzFRnfX8rfT72HIPyUGpJ19X9/h/TEK+zybRx4Jjv1DnRECtc
SRXYLtr3ZMIFGCQA/RyXTKa9do1Ga8yM4sU7DZA90poZgW9qKdvbpbFxSSfMBcJX+HlK2OWpQTyZ
eYPsQKIGvSO0s/MRMBnyr4EzbC0T4Jt1juFPhrAsMucxjiz/GvvT0ntl9Og0dWBLu0gh1B88aKzS
1yCEM147nalBgSs18rOVMdaVmeGSGglIFrKJUSpCkvB9/P2Ee6nzD8nc/R3B14GDLzQDwJV399tn
2MOzyyXNTshT+s+mm6z1sM3HiXRR0ErzUDPP++4OFzxG1NojTY5ktNX8cM59H4AwalbcnPqEArTZ
T8+/wxfm47G7WOp8plNlRe+GEgVd6ciGEtlZliKP2VnjkcMmdw6k3DC8jxSLY/6GDkxYWayC9tgu
7neny9AhqpcfYGcPv5/sx+8PSqG1vr3ncOsdPV1Mgt/8TmNqFLEK4rxmCSNycEdv4LEF5FJy2GBD
eaWvtbBbmaDMbBgP01hyuqwrlPQO7xVb7DEbEy+PO+ZXI+6hHl15IBKv+aQ04gzZo1hf/U2A/9o/
gxxfBIZkKU73aFg7Wsa8cVlzVyaDOlp9LGlk+UqPqx7YJ/2LEngeMc4/9aOaywincgbFiENuY3V/
Xeq8fQI+BtEtcx7jRso4k4x/K/ztrbtCkC08HM1srd0WjS9B0ApsQXHbbIxS/mTHnU/fJepgniO8
q6oIvg0zlmNIIDX1hMMuN4/l+52K1uSAnb82St8KS6Sys2dy6ofgVKAS9UX0jP+SZMvQsxvi1XJ8
4jJzC+3nkzHFDvHScYCjrqjueAExoLjchwLCs0goLXK8efcRhJoitW7lHZOxx3ywWgioisuocwHs
SaSNGKXzfiuWzzNfx6qgFmmozDzDTE2z/8frW5pX+Ptx+wnfDBxXTT3KIVkfBdt4kTPWaiNWfsa0
Xr4TXQwNsrMtQDqFd3qjwmxqW+lCeErqJ9TZlBhyCF+I87YiZUFg/bWKgtXBgdkw0afaJtHHlWuQ
YcnMSZJCNfWb/+NR3MZshiHODsOVdPzQJ2AKJILuB6X/fUBZH8iN8h+omd4s39H/M2Aio2KUcIc7
Tg2isbwHBA2RqdXi2K6GrHNkSnG/TDKJCBH3N+u0EFcDTyRc7Q1DPIDdqZ/qX3yrHyXFMitEZ+//
KwH0zkCJvxPP3By+E5PGY7W2KPmgnxAR6VQDAAOOnxOkfH1CFnlwq9Xflq0zpJQlmn+9IJeBqxeU
1MI3H9Xz8YIhOAhaQkBRibwFYYcY+YFz9fzUdCuyM6fi/4lP33rZ/zyeZT2L5uKvMH7CgeY6zedc
5/nfygIKFS9u6nx1XYF6KUGGWNL3tGpB+UqpWrqCZaZaDv4pDMmlBixkq269SPIAHCI0TWvEBFh0
2+UyvOHu55ifqMpS/wfqEhiwfzcsuzaL9b98UPWSjV04gK5VXZAIATYst1U2BrFn8xwZP8c0pijW
jz1jO/B0wn0r6GQDUJ13c1v8gl9UIUxTsyHwcFpnliFi4YobmUKjf0FWst10UEGEvPSVheq3qRdE
pZAsGBgLkt+xg6BT6+W29lj8p4GHXeNWVYQghl3d+OW+YHRifwUPRL4dQXZHiMGF+gX9rvHb/Stp
jmnTcDgdWPC7JFv0ss+HD5v+z4kK35ZDfR96SLtDE8tZPgDu02X5OwNkBrL3XhVy1RGIZWyN4L7b
CkKjxrZSJJdUtHw3v1eeNSgIoxj0K6o8bEs2jaGqXbqrwaSdBFG59NRYV6uWdWDDFZo5R+D+E64M
jJTH5AOmKiFUMpN/XzmDUig+f5whWhMjMUJAhp9QyBR9Lnz/FW9ANtKjctCOEAS2efUqRnp/xlPG
gW8sCvEU6U9pfHRlO77BkRN8K5kiT7SJW7aMqUjQazLdCFQBsCcrrxc5/90XAkiDorbUROcquRoI
3CKjQu/Mk1tbozYFGGqQk4UHwKC2VvmNO625pNOSqbhpvibby7ZP+Wv26TGdVcrcOzdy/2GBFns0
DzOzHF7QZQKyp6akspf4dCD4I0872pie28wCaCSAP9H1uVSl3l0c4bhT4BVbDiYcqmNkq6EPFBCq
h3J35zmv+00u6GlRdcWRyjJsbOnHf4Hq8Mz+liICKLSCtuh4KSxPZlSz89/1jniLHyHuRusR7ee9
7suZ/3QsOBcaZvAx5Qw+OiQbw8WkhEoSUGW6Q5ua7VvS2Qd4Hh7L6y5yknu6RyuBh3EMTq2i8nxL
zb1IsaQr2a6fq7tbwGBwZ5ZmOxx3jyL4azcCUOTpVzw4+8hfs4b/+yitp7LZk0Am2wHon7CJPuL+
4LFUU0QuIn35fVIP7hD8x4FVQ0bYLiUOaivJmhFmQ1roQgdjgCYlMLpN40O9YmlrpJfRvGL5wRYx
9SHz6lpxeGOI9cRSEtBcLbO5Z9u8vJz4FHfymUrMSMWqaGEI5Ybh5qNWpBwBTve4ZA7GAK7RNuQQ
9j3MqKS6NohnRKFHRi4R6AFlUzEVjgNvzjQUxMf3o661QXYqGjjUtnhhHVu9+0HN/hv2aXbrXvKc
0uvdvLiSkWHlhvD5UsDjoJhVJ/FrlhVtG+zL+dJy46Oh4KcRcj/zFp1+QLhdrx5NAXixFvi2r06J
RnMX1xmSOi/avo7iDVOXJ/t/Y0mPYoHk71S4JgH8rb0hdi7v9jdgGHydrzDTMozKUEETJppB58Uo
0aZgf44eS56+x5UhJhlrmC37cnVg052WVaNvtS8ZBw1jdXELecogIbWbwQnYpiXr+UGeDqF9j+9n
9Hks0cFJhbRHNh5IwSjTH9udfPrYCIqYMEagJHUdmlusZP3GGmkgTx4HSXwsqaNub4Iy7y3XH1i9
GL2EKf9pe44MHKaYM+g6B34F+0/3HdpGF2ExtlXy26ul6DeD+p8E3v4I9lOvr6ejjAgiYOPyhuc5
lmivjRcPgCJU6TUw4m8TDImihbUQULBpXLWCgc7qCy3PSrDOqFeO13wr9KLO3yqkunN009BwJEhL
6pbFYu2+Vf73jCNRJHVZMamQcPAfHQej2CfyC5cD9w45ZNGj06UZ3zVWarCeazHlhuGFCDE9WCSU
fLYn/8FZVBMNEX4U22G9J5OAPWiax5iCk7+Nm+55FRrX6iMQwWhAqsgY4Bz6g3nqX3SqTBYZ2C/w
o+XRhA5HV5SrKIQRLyefH1SUNnqnKFM8uyRoz/FoP560mnbKr1JpMIerR0j12NgRa8J8t2EhjWaN
x/noVX8XcUTHr9to4SxYPAZYWZewHMn5Jpf3r3SiifGcTEpVMwpjpPk1S/D1+aomeHdRycHNAQAe
DoMXrepOT0BWUl0tOCrnoQ0Ox4UTaisvc/EqyKisE1OtZUhPKUpntdPHJ8VyfgL2axaEphgw1Fof
sQC3DGb6sPaDWDXZyuCXFYldCBCihiTh8go23/tCtQQOUGmyfn6C/nKeIPFAvrOi/bCP630zpGTh
M6QCNens1XP0SKhsGRniKQoSWhPIV/2DwpZKYG5WDFYpD4LNcWZUHLOfTDJDz58LRMM1w0ZLVt3Q
IpJ6SrRvempqJTmU0jY/38FKIw1rOsHQtGJ7gFGE8GNJaxjn9ITZ4WiHSKIXXqWpt7dtoUi39EAl
c4qWTgk7tcjmiN522OdEFx+AO6Y+IJFCiEy51vFVbY8bnKn1n5Tb4eF6RvLlr9M52U9DDWI/SuCm
HnZdJB/fOiaU+7e35Y8H7AEsd7KfclLAOm1lfbPVYJU0hUIELoNdiUGfH/L7YzkjtcKojI4t6/XO
gfcim/DbYx+dAa+LxJh/9zAdMhdJ0p5sSdBlOzwucbwxZDxvl2HfsOQbZP6s13m6fhNWG1L2qTMc
cmh870y6bNctcfQHuP90bGgyTr3nushkNKCFtgGEw9DhbiBBtNFnHWd/hOARsyIHEPlhtu56CBOv
Wda/+aoRrXnjOaHji1HtY/sKrOE56E/C+/4E2r03vnpRFKSHUAnW/AjqumrurXBluxuXUz6XSCfP
f0WZYHfpE8DAMs7Qq9RUZSZtGuRZ4amsH5uiVmwzl2DjnokYf1kTEYsJByoHwNPzvkLNP4mBJsvW
LnmLDRmTTSHBSqjrCO+IxGd9LGZebheBIFr5hEsgReA7bERfEhILeBNGtvhjJv4sFJIZbtU7QafR
WRsrP1q+nMzt/9oPDP0uDGJ+ciQB5ia8LT7TSRDDekqXYmiEpzYAeQPKt8fjbXb9n74u02WaWdRq
qTC6I92iBM8z2cW2zvny2oBCyRr5tEocgqCkag1AYymcnGeDJckwjCwASQCPzTWrWUtq8WhMXV/p
eSwEi6//2nTqmP3zC3BUEVx+XrgXT//MBH0WQBPOmORAuK0gyPxj82eQ9XvOG2qL/ubC1N4+UvTD
z1ppl9PDssoeXqF5ETZA0JQVsn72ujxoXR7nmHSD1VWQq93vx7iLymnmBQ2x0NdrKxr91YuWH4AQ
+e4fVfw4gCdH73cbtG1O4Zg4OhAiAhr7p7wJtKsS43VkUBkHxpg/dYPeG33aU28rhf0P8w3CLVJd
8V1Rn0VkstLm+ZH+tWssKJK2KDLfrke/rvl7izNHgYu10rAY88vY5kXUYSzNM7noGCezzYjsDmlf
24BMQEpJsEwjDRW2m0VjcPm8c6THt5q2cMtGKJQvvopeyOeRu56vldcjevowTbYshe17MBKEslEh
iCjUDn/ZpH7vDb7JV/AB9ITyAhdWIq5Ap8DaCspm1Peu5OgFkmEGrUbmZxMk/GyKjN6b0aLY9dsS
jMEUqTB+VG3IFfKFRQYmZn5xz7XqdRMrp0v7nBIgHmgDZWFPbINbJ8yJbJp+qR0EBrbBWgk7ggNH
PAGhQTDY2VH2FIok0o1/nGdnvfZJw85WArDDlujT77jENf0Udv01aWtcvSPAnO42dffZiL/VSpuR
jTmFQVL26kKB4VqDabNVop2+3xx9u+HRT0M8rWe/2i6lVdlVG42XFOHqRH3uKCNk3miflk0MfjTe
4p1FZ+3ZDielBuEmrsnK5ewAMXh4GtaY6u1VN3Wz7kbVb9mIIoODEvXLQMiTZDAyhxLYJLcZjnMi
sPe7RufmsYhjB8qAYkxy/XfXf9gl2ZJbBhrOZEtSP3vcmKJB5QNJyeMYjTpEkCRWa63JJJDKS9tZ
QJ1p7a4mfijA7z/4G9S8187oVq9JqdFO9SOH92M1TZYrYxkcDx1MU3/CZoxJVMJlRotEb4tqELtF
4wr+Bcc2lqROBVjP9BF9/ZQKlY+7yMxU7Z3WGPY3naJOPt/XdvEawetWLzr/0wzxWNaRAlpIKBKA
wg7hElQ2j1jWVrUi9aWFPBEkNvGNMgxgrUXPjnMo100HtekxnHzaFGPH+ekDvLi+/X8yaJPSMAsk
dstO6gdWQpcOXhvp22xa1rsh6TBeUoYPo+Z/3mz4oxMz7Olp9FwOtTG677dON8SNbRcwl0wG0qRm
M1amkiOjPdEUmLXyaohFaFYJ4SIDCDl5HnYcZTJjASxVUe44C/l0/7u0lYRoAw6JU3aZbV29mK9e
C9HkfWhGO2z6KEXb/85y9QCgnTqhb2zCMAD9JJz3ym+uSXvLTTIUaIOhA+WGXICCg+BF6Ynmz1u1
6TvXz9f6VvMvrwqMKgbvV7J0AZbwONqJkWH/oKCowT80A44yd6xFye2hAPv7+kLMzTcUgwPqe+Gi
c1fGvJ5alVlLGYKcgYJceal05sGQoAWi11DP9iRv/oLI/pivKfJsJCVLzDImAnUkM493S4O8w3Cp
iONmrCuk1H63LdAig1EY3yutzggmCJfFjvgk8G2/yK1o6xuRDoXuIawgfUzhtyzJDSWttyA67ClX
JdywBHE6Hk0Q/JKavfNKLeVhwF8CQsyJ03WNq08ZxPf+j0hJ0E4nkIKNlj+nibQixpBuDKYiCFBi
tXrdLnal0aZtLiF3jgJvgyYC6tf3yfdzDDAB46g5a97a/T9bozzWvsLaTCVgtKioMo3Jq6Jdpu8m
h83l19VFhsKstjZBASWZIuMRN05MvdVHy8DDyfJacW4V8FtLhGr3mqhq4YzyaDHawdIagm0w1Hsv
WufHt8hw93IziG8c0MzTSyyvC1Jz555i7xdqKeYYz/tKKC8MyFntNaTG7tYv7ve9WSg9kCrEeoYz
dcyNGEpK8PWQoaqxn6LK/isUGNDTC9ffHbiYP/lyqofKtoAO4NPO8m50ZFvGRsp7uGuacRlyy2sY
Hi9I/AsraYUdou7o+d1CfeWtykB97LEe6NmR3e8l7HCfvNwuULy+ldUX2eHcwcDvwQRRw1i++iHd
3bwqMJAYKi4HdCDAYR4SIajiUf/bHTpQXRKOaDXWpKxHAlMzvkJZaLQlT/0+fbmL/kmzMQ7HYi+P
lvqRdapWMW9rDOO0/Cxbll1JP9pq/LrInDBgEoRj7EgaH9HvNt24GxV5nbcSxNzVIqbBdfpp6OL4
8OXmIOFNjOURW7ntkmu6zuwr66QyV1BiuGeKuZu62vI+wFsqsy23tW1P2eh5I2EBooUVoedWcSME
/Ie0K3KQQTouxPvLrWLFvRD6atk8oAp6iIa581BBXTaI/6GqNjaMkH3EibY12EcULOA4mx9HfeM8
DPF0jMWTVzKWARWuKtjdq2FNwF+d+Z+Z5QINcmgM0Ymjsl04ttOVAjQnTlLNVMn1RX2P13UYHl8y
59fAqYw4wBU1EEvVP0M8DZGx1QwNXPHoVM5aUabSIeYJf4EzNBqg/vXeJbHpAh3qfA5sMQVS1uAG
0BUvdiCOkiqg9DY9lf8hWA+o8HWjMGOzzrqmUm2wqSP+XtpcIGM/ClBK0bPkIfCExeyazyVZwWg7
t2Mk8G66PnsRNpUsfQVI2SW49Z1yAdcijeSofYV7+3dY5Kg88r18Ss9gqfUz9bcBCVYwljX7HGD7
P2S+Xw/hDTJWNyUYNIGf0w4VAs83FvYJLlUb5AH2XG/yUeI/YHi6JXhCvfpdBrbkssYLc3ho91u7
cJnTvcHK8251l5kC0weUWHCqhEWqxfAXbfYn/ZI/beCTzcl7QWVfI+jzkJ8lre5K/t1kzg3XMj9T
7x03MCnix+awYlLD+/WvCHG1tv6v5Umd8syRkhwcy4EdP0r112XZd3Mw23J8qak/wy+TgnYrf9Nz
8bHKR3wY4oAriaRihMWC6FaAYqyk/BtsU5E/UReUcvPMd3jH1qqglLDgLA4uOtfihjmo6iq7wpeo
ENBi52SH/UXB7eDDX4H6w6IXjE1t9KP0QsKn3j5QXqgXYkIpatqsKaDyqOL3p/bvRAI2aI/y3Kop
wHHaJbNpJxYSpUKnz3jYaHJuIwpBeCa0xTT0Y5Oq+Jhyf2JOwTA860ZSFJ0VhWIGeIWfORRt3Gx1
RSC5Lb4Yefi0SxOLwq4uBI8/ulvoKk0G8FuGUSqDJRNzh4LqG7vcyMJRcF5IwS1uLcCj6AukuVIs
UOs/MkoLj5qXbPxskAHxF4LYdLYvboFf96wfRCcRTvcfGQq1vmVxEIoIrqZOJeztN4f/u3GxCTDv
hU5VjzVPoIXsdTTB4bA/xHjIoAbLz84gQxhAfgvUmsqQ13lbmHBmmEQ0XQU90IAp2OQ3VqANYW4+
4IUvcQgRkE+LzGZK2/RpUsF9XPSGgpd3kmZ1lbiqMOd8E3hsBdnhVYYEpmwWTtpixlxPj9Ra7/8/
RZ45R/n8GkHcBjJ+zy8RurmrIpI6T8tQwtfdQZXfWM0kX6X6b3TABBhtZuuUG4tmCO3Zvjej1lRh
VS9wjLBTqypVu3q4soz4kZOruO/o70kgYIEYw3cUUef1hLAAmfkSXgHFs7Y+972FQEVQkspX4g6/
i7+7yAePk/2fj5m0paksmba12qURi9OBPS3Cw/C5t45trzVXzPChzNRv+lCP5IqyyDShV4E4u8Nn
x5bTnOmBXOdFQUhIk4YoHbHmtWhQr8AFVYz1XVyJCARAjD5GLDa8nxpsImJpGKaFG43o91FhY8G8
OrSCTRA93mCPmWLiyB/vB6Vzatta0+hFqVzlW63kMXAsZzqCtE38foY3N1KQ8ygfCbWEmtwVu+3c
bRbBRe3cPfirIsRaknQCNO7Y0qL1q12oDnxMlIIhLJ/pSQmGipCdZi7tJzF6/h3HKoW5lFvPuHxJ
+H1M7Ht4bq70dWgavh4AF8LyLQjE1uM5QocyNtbvIpAHujKC1TDw8MOgUyMdtQg4WgSmjNCHo2ee
bjd41y0omiU8tkyohA158ui0E+c6RWtlnO+j00Y2bi6s0bDQNtIwT2QIkDFf8Ch5bcnMDN8NxTqA
uDoBY+pVdOvQWhTkHqwKDTI1+AE1k6jcIpAjs3fOOJcfvnqkmJNbSh7L/DN916lUcog4HtMJxyBX
NeGX/20N75Tfmnz5d0hreETltzmEekzqg0rCP0gogjs3/qkKl3UcHwjgRD6KCKXp8a7/zGsSGUrd
onbiSjaWEK4FQtI2361ljq0dFrKZsgs7ddsnGskBIN71A4cZy6Od+lifWNAUokpSjsCJ3qis+f9J
bM/SBNsGX3o6CrJe/ewoi8/Br5bq3KDPrx+RE4SWB2v6G+4aj5olco3d5/v1ZqGiG8gKjazjDyqQ
2kiS18yd4e4Pah/9KhhhiWxGhjDQnJCGnyt+dL/TU+Q/2/uZduOJ6A4ATXZx1Tyy9a3xi+ABymXE
P4PpDzi4cPnl/xIwvsCr8fOy7OY6a1ws0lPlj5oCTE9BcjdIDi9WIYjPT45XBs97YLI1wTxp9Ucm
vZiiidMEUvTQa1uCxJp7h1panLSia1PM5JFMVtLdB8tsvMoUYrJN9LRzmVSuiRNyp6US01EUouHH
VfLX3thxv7gN3ynKoaUlAeN4UqWs1sTby87ch9PPS0qA58ebmWyjHJP0BqK/+zKawT8IDk91RpDE
dwGx4uqAqfRJ9dNjZCh9uEbfOQATtMhlTaIDhY8GUJPaeFF0q8HXsr/Sz8oae84o4Cs000FouD+E
RgUxwKG0igiqTRqlBsWSmFInASVwvJkynxAdX55AV4HlwazsxT+HijSwmgLTlqRALTwzJl4m2j/1
ahJPCdMeevZG6HATR/zkUhNj0uPdtnnhU5H7j5wENVJ1kSLQPV4CiisH8/MH72eG3MafjXZwwqrl
jTKHefOPePo9BTIznp/g4uitMe1oX/+ynCUE2t1qe16BIXtK7ohsvkS3iZmtW8Mc9xItgDWoDuUR
TF4DFpbJjtoMOr7zy7oVFB3TApUE+f/OMgkS/WhbV7nrHI76jCLGrD60JVml13V+Cd/5w8yeI9xR
KaHNkarqo9LPQOqB58TmQ+vifvfsr97kjZHxqCvLHP6yqCr0RQs2Z+tobRDD5OHk2zIDH44GBiY7
jiNhyx0mFwvZUq8RccRn8WgyGItCDmz4eDomHB/8MAu60kag9KJb5Hs1bmv4qkpQCs6EMWzqLKAG
mqv+DFoD0ja+KP65reMCBExRv7B5dGOaxjFX0Qo3npi7BJO8xFxkRIvmBDD7VbX1Ez9mjZ6z5fBW
Mh/1YmVbmVY+1cMJOQAzaRnGUN9yjLQC10cCUa7y6ApLPW9TuK9hckSbQw4yLsaEKjc2x0JUbJyb
am4WO5ezv+94CxcZiV/HUf+xJkXmL3S/gIsezu8vc7quDqn+congEY9Z0PvFW4kKmboATBBhfNPU
OHR3ySwmKM+vaqmoN0b82FMmAyWQI0LddTODLqjBwcYJitaztYpBjZDZO9H8Sacyx1BDuxpv9GvJ
xXZk1ck8sSssf0QBPZWOJ0S6KuL++o5xWeqiSPZRxP/wgNYNlw9CvyAWW5BdDyXSqmP12SLCRTtk
qfrp+BXBVZ7BfF8yF80WUV89aPeV1cdz/QZNmQ5rpDpe0/3hk0JY44HjvRKE5jY5oJgEqB1x0+Kd
7DyJJEKUzAEVb5NFIvXOmK7rM9QpYP5mA3Y3k3fjsFnb5kFZD9Rk8q0xSJuXLgv7ZChQpvRbf/6u
kp9yTTDoSUoV0Ws4XJCrxI09JIzoLICSwmz3hP5b3PLWbPSJd3s0KmGONH3c30kJYKzbC9O6I9PN
6Aadx3vp+GA6PRHVhIlo7V8oHZ9x3yNSODPpcOkvTsAPhMIA20B80TlG4EGr4iiUeA7JHq49LeB0
UdnUuSckBGD3GLLYnzMlCu8NP3poIdXmCi2P1xFGgeX5vCePie/YFXt17rFVKv0F4dDckWFo9NUW
YrH7n1qSryh8KoZhUSwf4ou9i1LNkCQ88SPxtuYkBnr/4oEKnQwtjYdXluLwcL1RCS8Usg8IeGez
nJy352KglTHPcy/ayR6SChIaCWt0NaLfsNuZBOC8HaLqHidLZKHsDvyY6vAMb+xA+AzMr6Zfegok
YB8ZiemaE05yz/+m+d0lrAWv/D12nB0fhPWbD5slfzLGkTGPgblqAgO1+w6r7XgQ7zmE4vP2hTIU
uzuKRuIAppd1y+zbHjqD8YyoRXxNyqtkpbG29yj4veeASz6Lxj1IwAazIMKAnko7F9dnWmi4FMvw
SCAF8OKnn7lkLVd0EdvG2NoVARyMkA/U40aFplBfNp2bdQcUJ18u/SFwkBkvKetjcmG0xy5PTA9y
45NOinmvhIGSGDPSwNx6kaQ9WL3Lq68It7QuhRxjdDtGd0HYkhSUEFcdZqHbaNxC5vZ93p+IJs7W
cZtu6ha2AvCjSALVnUDhKM+Yw4r5dYp8N6a5XhAWoqPwHgv5UL2HgOXdhBI5hA1WqQIVvm/wskZB
mNU16ysVOuZzH2K/vUseDrHiT5/4YWBXUeccUtN1QvhMw4IyRBKSKaEtSwrsGhZRLZhtphfAQj0K
mR4J7csMNl5lnbz0SkJ0bfEBIeOdDMDj6l0ggQpvFid8yRCa+z36qmpPk+oRfUw4gnsFHhWup8ow
1+a4ADsmRrYWCxP4KNH+QvqLFtGqJ/hUVyzHffSBO2TeepYivYYNg5y/92lY6Q0Nk+x2oPuhJcXr
G+Ej8EqbrxilrmKWjo2Tn1qrq9S4OilsOQaRK0HbujS2NenxxX1dkC01uPigboPG/U8i7tnw+Nzh
lsSnS57xaHf/6Gw8zBCQU1nhyMeT7nMlwbWfPymSg87heFAGaeijIh0CUGXCH6ShAt+GwVKBlrFA
iSz/T0UJxtn89+BiOJwHE2t6zrqcn5JicIx9vZRC7T7+6AfBskTLr/hUbZoat/SM7mDse35Zvi8g
HxGOSINpxbjYxudspU9aJNGARl1h62k4D8J+xNu86oEDoSfMtArQPmctc8dErujbbnCH+VZN3rrZ
yRgvtmCzRPTnGsZkc40O//2aMxWBmpRQR+NMjyIpf57jHeAydN6w4N4JNjVr31OCdNULBUQrejf2
t9qmZZRmxc/z8mo9uBoVZ5xOY2WoMZN84wwn3Ty1Bveq/xIRnDr/YL3jCe5sfTz4ywnbYL7FwzkY
E97+Sya3CGY3MttAg7Nra10eNgtP3HEdPOeT8Cdxj1cXTSVJD7QCNyTW9dYVixAA4Dcc0Z2j+aAf
cMPMgtEL5J1zjdP4qA5vEF2KnGSrTgWRkm7FTPkT+hgHvZgT+WrS86QsrRTAFtbSyIdtv8ZCvNEP
0ycTQQNK2YTeq4N06hyx8UpKweEX1/PK90fmhC4Z1KjeeNnsa75XJ8cJDzx0QSTP8OkgnLLpdoSj
U9SnMUm+0EnQ+B2Pf5pjeXrQvkjrBQlTQ6fek8KOcI+xSED2f36uMsaIDnj5lhh0E6oQlpJuK3KP
j1OhbaSPc3rrZtWSsueJyaBsoKkahkSoWkOS93aGbh6abORE4jbQNTM2H4YV46l4V4RTFN/DxAd0
F74/FPOev6tA/MlHMqhleRHvI1lvxuKRQaAanHKJzxVKVo4UGgaVK7TWf9jx6M555GQj31nAWxjB
4pF7OvAKVlT8BIXvmHtWQX9uCFsQjRfBiPSl2qOc4kduO+dAWqmiKrTO5/Hwzm2UjI3nu+G6AHoa
q7qeBXfBzagC05LwTHYdGg1RVcQa6MJHdXPG/ir24K6jT901+9X8w1yKmwMM05B4+TIi8h+nlAn0
qkWxDRgIFhvo5UyWXK5PNh+pKNrROM7SmP930zLns/0t78xoptivjW3+TF3K4kvSpf7wIO0yws0K
PtgTDylLgQdAEtd7zq9e8193t3L5mWNt70VqKhfpGGwJ6T9IM7lXUY/fLCuIgCW3lrJO88ukgomu
WVyjMnxptyINRkkYyknGWajhfSwDFuDKu3YJK7TNpEDOebztUpMfup4cNEjeBue2wda9BBOL4D6m
GkkDC5OaQOPHC6COKxBLeFEvYTtsqTaXkNl5mkhkxlCmON4wc6btN6femMzIult1exrq7Ad9zyb2
D/zuHPfcIUp8v0ygp+RzTro4/xywpad12NG9VS8EwJUvOFy9dh75QAybnEd8pGwALz5JdX6zxIjv
GuWTcGa6Q6QpOozxr+m0lXoYxxyp0sgTCsvCUUoMPS/pMOHV8Z1DcLHPwpYuKHf5bEtRZB5PIZWq
GwU9scofw+XLk7m74Srr5mV8BsapQpdFVc9l7NRiuyeIOFnwMi2ht86alQVPLsABS5Qx97wb9g4C
TlAt+zbIRsRcjPWj2Le52tOegMrF1alWWqdA/js7oDnojVLXMCqfDW0bUfBGMF9Hhj5icEg9CKO1
BnAKIpEHfQef2ZlsWwvbGx9B4LCsHqn2Z8tnl99Xe4ASDbvqjCkvUys0LgRJuWtd+JIo7Aemqw3b
6le6PV49TjKCZJH3Mpi8dosU1xKF8WDxaX5MsQ8q5ArBMKC6+FzaYam0KbPgp/ZsVo3fcc3ijrB6
dL7e+GRvJydHC1x899xJaESm3leZgORKJPWfA/nv4ZvbygEJYKc7lTcGC6lBUhX1/b4bU3vGrIJI
YkAYEMqZ9TX7nRnf0ch4pcPd+junf/2SftzNX9X07Y2oBTNmpfoPJs9IvJPYNG0MFHKYQkd7KLTT
4j3Md4iDpq8lQQvesovZvZkssXYx/vSC7IIE+wfb6KwkGL4U/PyBnGjxxzqDaBDyoY2U7O1VJefj
napzoSlu0F9j7DPjPIffUlioaF24Fc9pYBR3mFy0irTwJv5o82r+sMnHFa25j/FlVKYjBPZRogWu
Gx2Ok+48alQ+zOvko6aVLJUIpJ9tTuCQDYTUX2AhOxAoL82aeBK+r4PVGLnW6DXV3zQvfBZMvCW6
iuctP8bQwOoBnQ8mBnd4JpPkn5cbWwTQBLN7a+7qrtqx3R7OrIX+w7ajau7bd8qEvCYNGMUJNdWn
wkEmDmZz3vvJDVcKPqFn1bFlq8+8UxIEI/SioOouwdcenEsEV7Kq9ieodb41b7jSEcEkd2eMdIT7
0CLmHPvpN6GX2/sF45Pot6cSuh+FXP737Xh+TLy31pgS1aMoL6jTnYJZU4PkrsampXK+LxSA3EKa
vd2lh9wc5FjQgWjfxy9QEkJ0a9s78JcKXrP//psF8/t7qZ1fjOXShbPFUhFrPJN+fvMD89bHOou4
F6OQLcc+vftCbVa2Qf+NETBJYMqCHsH2IR201K75JfPHETvodQNcdZIax7GGci1sNDWQMAqBcpGh
iRIJPz22t3B7gWmykbuXSVHiwviUZh0LCwfF93P9Dzi/A2jcYneyC6BZqCw1aCbttUKXsJ5FD4zZ
ojwpRrHpz2MyGPZs5BjHpvLFkBSsg3888DY/8pJ9hW+pARVQ4GYpTn85QZpmAfLukcGtJ2EtQ4HN
iB6tjJjPlspLx078V+QslWhNJylDruLeeVAgG6h4YBO0WhV9q2pAk21IQEHaDXPPzm8S2NwfSRpL
IBWafk5Hu8L3KroJPKKN2TlTFW84oloR0JwiMD0Ye3kVXcdhppN/dLaGX3gNlkyGfsca5MgMLmPs
iEGCFzgDI6WtkzO92mS7mDYzjCvztEniT/budn9v2Tm8zMv5UGbLuMN5mmvSwM4z2E8GrEUkWG3R
G0cOnn0jH6GWbDODM4VaKiKkfF1xe99rAGMZPS3YkgqLRHwuXFBP5QSfkO5k9xrQysqx60sJSmsu
e3LsBjRdbF3dZ11Hj6macGIApGCJE5lF6L+Z3raLHGEFdBoviCFa+m17IXyvnKwmUEhFdD3XXDgF
It9jOySG2xujtu4BQXTozQurerBK/QRi1DBBQVV3u50SZRX/89NFyhi6AmrC/wul4v9+v4Pc1F83
WtUag1Fc8M8WL5aKFmX+R6eP0a8EgwQmw9yR+v5KCUMl4WM7TH7LZ50KAvUTcbnT0fw7JdQG6qUL
DEXQ0rQEwizfOFlxGiZ5DdvYvbz1GJKrn5cdRqP1MvhdwAofydEtBRPe2LtjzSka/Uxpk/mo3RHX
c8DB6d2H+3Dg9VNDvrBSDOPAFqIfixKfs0AwKJnK5yxzQctYnfWYqQxjlrv1M6ewCSdGatUJNf3N
W3+PB3VIjzAnmWgZDlgS07n1Z3+FohurIu/vQFNrvswKR76vhG4pW1ABUy0xULPlDwkGotU8PKuk
e/tcDVvLWb0v1YtAD7zXqajh6ukhrijrGIyYwKTDjKJWk2HTfK49B+5ybZbnnT7ppgV4e13g7A8l
LLghUtFq/L+tu7Sn4I7bX3NljuUCJTU4O8EER8pN5cSTQ4xVA10CIa1gX17yKf86Io6RVFLUPGOU
B9u1rhDXx7Oo+omHU5oMm5Gih/zf4W/OY85DtLoo4ue04kS8Idtb0SFLlmXqpIa4kupfGuzAjwbx
aJHajub6EJs5aHWt8Xf5dbIs7hn07N3p84GEH+ZVUgu81pYJ3nzsSRcvfpsrJfcWOH3ZlD2WEu0F
pQN56hNTepQldnaFEYb6cTYc+rF0NmDZPrISNimJ3CrPh5kUEKadlaBkXCnJG7XriFZH+7xu8Kvi
sI1kS0AVL+6l/fNyIKqESMliB6eHeQ2NhSSoMOsEcen8UcUCAstPWqmkg2oif3w4c2FeeyYUcUKN
E8Ly0NMvo4JzLigFTZAkU4Q2fz/mJgnEHeQ0l1e+zW3QfZb5iEIMipky5AK+/nEjXqsrPGGIGQET
Mx9XPlP8X8CSDDEEtEj/nEa0yAhHJ+nSMwniYenAgLJnCxTsRRl1EvrGkL+E4nHH6awc6Cc4+SmB
2IcJN55BrLVCh7SCMWvmVxv8sR8YZ0HKC/MCx53ZEJTrCYBD9ZYlHiZCMtn8d+n0MduKMJ/sadwa
4whlpnVA6CNQHymNva5+jHvKnhCPwyiM3W6hj+2FhdDtPGsEut9Tg0CFDK62fZ09lfgudWb+GP0u
76XMbYDmjgdiPb+GN2tx7GTE2tvR66oIDHv6BAEhFn7G6utxbAdbi6ACB5oDry/GrLJ6ILIkwDoN
zAjXBMewauzijNUOCzctIMa3feFWFRHbk9SwIj1EjmF2mymUczGXjG14ohLT0v1LhIYbkHDGUiuU
GgBivzLcbJ9Agf7eNXjJQ9opbpf339fwTEakA9VsB6ssM5LpbZb534YtlmWfkbQ4K7lHSJMTHxT+
gNgtcAWanwP/LSZniQsrNMGtR4QOmWuOpGazOYuKRcJNrCfORB31KV1Bn3ugwPjUCiYpmJXv6evw
6htFkJvyReNHSrUkviCxbuwxsZmdY6iHYQF/5sh2KPX3WZ4tGaHuG2FihqRXuCEBokE75RKte5wK
eZn8CUZYuT8yeCeqLedOVN5KMS2r2P3O/4jMVKrc4BVkCQEEPw9u+d/0hTNPe/blUJYHIf0UcHKs
qjkw28kLhP2gEQCpq61QEJ50kvrdnfg7lv6ooIP+viSSEy51qEZyL1UTOmcWgthnlIBWI70ab7nC
8wAVYS0LvZnTHUPuoW4jbD2cEK5Nrhr6x/d9Kq8d6moN/1oH1HEslKGJN66+pf4MYN9JHaB7AiWk
3omWKDvwDBZn8hg4w10Y50yIqzAimz/SQcS+X2pKGvrswH1Fh6PcxnVlmAgJ25advMITwCHwKv4O
DHOSkcZzvwCb6Rg6n2JNazp4MR+O43QA0tFk1D4Y1pK0WohHy3/wSKAul5xhz4fWKMzsPY4KbiaR
f5jNj6/PMsQDLy4V7eRoIwv4vC4/WMaSScMIu7tk6ebpn8anfC1E0E4hn8FABIZGmTohmZhhMZ4O
pepBE9DTuQD6slAHbTWNHLZ+h6EPwmoDfMYqNXhX10za6HN3X20ujEdpvXUsu5/SSffwX2vXRacy
KX3HnyKRg0ps+A3j2d8rNRnz046DKLExMxuj5CnR7cYnh5b8gxoxtlYDpJPD30XQroLjWGxRySae
YKp8nB4yrDswo/aavHUWkdpubBY1zRa78mxsMIQtzQ93qyejA7gJQK8mekRnnQvjcfGu23YNuPz5
mJlU9f83E5bdti3PX6RKyjwH2wa3pY79bU1Me8QaNmOh/zCtRrBOO8vVKeuuBC2mzC0GpFTZEpUe
GuGat0c5cDLpaHrojlMRfX0hfT8DR6r2LDXP7B68syfp82xEASHCgkF7o4fV/j27Ke8WIx4u+R13
INAeKdgSz8C9xlZMz8HIaWtgeARppbcuScubgfXrgEPz+MOl7X8zbmZ8yXS4JFMTxtJA3L9vE40+
PRp3DFDLXKL9EdAZSpLpP3ltvp4L5Hp/UtalVPVTCBgZt/+8aq0TmoWfqrIBtyX2L6b8XEYRaSzF
ziWP0UeYonIvbQVHrdi9lcYa+p6NbD4ZAtjTGn+gSiL6eI+1vMZZ5HnJtGk/6LsNXU30kV2tPPl9
hXfVUJHvxqsyhvFkB8v5pVLKAD/8yVp8zZViz6RnjBI2rHNaRytIUYysVlhUU+o+3DuSNTx+fCjp
jWmNeiKsk3fTXQy/1DAJJmaSP7rp7BackonQdoz3QiaA9SstSPDobYef0qNFmlf4cIb+vr21775c
efxABnpyWo0XUg2xlBE5ZZ6J6/eH0XNb73BDdWQLJuOj79KGHVTBJ4f5RAN2zBeNjRfbnFqyvczw
ykh4Le7r9T05cUnnby+nJcGQfe8QNdlK0Uc6QcAdOOQ0eE2/BIxOG4k2MmGirjmu4B8bmcaq1c7t
RezgtJNF0wVwBpCqKi+SVO5zqfYSZuCoO8Z2z5X8p233OXamkJm4TuC0t/2lFfI2Gkscp05oI35O
v229Ff13VicNKUncGLa12m/S5mXBnxaoYhGYOwvqiFyBfYcBn7mb9eaTXWQ8Y10pMJcgtzu9X8gp
M3YRIlcT4IsBRctXFMoe/VeXjzJYlK/eikqHj2184Lx9tGZWbmUAt+sSVfrFV5nmSAcBv/1CEA9v
Y7tnVhKPHKFkZAchrNi6JQ7/6MZz7vXaIOKFYwBp3hMtdSc2OZCUHrEnbBfoVZE/S28QcjT18809
5qWFOnSa7r9UBIXvtteejP+uWDYt4nLKDRprn7fHITeeWeoOdMhFkb796YPlp4xmFV5qfriA8OYM
Ez5DNHN023/KMv/k5YWcTqxpgIHklTGuFJfmpCdgwCr+mRE5whOrJ8NuWkQff5KpjwVtTx+z2kWK
cSFDhKKrSvsMtZZjNqVp8Hs8pimQ/FSnME35e1HL1GtTAwxXC43Ap8Waxf3O0AAX92uBY2Row12T
yEfikeOQn9Ly9ZqsO9QVMYObqWCKDBkxAgc//4Z+mLv5bQOdtjH8pSOwue6R3qIgrasfocA3fZts
YeqTxuRlR/T9N9LvvtzpXnTPT5R1754uJm+pTBF+tpavzEjniVX6/kY1DosZM/ty2068m0VAwP0A
5YbaKj8ibvH2VckMs0hL1Cyf0+MieLMLL6ZrZB0jksNps+G8GUPR2SX9eDpkMoexRBlnOejmieSQ
DvfLYK1u2/W19589W5ofDcXAuEYpO048Rv84egdd9vpsvSfoSyQZKaFOE4Z+YGIHaEmje50kQLSj
Ka08+nu3FGCD+DIePATxCgQS2r40VzeQGKdCPsci2KnINtPI+s5fI5hom1t3mU25NL3SuupClT6F
s5sbLWB/DzV5d1RRGakPNFuFCrH698/e23Neyzpj406+bU8rqNYu21TZvbqwpdXQdPBF6Ey9flIa
Wt5R6D3Axj1CGQegmY1nuQ61MgZoRxnhv0lTfoQ2oRKV9jAXe52cxcn8PIaWEAYzG+nscalea3gL
lAxykCy5ZGj6yTj8C8fsivQPqPQKaLqXA2w4krmuL+8714kwbM9r6X01geqbJ8zIWEQ2uAXokoSG
FvtUUTR2oML3JLowByR2uGDWWNR4gZLe3Al87hmc7CnUG+PcQ5lM4xTBA7lZ5bv4ozXNU0LUDlwp
nvwZ2Ch/CfIm4pqIo7ZSKwZeJqM4db3mpOAp9SSEOuAZ3ldzamh5D2Bt0VcW4qcPY8Gyt04m2tTj
3sgesk2kwlm7FFn7gUai2c++KvFccf7hS0YrfjiaVTXUENwKalmlivebgN3Qw9kUW/bBAMs15cIl
dPNI6NTFIyHicgjWC1qedJi5I+TS5k/EuH5hGU2Lq/fMdTcbYoelDGqj6Hv1HXCMcql52aSQcd1+
aY3XRSsna7kXs7Mx28EG6RdrYcfAb92lqsBaPB2Sg8hau/WpRe06okSCeSt2pKNCF7nxl/0Lt4wx
yLhHNFyOUAHeJAhSyoZWKqCMnDy+PTMFoSYVHRvnxemF3TWGIkaYQRGkpFrPsN6EdLAibEgMQML4
32SUlI6jPEQIL4d/jqKkbREUBbxN8LGFTMEkEU12aVXCIhsxX82TB6EBN36Jv9/kRlPNUB2sgQv+
A3MqLd4gQ8X3KvuLc40XK/nZgb0aA5fclfwnfG1KcDUL77X/YH0o35NDuKOoo7io6IQjg5ulaEOM
pFUzxgBwnvlJGz8wKZMQcF5gWyAMPNGNjpDRR65O7U/K5gDhs10U2UBcThPb5GbJtEa5MbiI6D87
U2L+qJ94dX2TD/iZUo/tBZAEI267wr+SmmTu0SYJuXHm0lTeq8pB09cKxHk3zrdKzaqyHgJv63Yv
87AoON6NIid20D1ISOoWFPu2oQzHvhiHfuwSg60db/OUlywFQm232GxgY716kf5sEZyJ70gKvRXI
HZd6i8ngbWCU39R/PGbsDCnFaTuiBILJ29W0swyeCsIAUx9R9kN1TRxMm3ssq+bEoh+3w4DQ3DLV
C4acr+uVJ9rdvHgy2XeT5WOxuNOiIcodMDirufnaDnCTK3Ln6OjPLKuLEBpSzkaS49Xhet6R55HW
yAChOeJwqN+wBeT8GbaQSq1RijyvZ4ajU2OXiq3OPDVBQjpykFBwiMitPtKV+niBPnzwMqFanjQv
hSX2VZjJwTJKKtXP+NoTytdTHhnsgLRdQSmp46wQd5BfJ1BuKMfEqmmAZiPNtFr9a4IgK20E/HFk
3k1JtrWfw3jhiBHPtwFsf2yAXFWbQMQZFm1SPuiFQ3VGvned/OLKwtQ4lmnKxOICJz9QeNgnu+Nj
kxm9TX/iNSfoOo69raEzDLsjlq2gmhzMFugjmZSeghKQtUYl3XnCHa7YJOLmLeAs3G7/y0dolgx+
MPQQjrvnhoOmk2Y0beIf2tMFWqXra9ftth67jHNIVKWTKYJN76QqDfPPsV6wFf0eDTVIIxHxOZxn
loxsCFIzCtaQ9s3LdQQ8FlC8SrxnILMXTCv24DxqqY0pqOm3mP5I60UYrwVzE0HGDOoSWQX8SVOX
rA4HUV2taGrixn/oHnH58Dcob9d1Sl5hqslIb0wl6+XZiD5cj8U3Iwyw9zj0yvmKKCuab4EXK/zm
wqhdUnQuLGfg8STqoHEmBM6QgEC//dwvW715JbjQRdixQlq4/F+GHPOLOnEqN6LpQ1YryiMuq3dG
YVK07fFL1scbvlHuW9POLwWgIaDoR/vuXIsiXCTMJ1u5qA90UH+abgY+O/I8Y16u8Ga5ghoSqZSB
bKi9Frh2f+LqFzfb1QmiUsMp93+nPf85LqYsqwTFlU+rURCZdC3S9GcB3LcwXiz7EvoMrbW7amUb
NTaab6N8vNl1B+xJt2f4g77U9RT/q9G4ouRoFu3E58psWFk5jlWSGbTYBeEpXPPBVPrkEEICb9wS
Oug58iijZpvu/yEil2Hfs9/RoUVfZs3eYcL6RPA2WhLPw6f6/5bznVekrcMeS2KV9sVHZH+0fyjp
RYXSSgYf7Dw7Msq0LCe1xUbEiAiUDBmGqnPmyEOjkAMRc+fe1mm05jPmtz+3XnVkouVaxqmxHmwy
pMj7RkXv0hwGG8t1f5r0/FK0ULyPmyzXxkCxm0u8kwtXtiytxJOb1sSCnsTHl+FYyBSus6mpiNjs
PyDZYOEkntwRSazNVjjDVb1IUDsXyOKz65fe99Q8q/2cVsw4fFCcDNRKkAAZNDipDvh+Ry9uQDrY
HgbWDTn2ScDdCBF+SZBl9n1OkYof7DlffqC7UGQb16iFuFL5g4szJh1JvK0SOXO9CifkpdCAmtUh
nSJiuxHObnkkyXlvolwNOHaQ4KC2lzwWnFVQV6WLM7Z4M5ZJ4FyCUkCX1rJrgZBPbKENEL8Xso/J
s2SZMqP+Iox8AFCTzqcvP8nir3Mij5QyxYqQgHFPrDm5bzaB70h9ujedvVUNrgHfA1C05FVqhGte
TIVXIUmWdQ21wMyrxcd+uD7oJodjKlCI8zMoMlhIMGe8Cp2ckwuFsDdgrhcU+NqClyF4NHcAcAGP
mOEKLbpKnsJb10pVPGf+46cj+k5C7tunJ0m81jlif1ku92sGwGZBudRfpb8iL1HAfj38oU9CiT8E
m+ioArn5MeKJYupq8axJ2pnVnqZOYHTvm7CQg86xst/WYGYsjQ8PJOAb+6qNfnbyYMZkIvDJsMOR
vVjEWVWzjpz6WdsVH5LjVVJOLJx1zGxNVtFknKz47yQwpkJImP5a+D7Ow/x46aNkyCn+LsRqnqPF
RYHMLgExkyVOhID2C6S3RvE3OTnsVDUm6vFSpzpP2v3vFNjH9lkovUd05Ienxefl4RzQF0Elj+gP
vRJynjr9GjClJdzxxThVygaXlqbhzlGGaT7DG0PBpxiJcJi623NQ0+SVvZb0sZURzKgeyO0DDdmt
JI6CgE2qBDPr/cIpUtuOJCEPxEXnjhsSrvidUd2jCUqmFMofBtUzXkcLTzM0QDaaORSPN8TZwQ2B
7tJ1bR1vdnN3gEO5CtbGfNLQ9ikeYIo+UJ1lLN1HH7JPTdiEHdo53L53HHx7YeHpmW17YmJrg/nm
y4HltrH9v9wOOGi2+vVUrom/KBSJfAdh0x+zOmsSOffYhNTDkGqxzD83Q3wdXvfN+hTuruWYujVj
+xwQv4W2B+PQIJv6J69fBq6ECOfwK+XsYTEC1nthJ+nlPleuS8ooJGxTBK7gRUE+EANzFHg/0PdD
a+tARBNgp1Dz4Q/sWDeVCE62ZfPsQrDMMPZkS60aBXtoNU8otgrMVZCzdNpAI0OZzLIby75fnEOi
5VdWQV8qfTG70EsdKy+RCfUwhvt3MZlImLdehnnCrPBYKK+l84qitPp1WQsOhxajDirR2H3yxBmw
nm0s1LF+icVcfV+MvzTMovUIVxW6PpeDy+F13/2BbczuBuJU1F5R9mNMHfOt3R0ZEuWRhG+sF5en
v4pCOqaysI0Xgew4V06BB1Aru8tdPHbmZwXyLm5tKE+LY8vbDF/aF6mgRpf2FnlVYbh5N2/cN+bU
juWWyiRqfuqs1KtsfOwklBRjJqSdQWsQXZzLKew1Sm/iljkPwP3e0DlJ4drC4dGOpt5v4re9xAsn
zJ+RXoJk4L28rcy6T25qknIT/8mxJvpuRJp1HuWkRtGpA3QDdn+KjfaDNtQZ+UwA75/WCW0muMpP
0VQxaCV+4la5bm9lVsghDjtGR6KVlHg5L44lJDXFepTlLaairkzw6/ZREOngGafDUjA0lQxd4WiE
CSgAMpYvldfniVtJQ20JXSGKZlwDmeluioo5tLpKCXgABpYeIEZAV7c1L2r7yU34tMk7LHaVyeKq
cJz5b0wQfTYP+hEB40OuQ3e8aRSe0x0a52A2TH1LDT7vxNUgfMn2piYnRI2rfUW2Dar7V55hyhND
O44A1KvgMoZoACRQY3p49u5VDYkgcAUk9C5KsECvUfarmUohnJ7NrDYY68hnbQP7Ke7gW6/mxqoe
uF3+cJ5M+seB+iy2eWUMiG2ReZBeH558vR2R8VdNQ1xW052XNl7wtZHCSbMZZE5d+yB0mijxYTln
sFSnil7ZjQJzeEqrR/ETZ5UKrssAPkKmqj68O9vbU8VTCHDQC7FTrggPSrNTGjX6YPRFlW0WQm3R
UJOpqf8Eq1PGDWkk+Utc1IX5tcqDLPbMyxFILCQ4UL/bk1P/CAcKlNb3HtHDkYRrVZVzqMWUAvx4
nOGoGbyH1EzPDBOeMSpd2ttWtrYWrYkrxzlO48XNfZuUBgv71v5j/Z0fl7/s8+dC0VwOeJSzwa1s
hfx30+zoajxsdQP+F9ymPGpe++FBBWQNmEj6fFe31/CdZTwi7P+Ows2rQKhhSVoKLiM2xvUwRQEa
2+RPL+SiDA7rzlY3mleZKuqTMAfr2oXYBLX9H6AB5Rxw2Jf8gqS8xt9+km5smF98bj/GpQwFX1qH
UBchA0N5wc/17deqhHtgj22ibpT4PYaFd5pG183bfs23BAfbWyN2YWivDGxRsOj3X+B4gGhOHwqf
2nZOffakeSXfMgc+sa/XhilQNd6xsmUDKv50lGPRsQ3OCXvbJip8gFKmzBuqe5K1XyBsom0aUwUc
BrMxp6tcld5TGs71ZUfyWoKexPc5BalyMa8NiM4u4hQSDwqYWVEtdv0tCfYkOgdspyNlxbcQwKM6
sNwzN/LQ12MnQd9vD+jwGxY3UBnTmkOCU/CX19fm1AN3qbmTwKsj6eU+th5vdOEkl0RdUduXgPYB
vnSeL7PuRk4VLvu4Z3I28p3Ag7Tmb7Bu9b/BmYcdETIEYDss4Q/DBGdvPbFED9qVsRo7ZOA1ywfT
HMPGZdl4z0eVQctYClM0dgDRHe4vOUlvfHtak9LE2gnfzioJGLxeHIxR4D7YrBItoeQy9dDjrzDU
30i8rviTaMmWNHv79W6dfnNyDHI2vxNdDImYiz3x+031+9eQCFKBa8EQopVq4AhAxdgJqZ/iO6UE
hg+g9BLVwEPD+W2tD4bPTbFb3fW+OHz8MViaWALqxzelmQIGAZV+CRGJvPTRiatvi3+LnXTZOHAs
bGmz5uuCXvS+dZ3Lbh8R3iYzZD1RyUVaYHRvkZFlKy5IxKNnpwPmZmVcKbWr9EhtS2IRPGUT7EVK
NGQQ46RoqsH64LFYiWCtpZj24dGaiq7FR5j3dpwG7+4C/mDkF3Nglkb0ctVNE/QIjfrJQvv0RE0O
89c74dVUUoqd/GdSNcmkYVn63ROsBzqTqTEVgd7OXUnzvgIcTDoPIOVYBS5R+2crXWG2I0tLiLUm
bO1mAQexWJScST8FcB+yCgqXUnOd5zmslI3RN7TnP4+xgXlEQaUmc/UDYhCpnwDNxdUZbRLPX2uo
XrkooQF8Yei5SpryOjnZ6L2ZY3+QphCZnNdr/WUakk2D+gRR1aPcdtI+FUT3sLPS5RNuAKdnU5dm
otwJgNkISJG+vDoUcoUyPjAXbXSoNoW8rDQDmzLiPIgvXvQ0A2/X/Y3PhPRkdN/+wmxJtBGOf5iy
80u0TZGZGP04s/MV0KZdLKMsPoLUhjDFQgk6hyH9qtL8vNLO5woBRh51M3W/UeRyj3QyAF6u0504
hC3/SePmPdnE77PQylDxjJIc7PnrgZK3vOwppqENnW0RoTDpqax+DU5JMRNUvMX5HFjlD2/nEi3A
a5Eyc8JjbDe3+NS8GzSoRWyEgaLVfazDC8Yo4d+gvAfa1tlqF6nFfFfQZq396GiEIrfRhi7chVh1
RY2QKAq7426Dk3QJ8E5yo96QzTVN+pXURiFCZj8wFzFei6aB5JJUQbqD8V5Hi50OQwOWepLTamiO
IAGq1lrpXU0rmkuByHJGWrs9Fiyp03g1C9PMMYvM8tZFyaVSE4PVGMKrwcH7murlY3jQt7WKQ5Wv
jwBQE5yUag6ZTrqEY+I1sNzMWA0XFA9H0rg802/QVCFX0ClrIhCXPFIu8pv6JpIqcAcr0TiUDeZt
MF9JLt2lFFf2WC4pWVYdaQe98TGfn25bAY5fP4lZdJKfNDRfz+KNEvtTi5UDG83Zyz7XNxqS7qvo
VVnvk3N5MFONzTy+Qx19fqc8qtz/C8hoXkeHpxNvDudtKQ9azv3kdeubz/HcbBOYjTEejrecWWd7
v/jMxbhzkCK/EBztX3KVljAptCDhv8htMZaMAT49tS900SVlZ5lPtnjeo5YCtZlzauu9sJggaAAn
xURKT/x4zcoReDYJ+Tro6veVNB2dBEQSAsVXZdMKVG8uSGh/XgnThbAVTQwYgFocGc9hFFZylmS3
x9Q6DWinQP/RasnVtuD0lq17efApCLVikcC/EoNIVriBatnEprLm5mq6lOviaNymOqzJ6j6+pd28
f885zEWiKrMsEoQmraj4OllV7m3Q/XLHFZKYfZmTLr6OE6CR2Po74bjG04F9NzhDU5qUCRHsrLrn
3ZbYogVQFqJ4xC8HZhbZw+/+BWgJ0T7EeHBdp/RV4be6PAgPjyCt8IHiaAziogBadffJKHdOimvB
NDhcMeSDmuPmGXAYLfyHC6vO4U6aqOD4daobOYViv0QHhDte8P+bcwg4Whw4e2RSR2bgJMxPh1we
+Wp/9che0yjQrxtX+SYBoG7Uc4fAgQfxxV6pX/s7xOM2V7KwTxWosfWDVtGB3Y139QAuK2mQeqIs
A7Y9zmdPvDKRkp6ZNwpIcHMC0+YzvGCfGtN6mjDAKb9HkfSYuklUy369cEBkO3LLeVUzEZK8HwWm
kZODpmLYZVj00XgsziW0cx0Xs0g9vKZXHJFAuLUiKmXpYP8xOB6dnwNOrz+NFIBydq7ch4vFJC1I
+Qf2MDwhkSKQMV4l9XZw0yHmUa8IwzE6Vb1dSyL0l823PwnoX8DBem48r0PkdBKIZl7gI77+4QAP
XJzPpvx+yD55S3+/jMRpPa3pM3UAi5m51RRaHL8as7qCpKeSbWfK32EKgjO5IjeLU+3T6Vdkw0k+
EoUP4SbvKKAMJASNSnm3ACmdkGChC+6m9xvqt1xW6nLF61Fe3NLcI6obaXuuahVi+tPs1yS9JZdu
narW5orN0Gujl8xw/YZUgw2S0xxj2lGqBpBmHgTLIm0q56TYdkm4bC6UVA5/jnaSVMVNwJOscBnB
yhJBEz+bmz07eqPCJQuJ0YKMG6RsYInIDpigo2wxBJIlP2vsyFotsP2U2Jq090xGlR+igQ324dfJ
KAjc02q82b6ryqa5b9BU2A399qwkauHPlTNdYpNjoLsrIy7CQ39EHbSG/ZjrAyB4NjAaoetUvOZO
epyOeIDsDyHO8oeQdxSVEsJ/dSw1RCCY7aYOnhaNi3H1VXF1CDRRJa9MVp+vvPeb2x3WxiTVBSjh
0g3PuI16Y9DveZ6z5oUqJ2/fxC4q+2zBAZHHSEEjVixTQz5TDKzO67AepKoSbf88FqxuBXmG40bo
rK8LZ2IIk/CVMiUjQg05+ZI2PwUeLuMtYsrqZASXqPKFhubBaWR9v+kx8lxxt2kj1+PlOeEmfeCU
f38842fBPZMr4l6jhhM/wLYDi3aQIqSACqDogNKK5zkOwl6lJapyz010MMzuLLEk3lt7VMSBDQ6t
7gnBRLmpPE/M0xPpsN/BZurNYlKmfaJT2xyj/2gzhnNNKCZ6YAUXkMDevKPumC4iy+xUTc8x7YuL
kUZaAfq/PuOLVdDcpLNtH27ejluS7IfaEckwP1y52O9KCYZJiM6wQ9TlLC6dBsftVCcGIDWErifD
s1WlUciqIOM6ZaG7yYcEpWvo7j93QDe1FBVzos8E9xtun4hSNfud6s2Q7POJq1mjil20WApnS616
QFvxodUrmWROeYIFRV5qsa6tmcdBVJEyJBZq84r44cEsVPqdieJEix9em5tQMLCw1k8yY1fHyS2v
Rbv6sXPPAwJV6p/f4FGbRz3dlpk+J4KUvEDFAXOk6UqlkFVSELj9FGL64WyS6tikblk9VyJZKK7C
5GcrgpEFb4oQKY1J44yq7jUiDC3VGx+iQhcIt7Gc4qMpI+AcokXN5UJlfrj9zoDQTSKOgqmd7Hcp
NU8JTuqGjse/reyyUKpIiWFps5+qZnzSsyKLIE7pbDTR9kcRYxLJ7dTjTwpOdEgpdLdFvo5FC5MD
jIj68fF8yaA24Hd5aeBI7UWo03/28PCRYagoHYqT/KBPpBIhmTIxJ+jBGlMSTAb6YZBMATG7vEc+
/SXoaAHDB5/INdSiEjRzY5Yv2JyylEye2ZBY6f0DpLM8TBKdbRngW1H4DMicIsJVmLkCaE0W56qs
3XXmYqHhq05N7La7YVJU/8UZtR8qyS+Y6h+P17xCt5ATcDAUnV5ysLVaWLRYUpKlEDL9Ql2CnR9x
fcZdpRzdE1W2IDTnoRmAgVWjzW35g0YeRiDVuK1cYMdvtAkdZpguUa7yw1/o7pD0izqUpGqcabfa
ijgZ/JfWaYPwrf/N/V8f2aA9lOri+uxm1BBKKQynm8HCjqCGGKEt3OBzBrm0otbl7wkoc+DxS++8
06tNL0Hr9Ca/Gp1+uC5ot45lHCl0XqvwTSsbyKpnY6TSl1AY2MEsVPRTZwaJ3FwcUkorqh4FoZ4r
U7Hix/BELLn5UKkFbDYQJx1CcfOrVWaCTI4XzVauHVmmjUNOeB1xzf2ZiZcaMEphNNhoSBbaL8sg
L/TLFAamlgRMt/Qw/2GS5qBcOULaa4zOJr2W2yMhIl6Kzj1Y9h3UH8Bl0EbshF2GqWaYeDZ1RtSz
ZRrR+naWAMsbkM1iAvl0Nhu0DbBsyRK2IUi0hYqXg4jMVA8cHId5NrOIZWLnM/bAzOsvZBPR+1QG
3VCikZXcPL7V1ziH16MBvhSiko0ZUcgzGn7ZIIpqIlGmY3sG/6PG2KDcBwnlhlXeVu9kMwK/5FPu
R81is+ZtFbYpO2d8H/J0pWsBzetlY6Pujj3Gqj0KwWXvnrKr2Lq030xSjKMWUNnqMHRA9UB0lAJr
plWsGQ7WgPvpOpAtek7b1Q16uoV1pdv8S4pGUSiSYdkuU+4KFvEHEFAtxNwAMW9J+JQ0N9ybIgdf
JznlG0IjlsPyQpezqH7EqljocLtDPmRxM79qLpoGPJjBzla38DUiQOX6mhEWE7y78smn3rBlD69d
qEnXCS0Ta5TeU4Q6ngZzlDo7V0X65P1khDqhm+OKoETyHPw6Ab3WUISDWVVPB0p3DYDUkCyDQMSd
jD1EZ5xciddT08jLhcrTAN9zAyc/S9SPPrvHT7GQ+YtXHw7HKFLdMhL7hJpTnoHmQk1R/kTDqUTd
OcrwxdalwIqiBlL3ryV0elu6nbXMisFh6KAGCIHlsjfQhX6ig5r2v3YngffV7Cm4yY1JqaNUr9cD
pyXFZfQrYRUtjEUGi9rVf5+DaYR4jTVpRNWxQ5uNfwQZWCgSzgtBuQffFgLM9jSNJ5604jSt854C
JG5sZ5mxjUNutckesDNLoP69nI2HgyNA0gqVTtxlsVV5Z6wdd0OUmmAnI+66DaJifnPUp+CNawha
t4+CVhvtXftL6uWyyFa2U8yifKGPrTpPemfYr17MARF1xOO96LeWjyWBvRVJVzve2kG7NCrUiCmY
ACQiWoGoYFYHyS/OB9PO5tuUXNkhsICXHjT1jVidboRGTDPSiv+EDHN8zkKvC/CNdF+fpa5ulj8n
bTE3iHaEBYtfT9eTP4/xd3cDNuuqS5g6kPDrg6DzQNut3kFAJL81pxvKFx+9z6QIB1nOFKvsoPGx
xUGdIAm2yISnp+iOFIJdk8XwqVaWX9gFWowMxkJ+GoqQ/PWF4IuhkHXrzo6XeJ7pWFz84WzBIbUg
8vwaPffN8BcQTnKNIODo/CtBfgR+3VI+ltLvXsjwQzVJjs+an1BgKUUoR1qrVTGrw92kRfdJuDvV
o3Rr8rKVZMxRpMdhg5r9MBsAKMOttIIt8cTfiJPGwCPnciMUNLbSjmE3hARr0Rvst1ekk/CACfOR
++a2Oc5meyJikU+MZwnfMautjNjZ4nGOk54nUMa7jcJpEtvMKJPTD/CwkWo2jnirfVCixetzi0ad
B2qZSXsEVf9CpYzvt19zmH2FBj7QE5HJYVQeoiUEj4cpenNiSSo5HzIE+4NpCUJQmhRzcy+h9h5T
vS0w7uyx7Fi/1A3FBUb5r8LmUfL93OWJW1SkI3Mlnx7PkWVYRsjuV7d4zw53GlNqYcoNEXlwWkaj
gQTsFfAle/8T5lgUfFQu2yM64MfkDFPymU+NtxgsMHn88RWcFjC9qu++x7x3vyoBAU5bf1H2SYy0
rsa7Sb9nl+1PLXrgD8EgkwcTthYh2BkgB0IbwDjJCLXnFFJa0Js24K3OZrhbvM4H9GmCvfEoEDhg
2kFnjww7wWkPV4EmITizZN1NblDntMcFceL0/7z5FfJweFVkD0ROAXLYA/qodSOsEoJWGXZcBso5
4w124HZ32K6LF5OkJJwe7MWsfcpB3Wa6yH2tMQQyzNaY2RCtKX99WW7fhnIrRcy7nkmpiq8tOaTl
ykEn34Ao20uX/3J9LWwSJspH4o3kJE7UBcNjWLEeBfIJgl19lAjvJNozyBrDcb488LGgMsAejZhT
pFukTDt53n9Gh/dBa5udWTg1RYY3hJHF7vACHYvxcHxQTZuk6jGrbDVZFLJShRLWsJIYy1aJ3sgu
yiOEDMdapEooYrBbi/MDA+mN1LyvhgTjwT3KkmmcNAepOImJ5ozIyzPb4caR7nECT+TBFeq1Brt9
fIA8GMxVVDT6XqfxrxMHcdd/XIGTXDtiYR8Hgu8RSxieYujFG7nYooCuqI90hn4GuohygfrMRaug
9XR+KgfkatVTVjNuCxQhcmcR/pBukHVb6xtTMjR8obiHCw2fbjFDr3zPJ6oHmGXWRHAP29c1ma++
7GZvUfF4tX/RPAMvVqU3Tw3mwhoEItloacpQRKq8VkCTmptzk76Y+6zmnPcmZDhESGyQzaya4Y3N
G7m7SttJDo4RR3n8DfGdn4MAPpt/7Bpw359XupVn4Drxw09Bgft/Y+hubFbOMuVVbP0K2Yp0KJTD
iTOvZZSogasV/hyhD4Fee7XmGiasBS/wu2HNwwIP741JYVf0DWX5FEmUdPRCdAJZpW6aHEOGC+jL
rfwtu7y82Ci2xi6456dloWwZ4BsPKXtAkAIrlICLs9HYDIKsbF1hEU2WZuWax8xqehSODf9ycRkS
+EvVUR9Jh54BLEkxk3RcsjH2sFc8zIZkJeppu7NrNUfRBAc/0YAlRNE3/2PaaBSPv2+l+vf5p+Q4
4bjBUycyAVwDRS5KH16qbJPcHyeYZqxnD7ujQZVuqlosI6B2oma4NGsp+KyKGNSDM8uFh2rwI6IR
nkihpxRq1g04dEFdYm+HIznEwD+xO6QWf2o/aUWAn8sC2+E3OCM4L0Q9Xm1M7AyJJ10U83OBZ7xH
bHsMjIeoTb4wYQktTVIR6gucedL/BhbwrHwrHKrG5HP1rQbvX+FDSTduYjQeHjMcwY2K3lIl6Rm+
cQXrXTBTQ12wQIdKIS52tZdqng9A2ewCvPdZWqNxkyrdPV4iyZB7DwKuSpmlAtzQMsINYDj7NlWi
MhoLXtXojxXHyRknkfU3abCX71ptq4U26g5KI4VlSp+JItajN0HiElGsneP2qcJJEgSCW2e8WUL1
+E8wN/WPyqGUNcjMaNYqGzd25ynhL3+/OgAsRd1Xr0YCoLgks5EQJJLYBbumVz32P/WkPBHbkNq+
IXtk7whjMaQMQMI0P+NaOrYvNyziugq9B6voe2XSpolrE6jQVnV5S5pENwA8WyF/1iOytlIrSbV1
a7AHWKRVq81hCCFfpslp12WTdRjCGpW/t1EXvQWwAszCWAqb/hCtX45Pszl6g1f3FZSAprA3PURP
wHgU4w74Cf4by93WW5Ebc7/l8LNRU2GCRtBIIHZ3CN8Mx4HNCOrRj5AMdTBVfIj5qtOcfrFfbMis
FHa0/2atUA82PZHfut4GU2cH7a0/mTfEctJcExv4s9nP0Md1zYXvdDYGYaXZjhR6zoXzaNLpjOa/
uaR60L5ODCca8O/Y16GWZDLRYltJwQNFyP5XRGYVX7iDsauS4fkx630ACaIwbHMcRLK19I/vGhcD
Wmh/H4PCBdHxOz4YapN5r24lJaUWwux3qF7Ljk0pDEj6BaR6mLe1zhjbkRCpjJXuc28Rm8FfjpCD
4CWmehIbER03fdGKdGEKxwryM6ZOtX2/znHQcHG1mizCAbsDYdxiBCvxfz5jJ3Cor23Es5EnZxd5
jA8xLSI8Usu34psA3f9uBpctfs81yAIQ/Mxi1fQX5VoN+OnSMNXDwuR9xLLYeXQhsl7PWOPvXxZN
XQ1fRbyp7feW+40SprSMaenviaHIaP+bwT+Y8JkgSuPyYeidnwbMIpKw/4l4UfnKbG18ChThuQec
RIwhWaBXvDExZe8ZD9TXjkIFjv3g6wl9G7cK7pwS7cdWRWRHXd3Ryu/FdzKNnmL/dwegPGczsF2A
06L/pnOQHRlr9XlVjMRkrUWPtp9O4ykZadvg34PysVjPRRPEegT5wewlvOnw0HSm36BUDaj0xaW4
PEqRh0QwDysRIiHKwBCR7xGNAtqFy40kdLsvM/saV4XPztMTsGPacffS+L4JF/+llndfeWg9vK7p
1M2n4C3c5Ah7IViS7PSWq891joxRS+T1Bgf7aFvWaQc83pmt4XKGsSSPao7xBj36z8N8s6qPNmyj
zhwfE5Dk5AYkMJJ1pTuLQIMMb+wD85EY/fBXUhGft2zz6oYM0zGEyfs84FPhOVXz4LI7rzUsWr0T
vL6qcLKuCkkecPvr3ztZ+W07b72vjR47aXE7SIZK0s0QU6gKcq92vIU1dzeDVedzLhFjQk9CU128
h3Tfb15Q05FW+OpZ9hPGp8DeIFM6fIoY+JXwLwYSGLfhowhBjKLbOl82G/sOZ9CG90JscMIWwzFS
ObAJyGfqj3TxcyxTr8NYD9rAeBUQ8Ib4J/d0ZM5f/7bPZlGeLfb5m3969dfKm1dRxDnB3j4W+bAE
2cCv/T91/8fHon0faU0nOnKCVrccBU2E6Oi2w1/zf3TuIBBxrmwfzb63GokViSulQprpWylv6mxV
nTXGIopxPxwyEdpBXG6zbVyfkT2YsURykNK2KdPixElmOhdm4MPY2GCITDzxVUb+cN2mWiL7RMdA
2r9k7JmR/aT34l38k5YYmdGyaOhF7plgq16bFD6F+iB5t6p2MZlJG9n/BnjXwzeJTK3f+NMRXejU
0d4csKP6p5iB6Ss3Vf+c5tmhYDThHjgZqcOoShARcPCoqb3lgNqSuesnwfFp6+qTg27ctx/C3I54
Xst4QnVKjMpzdzEC3I/ISdFA7ISVY/fIBhz5zXVUSXSS8bvlqNcP0R+pNwG3UsH6fyr6kg/rtNg7
zThqIMvtrsIH1fuLgSmM4v+KzcRvV92Xy5C3qiIQDj2hmJDmjgb+wz0n5qqz3iyxdb0aHXXUlG+d
2cstmd78reMGaKBMcRuIGTEwtRjOkNEmAt4rNWd8DSj04HObLlh3Cg7xaQQBXDFs5LWR7fbDMcEq
5LWwFCPLWdykpKiSsu5cdBGY1e1/CJGgGb+8YtyDOgTG+G/leMYwa3bB0r9gi0FVhy3BTW8aqgEg
RSEVxJyQ2Pnsx2McfrATSDoETYE1IlSqEBFXn3TGaJEuJnTyooGI7qf+BeZldl31bx8X1aq3lmAx
4fp9y0rAISa9OihpnSrGteCTK5ll5Tarhubmw1FGTnglMUo90LdbNUeOiWbzr5jaMDi4Mz6O23QL
xudWwDWgbN251No/W5Iz05pJSF0xrm9xWBdSeG3ZgGUhzzU7tQz5uJ7Ro7h7DwZQbHgrmhAtrNat
uzTFTZZdtFyzh+odtnrdwdGPgfYOWuXT+mUyqgwWOnNt7BpDYOKXo7OKRZlFZ1v4FlXC/TDPVE9R
nIAvgZ/Vy56Ifz5ZGRsPbKWuH1HfYBJZi6L3SjYysNVGN1PiVh/IzfddYK+pTGyIrB1Z0Ly/nlrz
/TDs01ZB8JlxjYNjZPg8PCf1DxdI8zOQ9/D60gDHwvVDv5p3vwheotsrCK6Y71f/sAj+VSlr5kqa
I5ku7gg3v9ckI5L0oCYhQnUZjkMptmDg9UL4Pb7ybfljXheFb3mQTDVG8sHuQIL8grTO30PJ4c3W
yVlZwB+vIT/+9VtKQ/57V1saO8txrsaDtPsP8dKJ9i+uiRpFAI6VzN2o3CHAAbrg0efU3wEyalvy
xmyq9y22kDH0PLeBdFOz0Hl3fZIkvNs8u/U0QzxWnl6Yd5tMm/lQCYkLTyoVUfrHOh6B39p5LMVt
Vkq81KIiDVEnwxPjMTMDN6BzdbUC126VqCTFOVVQ/4OQ4EXqYAm4fmthvHgiorwftSmdm4NQkIw7
+Ay0gHycxKUADC6nRssk+UJvenOSltzUnh7Xg0cEzHf4uj8USfKIy5zxQAi1XB2fNJnd8t56sD0K
b8pP/kR7lfY/Yp8zTm3ae6TvUngscKB9GaXLL+TuLF5UcZsN65zMMNuXkEdLyd7pn3W0h9NUxtLN
y+dCXr1G/n5FSlzpkQGDjPf3mA0s1L6igtYQzCI4ezeyPB1wqQcFSVR/WYsNt3tqHEhbdAUgK/fS
UzAYF3SIcNrwJDHYnuYalOx0I3qiIbZbbvXql5o4F8+HflhfEevkemUE/2XHsKiQTay/auRR1sLP
m4urKnCuiZ05TltrZ3Y18k2Tnintdqmug3iR+ly6AkYW4/3u4vdTbpIkHMLuClE5/Ol71YFCBNWE
ZFsDGy7zp9POF1vEsREAW75iw29poKQDW/751WD5uGlwmccBrlrXthNH6iMI12jRXmGV5SStwFcj
n7UWmTpYfSb0HhJO8vEFOTs7vfYMwUEiJCLskxhdaQSg9riKXYDnCxLjgVlKxVagf29Ql4SNRJLK
mGEp6wMnFNO6QIflW81uyopkeGLg4/kNe56Ru3TwnuwXPLkxBKw2FeknruRIglOsXims+52JLc/S
KBogU8ufuu7W0mZw/0wrux5JP0HcI3iQHdvAcIhzvnyYbP9qk0nqO5nEmMUqfvI3nHQxcdbNfjWY
OcGUbpQerArzFnUT89cQfcDyEcX3sSvSrz/zmxg3GK8i9MVrg9fs/oDJ2jjqpV8uZAy3dbrYEy+A
fNQhGiV+Ub8ioJN4Ka1cu1WURAfid9R1lZsuqtXbAr+2ShhdnTiUnHxNq6TZv2YTCxFC/JeVwm3K
ogH9bJ90o6ewsd8xZx4E6DPUYFqJlPtN3Dy1S+J+ekiG3zIqNregf8+UdMWKAZZi35AJjxQUA5Tz
5S2lUo+2uxt3UiB89kWQ0mSKtPYqYVk/wxxEtsaBX4Ec0l9GriMnXhqu+IF2jPS003oRX+Sq23pn
5GYeolUTELyieoWd2Cs3XqlZcYBxhuBqOBfbPqHhkeYOfcL35aqeL+VJAmFVVsdE++r3THKJ37rK
C3/BpHNYsiqfbmkt7mV+Uqx2rbYC11pe/0e3M6JjrFdqcAcXWv7jbRRrK8pwyXCh04P/jPfGAs5+
rowX2LhUnuqNKK1TcHWV6y/1l7iIKD32bJSQgZxDk8qU1n/86VSApSeFN+BSByZeE1jYRJ5ZbLac
b/EbEWdT/iaAaaZ72BIezr2GuRF8uzjhwe2IRDU8JpOxvgje2tSdhor/nKxDlnSzWHtt5jCVwCXs
GGc1x/vk4YMWVpgmhp+2GRSYOWmt2lIVjWbfaBKxjzZUUrWNQHq5X0b3AZcgA103pw07C24S5m5v
DTLjCUZCTQ31sMCmkC8EcGowJRQyt+dJFIh4e+f7ZCO8SJQ/E1twMfRuGnHc3beCJ4T3G94lqQDy
o0jx8esf0ukUTlM/TYPmOAxvHi+urjFsMVXXfWW/O9oaiqFnsQJ+MNdowqyrUq0+whWyOitgCCnF
rW+ajuXAZPlx3OreYn/fCw8t/3NPA9OBrYYYTNyLTrsbXd+1w0wUQniQqt+DcqA1JBub62xqGVeN
0cMxzqu/Ig5JzLJw/l+dDv/qSEvccRHOjMhpm1aaoJsw/w2yzXF1DRgoSqBMvg7x/yh6kGSUeDJQ
XTCF4+gWEYz4VVXg6iv/zFcaJ2AKonS9t1poXiOFU3VidWUylKl23lwBuKuKYrO1A0NlqH3s8fZN
Yg8vO8rvboofGffUBmtxeKCMDHQoyhvi3CJgLCxbCtvtmDmNY9o2CGexJKEgYD3ChaqGzr+keRtf
jabCh4UOpfZpJaHsLwXXsf5Si3vlHh4Ep7tQFLHj1OmLTJcr9b/8yB+hmn7Q5drojmwSXHPR35Xi
GDoT3suA/nMsa3KWlgDPVFL/+g1fjwUVwnKp1TNz8zh/AmEw10/ZXVSPf5QE7SkDm1Rjox23nVsJ
V5CCtCVEwzCyUj0W9meypy23fuNdCnPxMZvZsNOoF+yI3pyCYHCTni3x0yqv21wxuBLOJeEMNbkA
ipO9SySezcBCqEODTS/x34zCjixCr7q5PGMZ4AIOfIzO4vx0kH7X0mmCwwA6b9FGkdAjCmDD/3Xk
wImQ8faVvXJzkotO0F+5D99/wy74h63NUZ8VUEEHydjn9yozToE4mAQJ/98fxavgV5dck6aleBCS
cjYh4jL59lmI479OP8jOT5zXZBpn8034Nj40JagklJHkbLYA3lET4FQcK9HHFk/xrH+ryMGLxTnN
eTGCL0uoOh0gCOhiG/Xb/q4TtXygarmYkFSAIlH+2SfsGVv7sgUUCSMBPTgzxukZwGoD7ydxuCOD
HoZCg6e8IhJ7PrcCuRMJtvwiiKSm3zXxCE86PZkFLCMWmsFl6Wy+lKPBJJ9HnTVZtrmz//3o/kTS
o1KPXobY09RNXlxuNqXnvt9DsvuRb+LRQVZHD2iRBW6vsuHyojpfc8dgEW/NkP25aM/3S+3TUqcv
gbS6FxiNdiarD74u4415UvV+Ev9I3yLasy8WcypzbAgs4xqnX7vDhSOdp99Q7TVwNkIiOCagrbhM
AEKO2Qd7ZUkNuNgranjD9TQ086lJCWw0d5h+gTdhZbVUzLLkiE1PC8k5Ha7Bi8XvHbCfUJV9LabF
J7+Q5XdGc3zKqEtaVhlAyxdT5AXlN4eHcLBWotVnViYqyH21wnA7RtE+fOvIdsc/iauWoypYBP4U
+oHWY3Sei8mFgXva5zNJp/uYrfpcpq5LGihdZYIgbLj6f+IGJ6A0CrQKwZMSCDIJlbE5A4nT/dQb
SWvtjI9FG2Vpj0qLMkNOjvrejS5J9rpqslk5ydviGNHTcFv1+xc3RKw5+n/cjIkinfyCR55ikfo9
7fl5mjOZc/6XIj9lrV6yBBwQkgeQHxQk8SMN+FJGOCNDJ3QZgDi9V1QHiVsudId2FFLqkzVLb4zy
oMtfo/1JSvW1mhHHNtKfu7cV17Z4/mXo+qCITlo+fppFleG3+u4pDb0RgWZG9xaVFZaaUaTvxLst
GZ7DKntCOhCQSEOTSC0Z+OZIO2oKuD0UJ7wVWJtDSVxw2Ecj82Ye0pFyRdkXzwn0d4vodUQ2MCLm
R/lThmTBpkPiitLUbaTpo2mOCPmZhYopLyfuVSl0gdgf+LQ0BF+mgyccDrzWXXFPX/oHqbNg8WFt
i7m90zioPWaa9JFvOuAiq9YApa2bvZ82ZiTdjsniMDrZjq4Lx9aUi+ThVopTMXSpBcqT8oM9EBDW
vGQ9julGmwEBdtAc0aKK1nGjixrrttW1RiFwCQfIxRXHXnO5iGGUah2BO9f8Hhp4aBb55d2nk2IU
7GU6VdE1czbbocxYYroJw4/suF/aCIv7KSGxXsA1NcnriAX53TFcjbDScxFzsq9kAPUWccQv2+o+
+PpLQjmGtcrfQob6TbduWaB7MUM6kgCQfwMxFAqkGZfhfG7IfGLg9iuvuOpWwDuQffFjPwLNn9q1
CE9xfiNHqsRkVZWsuTnf3DeerZECjPO9/NdAT9T/ldOWzx9EaH9l3pw+7cqtV+G9tPeMLUYq5D+8
w2FLc01QhETdbJvvISjFezWqYQZ0qgzLyZbr7tLSifOZorh9olC4HqijksZreaw8u/MvhIa1Qmmi
HcYYX2kNfXMXPjFjJx0i69zk07oQUGYjLcz2Y0lP5JyXV3NTN9QBU2aPXuhCn+bIwC+cnReJWJAP
Dct/sjABT6RTVZqu5lh5BFFd2gapUZUwS5YIlMLhNCsH+Khw4ESK4KuevIe+ieh8a5nnJQl7xgFH
WNiRn46QKjpnBpIWJsaVWMcE5MD1+g8h/WDCLQaxmpGb/Thti8NzioubLAApZgkYKqm1+CQioZFL
d/OTdeNkLpCbNKbW6HXf57Wc/Mz7yv/E919dF5YwDjKu86UagwG7/YfT1+1X2rvjjNp3ntBOzk+L
WlwX7pRbttbj9dp1FJGLQQUnoy6gUJeM700AJ6RqgYx1vrpsBKYNrC9rAdPMN2tWeq8htDe98rrU
BdNBJhfViWzFCRfPUELEYnVaAZtDcYFSuwf3iqCpq7bNZR2F5cDuq+fBMD5lnrOVsoMRNqx+w6cO
kOVsu9pwMLsshWIyFMb5HAfJeF1C0aLKRHi2lo4PI4TBzIOOrDdvM5Emh6tSc7uzBJEI3B9jqZsd
INZr2qBJ79XcWbUrtT8aO+tMB+vz/HdKDrmVthsJPE/nR7ClQGMVV+1nEFv+745rgpx0wrplug5K
Vhn85uB+h13eaZlie6KOaHuoqZMlxGLwfVlyJUATptkrWrdlJpnHNEIpfGCDZEfaS80oFlhojQi2
bPGME6CQrJulGchiqZK0Fg3sYJvhyzEbsm2MQGBwoXYgo3hqCtu5h7nFMwhyONi9pNhDOVsAONoA
p1JywhTzDIKSYbH+j4bknM3vlUfh3zHXG2kablWI/3pkJerpqU1HIN8Ec2HB0dw48L9kxf6OAFxx
79tsBpc/QlX3f5453hpSmkUFYv1QnE4aV56+GFj55neHW/XURy27MeErE/VXtRm7wEUFpsERgEYX
uloD7T3/x4pOLOuz7zXBPBHxOCJLkHHEfSn0L9O1T18OSTO+TncV8BKbSPm7gWbKBd0Yu8WeKBpy
GO/3+2K6I2fYUKTlfi+Srvh3JMxO2gs6XLHN8U6C0nhDMuI7KhZqxF0OKEfJcF8QHqpavmJ9liTj
TwtynlxB7mTpyXbyYG9rP77eFEIPx0YSnWmDcoehdX4dh4J0cUD7zDQB5yekpR28hpxjWGfbXReV
WLTNQT3QAs+g5N8SFAnl1emBSJ7QyZm5qWMWbb/cbk4mTQX8n7fvqu2BaK8EZgQ7G6zUOQNfjVHm
pg4B2rZKBEfXqlCeMX5Dm3sadPsrwdtskvmm04EAjAoVKSQJgoYfHFlIInf7JHqvrTmHj7XphZpk
Bc72egGYU+/o+w6y5jIA9QCkvfejDD5sVy+Cy37jMdSE1zQVJ05sj1kFVFMJOy7lquAnQP6yfz6D
kqZlFNIuBavsKhc39d77h8jwPQYmDIm7cQW1LP3BE5LCCJOpk1+QsodWxP2gDhrGXeX+YE2B/8Qt
e0xeRr6hNQ4D91dhI13ZFGSBw7QX1sXOHpe4rO0zUT8kQfv9QNzSvrXcWiKRrBpcfYLaJnCuF0vm
R/VWjoBv8llK6yXDLAH+qt49zuj5Yl0E0jd3csw2PRu/4g6+lLVK2NNGdm887WuJluuq281Dn/M9
SGp1Mb2XYWYbFPhZrAvGPmOcP73JL8lnDbdGRp4KLD52CFgMWXT51pl4oaeigAxOchXNedRoObjz
lIYJppVEGPk+JtQW1YOib1U+IyjUstgVQWyWSxX6dPilf+OEgJ4KY2nUazIj2KW59F2J6ZWSeq8U
psHy1tubRZ8o7mL5DhtNDtJKkqpYC71iOiGhoxpQQQnuGbZ44mfOjk/P7nQe28ZuuStcGjsEeKYV
L96/Ru3JdnTktLo4WUtIfSUbUSwROIs/SIedXOnHFVv/r5X/7IA+d+m57K/6d14sww8HX8kgNlm0
451MRBJL1pciSMwmv9HnbD4o/mXaIWwmqK7e5q/PvUHD2atyspwTRo8c55+xqIL92izcrCHX8J9c
yZUpOC1jwC/0OGNeixi4Ql2niCGBNK2p4wnvsoHYwJ2etJWb6DoLBz+PW1KKHHNw4XD0e2/GGU6D
O8OkEFKHdrViRJ7H1nKwUjTB0D6FxcDtUBLFcznCDp1pbW/KZg2A8c030Kcl65mwfctD3VAkvCx6
YGt/0nbpV3UxL9BgilXj/urdbzfAiREFA55CUuhpghHBtS70515AW7hljdLY2H+FanuqCYj1oAms
PAhHVUWvgKctz5xBI8YChq3kU9/jz4mXBYtae+wsF9o3XRy1KPBlvQ7j+65/wNEMsMgcq8RVy7nM
HP1JBIL4FnnA2zTBavpRD96HKoM733uVVJ9cphirhHwmU3ZOarKRAa3+Y5c/V1P1dfLJ5Wq2OzMW
HHf2znvtOpG/QMbw8cu+EpZX9CBiZw0iiVBm4UCokGTiq5kQvac0WbPojO+FMN14wn7guuHcRV4/
jXDe3S+NfZSmTQsZ4X1nrHnOQMqqNlNdGIh/989m/aumPdGjY4CepVxAe3qa+la+Oo5XziCTm1vX
I9HN+/wxE7EFEbQl+NWt6Wv1fxD74G1p7JoIntSVcnqM4a+9F+r/olQ0Pe4EKxNWHHe4cQ/8Csxq
wE9Xla7V6NrW1fnOPkJMzshMJYHfuLwcakKmQlgEnjGop3irrAK3+gtsBddlIbB+2EU5VnaAxOl7
xLsppMrCvjV2+AN73B4yL7OeIbZWmx6+AE2ZY2P+tbt1V9PU6buHVYdcd/b8mw0GLOmktZKNb+Gq
VOsjtphwXkI+bpa8wkpku3iYC3L2d/NfBNQ2URYZ3eclvO30gmjz/SNqfdd3klvZ9zrmmhuov5ur
G9K3T6TF3Zv8hE4/h7arYrgGX9Vc16PkDK04MH87v/cXCKOMw6YRS5wJnWloGfk0+/SWYFBZkPeU
oYAC+G0ueuM7KhABANB1Dudzgh/f4YmNi5z3ZWl7+/DC0kZGh/tGwIoIdzaeQ7svalH6DJ4ASwBW
qIu0VO01sVF8mCxn4cFbECVA5UExg/3wlUAYHLQrx6z653r1Z5bA9q3mv0L1Jll0nBpQHYrxDr+W
B6GaRfadPrm87gVRHuczQyitZhkVOUSx//dYyN1lHk2o3+hxPhjTO0RRjwuz1XlI5kzQOMlkX/Zv
ql9RoUTuCRi+wKKnCkwImYu111X1gW4kBJ5FrTl79592UU93ffIV2qxidc2/NhqAwQc2/MT/6iyI
iI0TnDK6GprZ3djZImfKT6KVXFdsfGUXCX3dmHBq+Q6CVZV1YgoP4bMOo4Tw3WtgfAmMwpxY3Iix
as2hvIvTkkzMB0ysxoEPTvX+9wzO7/Gj+pyKeS21NVd7FqYgZTq2TRzruetxcfOHul+ybhtDpcih
LpFl+BwDZMeG63wWtZA77IODePjmzzcF0dqiJ6jM5xdq3+l9YcoH9DcihkkbuEWLUM1vdcTsk1D/
QPaEC8MBiY8WeKELHVuTj99AE8hH1W7JsI0/Np5TmQiyBQjOjz8TQKtrKMUiuP9GzK9pnDwClzAv
HEQuj2od0+/4Znl1W6mbYKjJPcL/ipHcQZoYiLhXgcbnJoFN7hLK6VETzWgUdyO8P6VDPXVZvEZo
PG1hmNWg9uX24nzVGqdBKp8Lk8+Ro3Ef4NqtsNsOY/H1yzwANTFWj8WCM8W9I1uTIdj3NMkSOjEt
7oNn9xnzPp6c3cdll07CD6st/xT6CdgXl7CUprbtG+VmDSe0jw3KqwdkSNSEi26epckySH+PegjG
aHdEpDmtRScTwt6wY/3/qHhHCBmICK4J/wpejIGPKS5PwNFIfTyHOh0KpneIYn5zhP3IOQEiNUpv
8AxE8dWJA4frdAe9MpZSBpXoWSVqiLkEHwvigJeHgNOtkyqa4dmYNTP/TrVhpC0ZAQY6GN9X42nV
eNRkvtXt+a/gO6TtTKixCdeXbB9s2u/YWdbrxrLrhJLvHVIDoLSFp0aT5/yXMI+ObDmSIlLA7xW7
J5V6rjGRAc3mptTj6Pw2Ye5jjVsNlJHPHw0CcGkTbaKuIvjC9jQHpinlkpptFsglcy3uzZF6YX9f
AznJKxU0xcCTT/3U/iLjPJnJwywX2IOZljq9JzMabY73dPgvKgE8gQTglWYpFEU0Bm2SeYJ/GIaY
3hhX8f0lL8K4Fo4B9nkZvyR7DxOhNdZBWEnXEiFrpR7cvrXUeXhFTWLDx/9pWfImc28eBHNaljQe
MWjOlGSGom0StJqMw2UxoMEL33xnrirkGqX4NcvzEkJTTJSQFgbhBP7LOZFVU0LTVL5wOGE69wiw
7N4pdpMQk/Yhsy1qkam0+QDym3QEckB8VO8PJT2UE1pSHonLNuKiLMXeOJb5/h6hAVOLMtdx957N
+o3ScNn1OsnL8pfqQS8xYgNSbsWVhe84E16TMlsEKbaMyb4I2I8mUiGknzQM5wSQ/vDWY812JxZ0
/vKR+KbvI4PwbdmzMQfZ58FlBPnbVXBmiCRPPdZZN5v24Zaex5aRIwC3VhBAThsXbaUW7sXeZLXI
MMdL3zASnwVBTBViaLKC4cxgriPrlxtQv1lPKDzcE9T+PW3bsOkrx0hujimopdtJ001DMmFYGx9h
jsAlQNxAWjWDytC100cNCtliI3u3r1JQfWXM7+eVEjXOfEqIUVEVTPWStinh8VyNcZJebbCZN/ed
jW5Enh4EjQ3HaNDM0pVcDH5sbtN4rGJ9XY7mLWpMpJRG5QJN4ri1Bx15oTEMzEi0wg+aRNrqh4Jv
7oPNVwcG6TRaZXwhp/X6Sp30KF0F6LKN41pLU8H3UxI4J+8lJqa1+k86bgM7X/Dei22Ed9w+4BhE
24HBVC//d8eu5JXM9OnK69Lq9fjD+Rr1V0q++DcDpHfvxfik4lkhL+w6RpI6Nce+GEgzNqamcaVj
jVWBtFtWADhKxPWQM99zVnM7b4AzA5Qy+G/JUKzpjrHmvUDNXruzS4zUjPl7ArNZZbkeI7/8bJb3
jFkAveo05htSqCYmlPvOr4tU7LBrg0Vbqdj2b0zTnEF2o8F0Tt4ca1G5t9zBJynm4L+AdAxik1A7
liPBbhwe2Xqn9QVt+UfKAiBvudKrKB07/uagZ7OcnBsdUM5lXfc7TD5QG1kOdrL33qm+p/0cJnUx
TQpvBd/laEL52qq5UqPMEzP4uSsOvfEr276FWCn2oKFt7N1Vf3Y2u3USsy31Q+xZ9McpJXYVJPeg
DXdmvLcOYi9+54TotaNZ9xnMUURURC3fdwyYBB6AtWSvFqFsOljbYXtivoBFLmSFjfWriARi91Ug
36cMRlgjRLNC9uQySp+TRJGGc7JNA5HtQp+2ZgXHbHTYgpW/tvynuPfQKpIpas8jhDZzNyratecU
Cy41s7fd8C6g9p971bislZmSCO01VfWkbPAW1PO3bFGFmTYK2MWkgb1GNWgkv1P8pel5KF/i2QyX
I0h5zFIeM74DsnK7cHvxjEFNvz1QxO6pykms147TlHq7ruJ+FBO2dhf+zCTBG5OH4FtcPn2B5QJw
Gv5UZS9PwU1UMA0Zgja0QMygJdZkaoAFTUEw3SBkBJZNOHRfTYNLcom41GuyCnJgsY9JY52kxYt6
Umbn8p8cHMrS1zA8RCDnCGH2W6UvPXIpY+oAo2doCWD1tCwE/cHRjpXJm3FIYAuf15WlLc+Kzduf
0G+tXqT/NvfssIDWUsuuDW9eSk4QWoT5KUISNmnmZusXIGs1bx+trFXqfUCNyQkAPdBavoLZe5bP
5rzqiWH0TQdaxMVkfcPR5miIcaPB4VaEdOFGmFhosQ8kvfboWyM+1khjG97FqLe1LphT1oBUZfNF
FDCGnSzMtQwl4QQlUuxdwXB5rYbiWldKG7nbIwJ4OP7R61GswPsFGabRZRzDPwBpjFRndenEhx5o
RGa9RF3rnHex58NtaYKHwTK2yS+FqqrB9vrcTS/NWmf0R15OitisaIXYhk9OcYtSletJOobX9S25
I2ZwsVtKAR/KMSEuBgiRbUDByzmWlhfXWGh+p9EuAS/tViSux+VZG6zUfP61LOhTSr/FAlqcsasz
1Z3atHnrbpxs2GI0oRC578BFSfUFKBGGxApBdnR7L8Kouc851EJCIigz0qmr0nmDowBuTJRkM7E5
gTZkYgMPGU64No57AzdqXZVLGpWrwOmmTqmTPYgZ5FvgmO5mDBv8V/7E+WLYtXzLddalCrGnwTvt
Xt9lS8FsXdEiMauAvOgP8qzXSeXfpsATh/pn0oOJU4vWTxwzRixRUEXeLRoERGyeJ3t1hh6GNdDW
5smiWWeb/woCm+BU9KfoDU5aVSyYRMORL2z1JOerP6LYJWOOGJDM40oRh0uZLZXGPWaKbP38wdKV
gZL1wpo6CHXB0Y/JvdZ2TcMxtlAebxaXxg+xfXU9cIaAxD+fzCZH5YdBNgv2jiTdywQMFoHfGqYy
+pzz9qmYpOwHNPYwStvmouMAFGmPmh3FvRmEEmUU/uvbLnMWdVFIrFlFsWtKVVx7R2X7uMMhMc5b
N7kdS4/qfiV5F6qT+RMWQWfWjpg4kmedj2YTaLYSmllZVCFmD6tX7803glHD7qZYP4l7ZCbpvJMF
pTYkClzF1pnOXf+JxnW1dKUShvwv8fe8fIlXzDrMvwPBTz2akDtSHXYhD2VJyTZ8GCLxB0Pf0x6k
Ky2/a9jlt75dMEOtruums1Xx9QAoLQVPWslh6dsPYR7KW/ghSGb6RBLgkAshLVJbrK8XGFuvAP13
fnlJ78CCBu09mhJCDB+SXsxq/EN8VqI7MxFXClbpT6NsuxW+r7/+MuKkQv6ZPUV4I6hL8EMYIyDX
8vQzSmuFkKRQZp6+6k1vWPw5b8jW9LC9Dt0EqdEkqK1/Rw07Qct+r0Hq+6bSOHvaGFuxt7mI/EYG
HeQam+TRxH9vxbWkXxy1FgXmd/FSkLWmKBhXjTcl2r8GJbHmzHLn70lBabD55od53L/zdUMlaWQJ
2N+2HKBxXustpQEHGs5DWfOJCH+iQQWx+556WulvvMaUbmZaTEEmdWgyC+0E8HGBkHyKDwMY19vy
2YsOn9dP16J571T/ZuQzYujAbu6K5JSidpM5ucoss2aqc6Y6L5yUlI83xZHgrWcHrRNbQXSDImSd
c/cPsbYzZVAfkDohpN5OC4aCYfjOUPQQ7lrE+d/CgMjIMydKVjJmY5GWELuRRIhtjZPgKUICO/+O
cUpzooOuNSSv1QZlZuBkmKQu5k5Eua5ZoOZMiMmYuiojcxUl0DXVFmWJIc7SZcrOMaP9SqIlqa5Y
GsR4G4vhttgxxsAFT7NtWZbg0jGEX+mLfL8IApKjNDchp+Qd3MqrxsIjy3+xi5vO0dMGfP83grvc
VBIuL7KBc/VxAijeQ2NjO8TOR0U05wZ65ILwNO/KZyPQZ6C5hO7LEfb8enuMqaGHGMDL5uo4vfjO
B3V6q3ZgMrev/cE9EltHQt/YfjXlNO6YcDJoaTrGhH0AgSmjynZMdCLELv/gmWKzY1jUt+VSk7Z7
70swB9DN4jx+1jKeNBiZmYLflZ9A8aUVWrGPNF+eF0180IKkUe9S+MWVkHusKT3mmT4EujXPEotr
SeA6btaD+wJOfuPginNIYuGg/rilH2071RDa1kJUa3IH1UczwoAyfyTxXB6IoCFw+55gf5/QuwSs
1ezT0UAUKc7hSyCxjwjM/dJETKNViT5IT4elqpKw3XD4/v+Z3nU1/v25wMdg34VMcdAWLWIvTEWg
Bm7Y0VPEVcGMOssOivQ9LGjbd8pMfkkCBKyg8z7qrQUhL8Mt/9I2NsujJgNsLlj4b1yke+UKXtUe
sk3Z/4lpi/AbVODFboHXJn9YwxJy5UpgFfA2AeM+3L6+jTvLnUXC4E1BpOJJ1P/HGz1dyLq2TXqC
Fs23yQsZAdhUrBSDFpOVouA3kLA8clwjjRi25K/TLxdbSV30pI3hLc09lDJ3PxvYyEzY7TV/U+dc
vRJaJEpjs45B1IR8yUaFC2mThiwb+l4RD428rKV9j9G3d/8f+p+9HOzmMxXPUhwFaJHrNCVMlSy2
p/g+VGnt3ufzeaMNjO6ba5gi0Mw4BWpkg+yWwACtImmkNx/yJKTfyBZmLs27L0rMD8gM3i5mjq+S
7cZ/33uCpyyS9/C2iwNniFlWGg7XplcLrcujzz00jTiNuPMcElzdnfKseSEAT8rjOfN882A7mrsc
Q8A4JEueH8UjRjpCBMYXnENGBHdvXLjCWxHoMGclGqvd+/NUcgqvCadQdSXRCxWE6XkB9Vi+32xV
6M8RWgSL/w75VdgVihX50Tg70trwA5UaufqQcpGY/ObGp6+1UUuKh2Stosud5N+hKgRHXZAuBm38
Qi/CLZEUuxPqGeSdz4UXZgqAZCShXJetbctVZ9FOWbYYeU7KTonxgol00/WygZdAcnhKh4ENhDRf
FiM2GdvjvFbJFK2p1nw/JocAzR7QVbgpjOR0F0iXvnnTrPB8y4UKyQovsmV4+LHip49hF2NyCXhu
HbiOCYq/vi5J46xynwVna1xsL33dt2UbvmsoroEIRRvrd+VVQo4GRm5jcQsENDAzpPbbqXaNQnvT
XZ/6pMNOGK5ZerxzXtwnGe+D4HheSDYuzssJwstJIcYw2a9pwMLlWXmkvK2K0B7bWmXC5g+olA9A
LPMdZPQXh+bLLt/Zx2jstPMzZvTzb1sltl9ihbCZUHo80+yq08V7JoWLQoHqSwT4aLGRADTPudhA
9FZ3V/bth9zN9jlVaA97xte/3F2hqSPKGoCHgSU0HKG23uN1yQCtaEpF1UJ/xtcS8P6o0uHiGuxe
BF/xEkNT8x6COqn3N6Dj4HCB6lZCRkoJNz001rxs+wGmF+wJU7MEDA/HtDDw986pOj3oFex5PbMZ
3XBsqTUUJ20/Ry+XWM7sfuuAkBHdUunAEDrvGzJRGuXZTdiGGeBNJ0rAt7Oex971XgM9a5a+jO+H
+hCzZ+tFuxM+lrWDU5PtR5PDU9ZvagAqGVirFGZ2Hb/9B92R4VZXu7xbJACJbnfnKH0wvyvuowWm
9cLe6PuIPKOe+StjNxAAAd17u3yXqVaSsOz4o68CW13Y8WEdACZeDynTkgKdkbcFj0MWEKAHtQX9
/aIwuaUmcjq/Q26J/c+7J/heyPoo71AwDw6grLpYpPiLmByD7EwXvzL7QaFCUXwxD9VTuKJf8gvM
mUATZf25oIZLq22XWgCVlZvUeg2RLP8IdAarymVwVif9f5SAANJPChiWzCz+ewhUj965B09D7dHi
jwMpHI0tBKEQt/1ste0e4+6oyD/XoarbTI4HNoqRvZA0W7CZHh0pytoUoPOvAbYQJYesKb15Tpyn
gt5sNN4tEmsrlntlrLp6GVd09H23cdRmBcPWJnJ9SnftPTX2TTyuR/BYAQeJISmT2SDEWq/oPJh/
xQwGe1li/G2/yVIuN/7hHBT1fLbWGnlQ3QyILBNa1k5+KLhKa2BWhutH7BKeAgl4Y1ZzyRO/N/DY
NvWonDDj0Fyt7I/88OsCKyrMT9sq9JDTLrTcASAB7H3443lu2d8R1rCGIBk0fWXQygnBT2nxFsTQ
55NVpm2UPv0PC14Ifv/0BmglA44X43vCGAO2wstszVIDYR1bsNbZ0WEdhU3m/Kl/dUoOhQOQPNcO
oM6lmyXIGI3ymj7KhhjP0ZmGegxwzOaM6HnrF/bCozfhUP31d2d8io6/zQ6th3BPbCtYTAGSm8mY
RwjHaS3FZ1qSvlLckJPP0Ci5x9JdnZzKjteuk7jQKUWOfitpQe6t4H0aal92VnBEwLAw2XKyDEWu
K17v/ce6HUC5ooUewj+0xAQPc9Un5d0ddLlqU4x+XoX2LGpw3pDTnXQuSSHETEvWejdRrVfeXEBb
HwCv+yb6y3hfIsMTnzD5miXAexykjmByDOQX5YcPodo/BNm/CnqRgLBQ4B5/0OQU+pVdirlTn0S8
N7M/Yzf+PT5NQDYRsFi0pcJ7XmEaAe3iDmS8plI1JtJwkiESG89Vk7OZNjdsj2Pt5iWzp5uwZW15
+3rf1E1OpW3jDb8D7oN4VpPRa8WCZjiX25Um1Aq5Pu/9SlWngSpUSOgjLnUz2wYn7axZfCHvQJxN
t8t08hd8MgDpYVxkrrttgtUHdDS4+1yDnOG3b7T9xgZb6qPVoVwhV3rjXX82lbILEiIF6eGAPQeq
EgABRAJbUziCPhDlUH6ljLW3UM7ViRls9agslgkmnEWWEUg/9IpPmVmpEj+IWh7/aivd1NNvRduK
NzRCXi7/LrfvyyuV4II1U1MlKuZKyNn8gg3J8sYdoK9q1tn/1bFIMp9o9SZx/rkJtVmx7QcO9MQ4
zaoNfYQqxMOYDP+yo52eqvz4o1Qvje0KFIx7O0kreqxobiuS2MoRwMfAB+jH3i8neEQ26urCqa1G
kdxL+F0qewvgIwxZhcTpsicXxLkiHegfWPVeSJgBiiGtAZpg1VJy5e2lv/tGUQcEQx8fjqJcxlEl
Uf2R5YkK4TSVs8YKwGQdGKt/QMpUZ/Iht2NLVwZJn8iRZcSRbyVkyftCbF1fMhBLs/RupSbR+nzE
2UwaNUkD2u4c1q9AmAEzWv5fnuDK6NELGJRcI+Gq9lihYnvloAxbRxaHuwbw9u1JChduBYqsdXWz
uQTE1hPvmgB8lxSmTrHrpiXDd+GIHL2iI+O7YLnEPELZ+I06vEcl6LgMz+bRT3oAKuHk7CDFiEUm
JfIUvYuR2Yfy/XkCNVqIC2FR7w55qInIYAY1qaD2Ex6mX624QstItAzCaon6N7/SSZpM+XZbfy4Q
bsQidr1wAbZwgVW2Wda5fcgcKDh3MLmDvu96fUxYLPlTw8QuPDWhZjKcFzPrtrZZm9cB+/DucX5E
2L9CNeRyaGpGlPyY37/UceN+B/yIRqsgJeQwwakZ0RzfdDGa7Pyvo59h4yycY/r5h+NwUhHTNXZG
j1fNTwkcZNlGc6F0YDg03U02eezCuu/60TFiMCcWWacf/X2oR3bMwqoUe6tsta+1u7OJ9IgPHuaU
7d/gqN4Juvqa5byVMTn9nVkJ+VOqHGGnFi9Z0FOdvXKdMSETc7DkxCsiP/YK6A7Oc7SMTZaAXRth
Boct6fR8mN5mvJq/b/YjcO7DmCovSnyzyH4qiG0vVkRYrH9AJUwcvhhkBTdFFEfh9H18BYMWUjW1
UY0u03ouR76gjb1BlO5B5oAfEo313jqWPHPFm+J5bDvkZJHpg3gauty2mAB/AGjAQd3jSCU6eEPx
vgkdvhV7BC6G+If34G0y8J63guwY1oG9J/oWqh6hCZiIb/VKnWW82o9bmp2iaftGsZ6TsxHOkhVF
T6QNg2lg/FWHQfNXf61FADgr7H7i63ZsqTAV8oB0nAlMmZyhSXYbUKgSwm7ayoJymWJ5OuBqeqwb
VuXwaewzT5l0RD9fODy1jIqzLRdnrA6vTgvILpbx2/JIfeKd7ChpEZOvJl2EA5iNSBGS8j0m/lc2
bjja3BuVTPblbY7okNXIGQW6cABhhBtkda31o0dmYmTlP5NCzIvIBOZ4MFu4ab8V23ZZWARenH1u
gMa3zwxa5qKxSpInQqX0OWJBjmsF09mNOZR05ywtr5Dn0YKoEgeTPqOf40DjxZSQXJetrKmpKABE
zxWmsFuvvja0H+hoJmUl1LoxPkfbsI3BTshFUGGe2Obxki78zsCvfuqmw0TWBWuBaxgwKVmgoKFj
gdv2M/S/h6KDjH0bJExQcJ1rJZDH4j7kDBTDA3vWNXvlQK5Kb3WZjEVxaEpIg+2U6Wz4dJ3P+he6
6TtraxqAzURfBC5WOkV2h6VERzgprW4a9ZZ/1x3qQcwFoB4Fa5rllUhkRM3XKsQhw88jNB1+hljz
WY00V1JTwyNiJiEIRXxPLqPwnOzlS7+O/vmw/8eOASjvfJX4SIu9PuuQLvsLYQXpAuqfdKtLeNy4
4qPXTmCzvBCLQ9TvJGQfRJLVXNESBDk86NXsEBz0BpHjE1y5M7KRIWm65FdjBATWM4hE3Foe4eYR
l9lmfqYdXh7K8PI7j2oRfZkR/ViVB3mB0V114E8mL4hYl8WSyFjZouasfYnt7tcQUN2Lpt4ZbxhV
MqcZ/VaW22AjOudjo4/FNwfDYKeSpbObsVCtKY01r3mJIqbdTS/fVp6CPS5RhuSrXR7fStEiI6T8
bcL+dhiQW3mkgJt6MWX9Hr1axBgbDqzpduEQZXsdc174/gH90gSRxazW4c4iNL/ai7PDpNTEOMIT
Tjnw9Alpsp77/eQ56bBnstfA+cAXi7C32X/t6oCydFHEChcRiRy4E4IbKImsKuFh2XyWIW0hJgCn
fuqGQt6jFoy5WopVO0lvyB6fzOS/J6OPj9MakjHXGOBiBdc+9LIZ5yR361pfqoQE4ih5dqF+uHnQ
91Sd+ALthv6WaFQ2K52B+r1cxV77tfTO8mZiwudhmY40GZV3B6VKMS23EYh8C7dwPt2JOBdCBbRP
lcxi+lCVIq6ZTxvaCbuwUagGP6ZyhhowVbMpZ8kM9qd6TSbxwFA3eWinnxZyKqOT01tSZip7Rhs1
FAhTuu2QTKjaFQey8IYeJ8gg0yWIUadZLd1uy9UxyAZsiRBWYCjSlle56+W2ohgBuubR+ZA1mDLE
HhQDoDO3WvvjPqBZqplIjbgrnx5SEsMQ5ORrZsfE/n5ctyKqX4lOKWhB1v+rRw9NUNiJrupWteFQ
rM6zti4w8xfjI+RgwcAkSIlA/ucUHWvHJ296zMo+KaRMlXNnN893NbabxBLDl4c9NnjpmOft4w1R
H/Ax7i2V8TLZUvPMJXpJkNFs
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n291_3;
wire n302_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire ff_main_timer_12_6;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n10_4;
wire n356_4;
wire n581_7;
wire n544_6;
wire n544_7;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n259_14;
wire n265_13;
wire n265_14;
wire n268_12;
wire n268_13;
wire n271_14;
wire n468_11;
wire n320_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire n356_6;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire n316_13;
wire n353_9;
wire n356_8;
wire n390_6;
wire n581_10;
wire n810_8;
wire n387_5;
wire n356_10;
wire n468_14;
wire n527_15;
wire n262_16;
wire n544_9;
wire n523_26;
wire n463_9;
wire n471_13;
wire n271_16;
wire n529_11;
wire n917_6;
wire n21_9;
wire ff_write_13;
wire n245_9;
wire n245_11;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n383_6;
wire n371_6;
wire n383_8;
wire ff_sdr_address_9_7;
wire ff_do_refresh;
wire ff_write;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[0]),
    .I3(n10_4) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_8) 
);
defparam n810_s2.INIT=8'h40;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_8) 
);
defparam n291_s0.INIT=16'h0100;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_timer_12_6),
    .I2(n810_8),
    .I3(ff_main_state[3]) 
);
defparam n302_s0.INIT=16'h1000;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_8),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(n544_7),
    .I3(ff_sdr_ready) 
);
defparam n544_s1.INIT=16'hBB0F;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(ff_main_state[4]),
    .I2(n259_13),
    .I3(n259_14) 
);
defparam n259_s7.INIT=16'hBEAA;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_12),
    .I1(ff_write_9),
    .I2(n262_16),
    .I3(ff_main_state[3]) 
);
defparam n262_s9.INIT=16'h05F3;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(n259_14),
    .I2(n245_11),
    .I3(n265_14) 
);
defparam n265_s8.INIT=16'hFFF8;
  LUT2 n268_s7 (
    .F(n268_11),
    .I0(n268_12),
    .I1(n268_13) 
);
defparam n268_s7.INIT=4'hB;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_16),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(n259_14) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_10),
    .I1(ff_sdr_ready),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n259_12),
    .I1(n914_5),
    .I2(n468_11),
    .I3(n468_14) 
);
defparam n468_s5.INIT=16'hEF00;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_8) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_8) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_8) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_8) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_14),
    .I2(ff_row_address[6]),
    .I3(n245_11) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_14),
    .I2(ff_row_address[4]),
    .I3(n245_11) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_14),
    .I2(ff_row_address[3]),
    .I3(n245_11) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_14),
    .I2(ff_row_address[2]),
    .I3(n245_11) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_14),
    .I2(ff_row_address[1]),
    .I3(n245_11) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_14),
    .I2(ff_row_address[0]),
    .I3(n245_11) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n10_4) 
);
defparam n20_s1.INIT=8'h40;
  LUT3 n463_s1 (
    .F(n463_6),
    .I0(n387_5),
    .I1(n390_6),
    .I2(n463_9) 
);
defparam n463_s1.INIT=8'h01;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(n316_13),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n316_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_7),
    .I1(n581_10),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_13) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n314_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s1.INIT=16'h1000;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n356_s1.INIT=4'h1;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n581_s4.INIT=4'h8;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(ff_col_address[5]),
    .I1(n265_14),
    .I2(n523_26),
    .I3(O_sdram_addr_d_5) 
);
defparam n544_s3.INIT=16'h7077;
  LUT3 n544_s4 (
    .F(n544_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_8) 
);
defparam n544_s4.INIT=8'h40;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_8),
    .I2(n312_11),
    .I3(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[4]),
    .I1(n356_6),
    .I2(n581_7),
    .I3(n810_5) 
);
defparam ff_write_s4.INIT=16'h007F;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_10) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n271_14),
    .I1(ff_main_state[3]),
    .I2(n581_7),
    .I3(ff_main_state[0]) 
);
defparam n259_s9.INIT=16'h8000;
  LUT3 n259_s10 (
    .F(n259_14),
    .I0(n10_4),
    .I1(n581_10),
    .I2(ff_write_9) 
);
defparam n259_s10.INIT=8'h10;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n265_s9.INIT=16'h7F80;
  LUT2 n265_s10 (
    .F(n265_14),
    .I0(ff_do_refresh),
    .I1(n581_10) 
);
defparam n265_s10.INIT=4'h4;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(n10_4),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n268_s8.INIT=16'h1F00;
  LUT4 n268_s9 (
    .F(n268_13),
    .I0(ff_main_state[1]),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(ff_write_9) 
);
defparam n268_s9.INIT=16'hBF00;
  LUT3 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n271_s10.INIT=8'hC5;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_11),
    .I2(n581_10),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT2 n356_s3 (
    .F(n356_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]) 
);
defparam n356_s3.INIT=4'h1;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT2 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s5.INIT=4'h1;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT3 n356_s4 (
    .F(n356_8),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]) 
);
defparam n356_s4.INIT=8'h01;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(n356_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n390_s2.INIT=16'h0200;
  LUT4 n581_s6 (
    .F(n581_10),
    .I0(n581_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n581_s6.INIT=16'h0200;
  LUT3 n810_s4 (
    .F(n810_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s4.INIT=8'h02;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_8) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s5 (
    .F(n356_10),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_8) 
);
defparam n356_s5.INIT=8'h10;
  LUT4 n468_s8 (
    .F(n468_14),
    .I0(n390_6),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_8) 
);
defparam n468_s8.INIT=16'h4555;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_8) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n262_s11 (
    .F(n262_16),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n262_s11.INIT=16'h8000;
  LUT3 n544_s5 (
    .F(n544_9),
    .I0(ff_row_address[5]),
    .I1(ff_main_state[0]),
    .I2(n10_4) 
);
defparam n544_s5.INIT=8'h80;
  LUT3 n523_s21 (
    .F(n523_26),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_10) 
);
defparam n523_s21.INIT=8'hF8;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_do_refresh),
    .I1(n581_10),
    .I2(n523_26),
    .I3(ff_sdr_ready) 
);
defparam n463_s3.INIT=16'hB000;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_10) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s11 (
    .F(n271_16),
    .I0(n10_3),
    .I1(ff_do_refresh),
    .I2(n581_10),
    .I3(n371_6) 
);
defparam n271_s11.INIT=16'h0045;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_10) 
);
defparam n529_s6.INIT=8'h20;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_8) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n21_s3 (
    .F(n21_9),
    .I0(ff_write),
    .I1(ff_write_9),
    .I2(w_sdram_write),
    .I3(n10_3) 
);
defparam n21_s3.INIT=16'hF088;
  LUT2 ff_write_s6 (
    .F(ff_write_13),
    .I0(n10_3),
    .I1(ff_write_9) 
);
defparam ff_write_s6.INIT=4'hB;
  LUT4 n245_s5 (
    .F(n245_9),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_write_9),
    .I3(ff_do_main_state) 
);
defparam n245_s5.INIT=16'hF888;
  LUT2 n245_s6 (
    .F(n245_11),
    .I0(ff_main_state[0]),
    .I1(n10_4) 
);
defparam n245_s6.INIT=4'h8;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_8),
    .I3(n383_8) 
);
defparam n383_s2.INIT=16'hFF10;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[3]) 
);
defparam n383_s3.INIT=16'h0002;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_10),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'hF8FF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_13),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_10) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_10) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_10) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_6) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_write_s5 (
    .Q(ff_write),
    .D(n21_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_write_s5.INIT=1'b0;
  DFFR ff_do_main_state_s2 (
    .Q(ff_do_main_state),
    .D(n245_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s2.INIT=1'b0;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_10) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_10) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n135_6;
wire n135_7;
wire n102_94;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire ff_sending_7;
wire ff_led_9;
wire n111_91;
wire n132_8;
wire ff_send_data_23_11;
wire ff_sending_8;
wire n111_92;
wire ff_state_5_10;
wire n111_94;
wire n132_10;
wire n102_96;
wire n105_92;
wire n119_89;
wire n103_93;
wire n108_84;
wire n132_12;
wire n128_9;
wire ff_count_14_9;
wire ff_sending_10;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n119_91;
wire n138_8;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT3 n128_s2 (
    .F(n128_5),
    .I0(n128_9),
    .I1(ff_count[10]),
    .I2(n128_7) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(ff_count[5]),
    .I1(n132_10),
    .I2(n132_12),
    .I3(ff_count[6]) 
);
defparam n132_s2.INIT=16'h0B04;
  LUT3 n133_s2 (
    .F(n133_5),
    .I0(n128_9),
    .I1(ff_count[5]),
    .I2(n132_10) 
);
defparam n133_s2.INIT=8'h14;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_12),
    .I1(n135_6),
    .I2(ff_count[3]),
    .I3(n135_7) 
);
defparam n135_s2.INIT=16'hABBA;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_96) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_91),
    .I1(n135_6),
    .I2(ff_count[4]),
    .I3(n119_89) 
);
defparam n119_s79.INIT=16'h0BB0;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(n135_6),
    .I1(n119_91),
    .I2(ff_count[2]),
    .I3(n121_86) 
);
defparam n121_s79.INIT=16'h0770;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_91),
    .I1(n135_6),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n122_s80.INIT=16'hB00B;
  LUT3 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_send_data_23_9),
    .I1(ff_send_data_23_10),
    .I2(n172_3) 
);
defparam ff_send_data_23_s3.INIT=8'hF8;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_94),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n135_6),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94) 
);
defparam n115_s80.INIT=8'h1C;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_94),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_94) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n132_10) 
);
defparam n131_s4.INIT=8'h10;
  LUT2 n135_s3 (
    .F(n135_6),
    .I0(n111_94),
    .I1(n131_6) 
);
defparam n135_s3.INIT=4'h8;
  LUT3 n135_s4 (
    .F(n135_7),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s4.INIT=8'h01;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT2 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]) 
);
defparam n121_s80.INIT=4'h1;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n131_6),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s4.INIT=16'h8000;
  LUT3 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n102_94) 
);
defparam ff_send_data_23_s5.INIT=8'hE7;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_sending_8),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT2 n132_s5 (
    .F(n132_8),
    .I0(ff_count[3]),
    .I1(ff_count[4]) 
);
defparam n132_s5.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(n132_8),
    .I3(n111_92) 
);
defparam ff_send_data_23_s6.INIT=16'h1000;
  LUT2 ff_sending_s5 (
    .F(ff_sending_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_sending_s5.INIT=4'h1;
  LUT3 n111_s84 (
    .F(n111_92),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]) 
);
defparam n111_s84.INIT=8'h01;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n135_6) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT4 n111_s85 (
    .F(n111_94),
    .I0(n132_10),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n111_s85.INIT=16'h0002;
  LUT3 n132_s6 (
    .F(n132_10),
    .I0(n135_7),
    .I1(ff_count[3]),
    .I2(ff_count[4]) 
);
defparam n132_s6.INIT=8'h02;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n119_s82.INIT=16'h0001;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n132_s7 (
    .F(n132_12),
    .I0(n119_91),
    .I1(n172_4),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam n132_s7.INIT=16'hE000;
  LUT3 n128_s5 (
    .F(n128_9),
    .I0(n172_4),
    .I1(n111_94),
    .I2(n131_6) 
);
defparam n128_s5.INIT=8'h40;
  LUT4 ff_count_14_s3 (
    .F(ff_count_14_9),
    .I0(n103_93),
    .I1(ff_led_9),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam ff_count_14_s3.INIT=16'h1FFF;
  LUT4 ff_sending_s6 (
    .F(ff_sending_10),
    .I0(n111_94),
    .I1(n131_6),
    .I2(ff_sending_7),
    .I3(n172_3) 
);
defparam ff_sending_s6.INIT=16'hFF80;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n119_s83 (
    .F(n119_91),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n119_s83.INIT=16'h1500;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(ff_count[0]),
    .I1(n172_4),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam n138_s4.INIT=16'h4555;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_10),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n44_6;
wire n43_6;
wire n472_4;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n52_7;
wire n51_7;
wire n47_7;
wire n45_7;
wire n43_7;
wire n472_5;
wire n57_8;
wire n49_8;
wire n298_11;
wire n240_11;
wire n54_9;
wire n65_9;
wire n45_9;
wire n46_9;
wire n49_10;
wire n50_9;
wire n60_9;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(n472_4),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF40;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(ff_blue_5_5),
    .I1(w_sending) 
);
defparam ff_wr_s3.INIT=4'hB;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_9),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n58_7),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_7),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_7),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_9),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n52_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n51_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n54_9),
    .I1(n50_9),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n605_3),
    .I1(ff_counter[18]),
    .I2(n49_10) 
);
defparam n49_s1.INIT=8'hBE;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(ff_counter[18]),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hFBF4;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n47_7),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_9),
    .I1(n46_9),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(n43_7),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hF7F8;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[24]),
    .I1(n43_7),
    .I2(n472_5),
    .I3(n54_9) 
);
defparam n472_s1.INIT=16'h4000;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(n61_7),
    .I3(n57_8) 
);
defparam n57_s2.INIT=16'h4000;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]) 
);
defparam n51_s2.INIT=8'h01;
  LUT2 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]) 
);
defparam n47_s2.INIT=4'h1;
  LUT2 n45_s2 (
    .F(n45_7),
    .I0(n472_5),
    .I1(n54_9) 
);
defparam n45_s2.INIT=4'h8;
  LUT2 n43_s2 (
    .F(n43_7),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]) 
);
defparam n43_s2.INIT=4'h1;
  LUT4 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n49_8),
    .I3(n47_7) 
);
defparam n472_s2.INIT=16'h1000;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT3 n49_s3 (
    .F(n49_8),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_7) 
);
defparam n49_s3.INIT=8'h10;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n54_s3 (
    .F(n54_9),
    .I0(ff_counter[12]),
    .I1(n57_7),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n54_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT4 n45_s3 (
    .F(n45_9),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n472_5),
    .I3(n54_9) 
);
defparam n45_s3.INIT=16'hBEEE;
  LUT4 n46_s3 (
    .F(n46_9),
    .I0(ff_counter[20]),
    .I1(n49_8),
    .I2(ff_counter[18]),
    .I3(ff_counter[19]) 
);
defparam n46_s3.INIT=16'h0004;
  LUT4 n49_s4 (
    .F(n49_10),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_7),
    .I3(n54_9) 
);
defparam n49_s4.INIT=16'h1000;
  LUT4 n50_s3 (
    .F(n50_9),
    .I0(ff_counter[16]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]),
    .I3(ff_counter[15]) 
);
defparam n50_s3.INIT=16'h0001;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT3 n42_s3 (
    .F(n42_9),
    .I0(n472_4),
    .I1(ff_counter[25]),
    .I2(n605_3) 
);
defparam n42_s3.INIT=8'hF4;
  LUT3 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(n472_4) 
);
defparam ff_counter_24_s4.INIT=8'hEF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
