# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Practica3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3 {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/LCD_SYNC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:50 on Nov 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/LCD_SYNC.v 
# -- Compiling module LCD_SYNC
# 
# Top level modules:
# 	LCD_SYNC
# End time: 19:12:50 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3 {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/pll_ltm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:50 on Nov 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/pll_ltm.v 
# -- Compiling module pll_ltm
# 
# Top level modules:
# 	pll_ltm
# End time: 19:12:50 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3/db {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/db/pll_ltm_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:50 on Nov 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/db" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/db/pll_ltm_altpll.v 
# -- Compiling module pll_ltm_altpll
# 
# Top level modules:
# 	pll_ltm_altpll
# End time: 19:12:50 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3 {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:50 on Nov 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/contador.v 
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 19:12:51 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+W:/www/MUISE/Sistemas\ digitales\ programables/Practica1\ Subir/SDP-laboratories/Practica3 {W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/LC_SYNC_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:51 on Nov 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3" W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/LC_SYNC_TB.v 
# -- Compiling module LC_SYNC_TB
# 
# Top level modules:
# 	LC_SYNC_TB
# End time: 19:12:51 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  LC_SYNC_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" LC_SYNC_TB 
# Start time: 19:12:51 on Nov 23,2021
# Loading work.LC_SYNC_TB
# Loading work.LCD_SYNC
# Loading work.contador
# Loading work.pll_ltm
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# SIMULANDO!!!
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: LC_SYNC_TB.dut1.PLL.altpll_component.cycloneiii_pll.pll3
# Fin Simulaci√≥n!!!
# ** Note: $stop    : W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/LC_SYNC_TB.v(55)
#    Time: 22133940 ns  Iteration: 0  Instance: /LC_SYNC_TB
# Break in Task fin at W:/www/MUISE/Sistemas digitales programables/Practica1 Subir/SDP-laboratories/Practica3/LC_SYNC_TB.v line 55
# End time: 19:17:53 on Nov 23,2021, Elapsed time: 0:05:02
# Errors: 0, Warnings: 0
