

================================================================
== Vivado HLS Report for 'pool_2u_20u_24u_s'
================================================================
* Date:           Sat Aug  1 10:33:42 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  240|  240|        12|          -|          -|    20|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   20|   20|         2|          1|          1|    20|    yes   |
        | + Loop 2.2      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 41 42 }
  Pipeline-1 : II = 2, D = 3, States = { 46 47 48 }
  Pipeline-2 : II = 1, D = 2, States = { 50 51 }
  Pipeline-3 : II = 1, D = 3, States = { 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_17)
	21  / (tmp_17)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	9  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / (!tmp_18)
	44  / (tmp_18)
40 --> 
	41  / true
41 --> 
	43  / (exitcond)
	42  / (!exitcond)
42 --> 
	41  / true
43 --> 
44 --> 
	45  / (!exitcond_flatten3)
	43  / (exitcond_flatten3)
45 --> 
	46  / (!exitcond_flatten8)
	53  / (exitcond_flatten8)
46 --> 
	49  / (exitcond_flatten)
	47  / (!exitcond_flatten)
47 --> 
	48  / true
48 --> 
	46  / true
49 --> 
	50  / true
50 --> 
	52  / (tmp_25)
	51  / (!tmp_25)
51 --> 
	50  / true
52 --> 
	45  / true
53 --> 
	56  / (exitcond_flatten4)
	54  / (!exitcond_flatten4)
54 --> 
	55  / true
55 --> 
	53  / true
56 --> 
	44  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buf = alloca [240 x i32], align 4" [LeNet_wrapper/../hw_library/pool.h:124]   --->   Operation 57 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%acc = alloca [20 x i32], align 16" [LeNet_wrapper/../hw_library/pool.h:126]   --->   Operation 58 'alloca' 'acc' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 59 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:72]   --->   Operation 59 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 60 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [LeNet_wrapper/../hw_library/pool.h:74]   --->   Operation 60 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 61 [1/1] (3.63ns)   --->   "%tmp_V_21 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 61 'read' 'tmp_V_21' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 62 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_21)" [LeNet_wrapper/../hw_library/pool.h:78]   --->   Operation 62 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 63 [1/1] (3.63ns)   --->   "%tmp_V_23 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:80]   --->   Operation 63 'read' 'tmp_V_23' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 64 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_23)" [LeNet_wrapper/../hw_library/pool.h:82]   --->   Operation 64 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 65 [1/1] (3.63ns)   --->   "%tmp_V_25 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:84]   --->   Operation 65 'read' 'tmp_V_25' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 66 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_25)" [LeNet_wrapper/../hw_library/pool.h:86]   --->   Operation 66 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 67 [1/1] (3.63ns)   --->   "%tmp_V_27 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:88]   --->   Operation 67 'read' 'tmp_V_27' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 68 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_27)" [LeNet_wrapper/../hw_library/pool.h:90]   --->   Operation 68 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 69 [1/1] (3.63ns)   --->   "%tmp_V_29 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 69 'read' 'tmp_V_29' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 70 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_29)" [LeNet_wrapper/../hw_library/pool.h:94]   --->   Operation 70 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 71 [1/1] (3.63ns)   --->   "%tmp_V_31 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:96]   --->   Operation 71 'read' 'tmp_V_31' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 72 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_31)" [LeNet_wrapper/../hw_library/pool.h:98]   --->   Operation 72 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 7.26>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (3.63ns)   --->   "%tmp_V_33 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:100]   --->   Operation 75 'read' 'tmp_V_33' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 76 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_33)" [LeNet_wrapper/../hw_library/pool.h:102]   --->   Operation 76 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 1" [LeNet_wrapper/../hw_library/pool.h:113]   --->   Operation 77 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%IFMCH_curr_1_load = load i32* @IFMCH_curr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 78 'load' 'IFMCH_curr_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.76ns)   --->   "br i1 %tmp_s, label %1, label %._crit_edge" [LeNet_wrapper/../hw_library/pool.h:113]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %tmp_V_29, i32* @IFMCH_curr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:115]   --->   Operation 80 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %tmp_V_31, i32* @IFMDim_curr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:116]   --->   Operation 81 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.76ns)   --->   "br label %._crit_edge" [LeNet_wrapper/../hw_library/pool.h:118]   --->   Operation 82 'br' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%IFMCH_curr_1_loc = phi i32 [ %tmp_V_29, %1 ], [ %IFMCH_curr_1_load, %0 ]"   --->   Operation 83 'phi' 'IFMCH_curr_1_loc' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([240 x i32]* %buf, [1 x i8]* @p_str1, [14 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/pool.h:125]   --->   Operation 84 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([20 x i32]* %acc, [1 x i8]* @p_str1, [14 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/pool.h:127]   --->   Operation 85 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.76ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 4.09>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %._crit_edge ], [ %j_2, %.preheader248.preheader ]"   --->   Operation 87 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.36ns)   --->   "%tmp_17 = icmp eq i5 %j, -12" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 88 'icmp' 'tmp_17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 89 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.78ns)   --->   "%j_2 = add i5 %j, 1" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 90 'add' 'j_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %.preheader247.0, label %.preheader248.preheader" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_30 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %j, i4 0)" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 92 'bitconcatenate' 'tmp_30' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_31 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j, i2 0)" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 93 'bitconcatenate' 'tmp_31' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_31 to i9" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 94 'zext' 'p_shl1_cast' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.82ns)   --->   "%tmp_32 = sub i9 %tmp_30, %p_shl1_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 95 'sub' 'tmp_32' <Predicate = (!tmp_17)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i9 %tmp_32 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 96 'sext' 'tmp_34_cast' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_34_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 97 'getelementptr' 'buf_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr, align 16" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 98 'store' <Predicate = (!tmp_17)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 0" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 99 'getelementptr' 'acc_addr' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 100 'store' <Predicate = (tmp_17)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 101 [1/1] (2.47ns)   --->   "%tmp_18 = icmp eq i32 %tmp_V, 0" [LeNet_wrapper/../hw_library/pool.h:142]   --->   Operation 101 'icmp' 'tmp_18' <Predicate = (tmp_17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.26>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_33 = or i9 %tmp_32, 1" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 102 'or' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i9 %tmp_33 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 103 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_35_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 104 'getelementptr' 'buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_7, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_34 = or i9 %tmp_32, 2" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 106 'or' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i9 %tmp_34 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 107 'zext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_36_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 108 'getelementptr' 'buf_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_8, align 8" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 12 <SV = 11> <Delay = 2.26>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_35 = or i9 %tmp_32, 3" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 110 'or' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i9 %tmp_35 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 111 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_37_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 112 'getelementptr' 'buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_9, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 13 <SV = 12> <Delay = 4.09>
ST_13 : Operation 114 [1/1] (1.82ns)   --->   "%tmp_36 = add i9 %tmp_32, 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 114 'add' 'tmp_36' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_38_cast = sext i9 %tmp_36 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 115 'sext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%buf_addr_10 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_38_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 116 'getelementptr' 'buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_10, align 16" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 117 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 14 <SV = 13> <Delay = 4.09>
ST_14 : Operation 118 [1/1] (1.82ns)   --->   "%tmp_37 = add i9 %tmp_32, 5" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 118 'add' 'tmp_37' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i9 %tmp_37 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 119 'sext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%buf_addr_11 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_39_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 120 'getelementptr' 'buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_11, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 121 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 15 <SV = 14> <Delay = 4.09>
ST_15 : Operation 122 [1/1] (1.82ns)   --->   "%tmp_38 = add i9 %tmp_32, 6" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 122 'add' 'tmp_38' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_40_cast = sext i9 %tmp_38 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 123 'sext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%buf_addr_12 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_40_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 124 'getelementptr' 'buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_12, align 8" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 16 <SV = 15> <Delay = 4.09>
ST_16 : Operation 126 [1/1] (1.82ns)   --->   "%tmp_39 = add i9 %tmp_32, 7" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 126 'add' 'tmp_39' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i9 %tmp_39 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 127 'sext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%buf_addr_13 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_41_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 128 'getelementptr' 'buf_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_13, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 17 <SV = 16> <Delay = 4.09>
ST_17 : Operation 130 [1/1] (1.82ns)   --->   "%tmp_40 = add i9 %tmp_32, 8" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 130 'add' 'tmp_40' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_42_cast = sext i9 %tmp_40 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 131 'sext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%buf_addr_14 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_42_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 132 'getelementptr' 'buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_14, align 16" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 18 <SV = 17> <Delay = 4.09>
ST_18 : Operation 134 [1/1] (1.82ns)   --->   "%tmp_41 = add i9 %tmp_32, 9" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 134 'add' 'tmp_41' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_43_cast = sext i9 %tmp_41 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 135 'sext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%buf_addr_15 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_43_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 136 'getelementptr' 'buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_15, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 137 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 19 <SV = 18> <Delay = 4.09>
ST_19 : Operation 138 [1/1] (1.82ns)   --->   "%tmp_42 = add i9 %tmp_32, 10" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 138 'add' 'tmp_42' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i9 %tmp_42 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 139 'sext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%buf_addr_16 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_44_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 140 'getelementptr' 'buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_16, align 8" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 141 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 20 <SV = 19> <Delay = 4.09>
ST_20 : Operation 142 [1/1] (1.82ns)   --->   "%tmp_43 = add i9 %tmp_32, 11" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 142 'add' 'tmp_43' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_45_cast = sext i9 %tmp_43 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 143 'sext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%buf_addr_17 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_45_cast" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 144 'getelementptr' 'buf_addr_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_17, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 9> <Delay = 2.32>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%acc_addr_53 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 1" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 147 'getelementptr' 'acc_addr_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_53, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 22 <SV = 10> <Delay = 2.32>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%acc_addr_54 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 2" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 149 'getelementptr' 'acc_addr_54' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_54, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 23 <SV = 11> <Delay = 2.32>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%acc_addr_55 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 3" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 151 'getelementptr' 'acc_addr_55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_55, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 24 <SV = 12> <Delay = 2.32>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%acc_addr_56 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 153 'getelementptr' 'acc_addr_56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_56, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 154 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 25 <SV = 13> <Delay = 2.32>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%acc_addr_57 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 5" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 155 'getelementptr' 'acc_addr_57' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_57, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 26 <SV = 14> <Delay = 2.32>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%acc_addr_58 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 6" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 157 'getelementptr' 'acc_addr_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_58, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 158 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 27 <SV = 15> <Delay = 2.32>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%acc_addr_59 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 7" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 159 'getelementptr' 'acc_addr_59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_59, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 160 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 28 <SV = 16> <Delay = 2.32>
ST_28 : Operation 161 [1/1] (0.00ns)   --->   "%acc_addr_60 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 161 'getelementptr' 'acc_addr_60' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 162 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_60, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 29 <SV = 17> <Delay = 2.32>
ST_29 : Operation 163 [1/1] (0.00ns)   --->   "%acc_addr_61 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 9" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 163 'getelementptr' 'acc_addr_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 164 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_61, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 164 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 30 <SV = 18> <Delay = 2.32>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%acc_addr_62 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 10" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 165 'getelementptr' 'acc_addr_62' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_62, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 31 <SV = 19> <Delay = 2.32>
ST_31 : Operation 167 [1/1] (0.00ns)   --->   "%acc_addr_63 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 11" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 167 'getelementptr' 'acc_addr_63' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 168 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_63, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 168 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 32 <SV = 20> <Delay = 2.32>
ST_32 : Operation 169 [1/1] (0.00ns)   --->   "%acc_addr_64 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 12" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 169 'getelementptr' 'acc_addr_64' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 170 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_64, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 33 <SV = 21> <Delay = 2.32>
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "%acc_addr_65 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 13" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 171 'getelementptr' 'acc_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 172 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_65, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 34 <SV = 22> <Delay = 2.32>
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "%acc_addr_66 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 14" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 173 'getelementptr' 'acc_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_66, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 174 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 35 <SV = 23> <Delay = 2.32>
ST_35 : Operation 175 [1/1] (0.00ns)   --->   "%acc_addr_67 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 15" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 175 'getelementptr' 'acc_addr_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 176 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_67, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 176 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 36 <SV = 24> <Delay = 2.32>
ST_36 : Operation 177 [1/1] (0.00ns)   --->   "%acc_addr_68 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 177 'getelementptr' 'acc_addr_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 178 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_68, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 37 <SV = 25> <Delay = 2.32>
ST_37 : Operation 179 [1/1] (0.00ns)   --->   "%acc_addr_69 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 17" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 179 'getelementptr' 'acc_addr_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 180 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_69, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 38 <SV = 26> <Delay = 2.32>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%acc_addr_70 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 18" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 181 'getelementptr' 'acc_addr_70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 182 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_70, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 39 <SV = 27> <Delay = 8.51>
ST_39 : Operation 183 [1/1] (0.00ns)   --->   "%acc_addr_71 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 19" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 183 'getelementptr' 'acc_addr_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 184 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_71, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_39 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %3, label %6" [LeNet_wrapper/../hw_library/pool.h:142]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 186 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_V_23, %tmp_V_23" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 186 'mul' 'tmp1' <Predicate = (!tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 187 [1/1] (8.51ns)   --->   "%tmp2 = mul i32 %tmp_V_25, %tmp_V_29" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 187 'mul' 'tmp2' <Predicate = (!tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 188 [1/1] (0.00ns)   --->   "%IFMDim_curr_1_load = load i32* @IFMDim_curr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 188 'load' 'IFMDim_curr_1_load' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %IFMDim_curr_1_load, i32 1, i32 31)" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 189 'partselect' 'tmp_9' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_44 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %IFMCH_curr_1_loc, i1 false)" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 190 'bitconcatenate' 'tmp_44' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_9, i1 false)" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 191 'bitconcatenate' 'tmp_45' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 192 [1/1] (0.00ns)   --->   "%cast9 = zext i31 %tmp_9 to i63" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 192 'zext' 'cast9' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 193 [1/1] (0.00ns)   --->   "%cast = zext i32 %IFMCH_curr_1_loc to i63" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 193 'zext' 'cast' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 194 [1/1] (8.51ns)   --->   "%bound3 = mul i63 %cast9, %cast" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 194 'mul' 'bound3' <Predicate = (tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 195 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %tmp_V_21 to i63" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 195 'zext' 'cast2' <Predicate = (tmp_18)> <Delay = 0.00>
ST_39 : Operation 196 [1/1] (8.51ns)   --->   "%bound5 = mul i63 %cast2, %cast9" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 196 'mul' 'bound5' <Predicate = (tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 197 [1/1] (1.76ns)   --->   "br label %.preheader245" [LeNet_wrapper/../hw_library/pool.h:144]   --->   Operation 197 'br' <Predicate = (tmp_18)> <Delay = 1.76>

State 40 <SV = 28> <Delay = 8.51>
ST_40 : Operation 198 [1/1] (8.51ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 198 'mul' 'KER_bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 199 [1/1] (1.76ns)   --->   "br label %7" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 199 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 29> <Delay = 2.55>
ST_41 : Operation 200 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %6 ], [ %i, %8 ]"   --->   Operation 200 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 201 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i3, %KER_bound" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 201 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 202 [1/1] (2.55ns)   --->   "%i = add i32 %i3, 1" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 202 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %8" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 203 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 30> <Delay = 7.26>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str41)" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 204 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:200]   --->   Operation 205 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_42 : Operation 206 [1/1] (3.63ns)   --->   "%tmp_V_35 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:201]   --->   Operation 206 'read' 'tmp_V_35' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_42 : Operation 207 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_35)" [LeNet_wrapper/../hw_library/pool.h:202]   --->   Operation 207 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_42 : Operation 208 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str41, i32 %tmp)" [LeNet_wrapper/../hw_library/pool.h:203]   --->   Operation 208 'specregionend' 'empty_25' <Predicate = (!exitcond)> <Delay = 0.00>
ST_42 : Operation 209 [1/1] (0.00ns)   --->   "br label %7" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 209 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 43 <SV = 30> <Delay = 0.00>
ST_43 : Operation 210 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 210 'br' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_43 : Operation 211 [1/1] (0.00ns)   --->   "ret void" [LeNet_wrapper/../hw_library/pool.h:206]   --->   Operation 211 'ret' <Predicate = true> <Delay = 0.00>

State 44 <SV = 28> <Delay = 3.76>
ST_44 : Operation 212 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i63 [ 0, %3 ], [ %indvar_flatten_next3, %.preheader245.loopexit ]"   --->   Operation 212 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 213 [1/1] (2.78ns)   --->   "%exitcond_flatten3 = icmp eq i63 %indvar_flatten3, %bound5" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 213 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 214 [1/1] (3.49ns)   --->   "%indvar_flatten_next3 = add i63 %indvar_flatten3, 1"   --->   Operation 214 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %.loopexit.loopexit253, label %.preheader243.preheader" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 216 [1/1] (1.76ns)   --->   "br label %.preheader243"   --->   Operation 216 'br' <Predicate = (!exitcond_flatten3)> <Delay = 1.76>
ST_44 : Operation 217 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 217 'br' <Predicate = (exitcond_flatten3)> <Delay = 0.00>

State 45 <SV = 29> <Delay = 3.45>
ST_45 : Operation 218 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 [ %indvar_flatten_next7, %5 ], [ 0, %.preheader243.preheader ]"   --->   Operation 218 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 219 [1/1] (0.00ns)   --->   "%xp = phi i31 [ %xp_2, %5 ], [ 0, %.preheader243.preheader ]"   --->   Operation 219 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 220 [1/1] (2.47ns)   --->   "%exitcond_flatten8 = icmp eq i32 %indvar_flatten6, %tmp_45" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 220 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 221 [1/1] (2.55ns)   --->   "%indvar_flatten_next7 = add i32 %indvar_flatten6, 1"   --->   Operation 221 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader.preheader, label %.preheader244" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 223 [1/1] (2.47ns)   --->   "%exitcond4 = icmp eq i31 %xp, %tmp_9" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 223 'icmp' 'exitcond4' <Predicate = (!exitcond_flatten8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 224 [1/1] (0.73ns)   --->   "%xp_mid2 = select i1 %exitcond4, i31 0, i31 %xp" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 224 'select' 'xp_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 225 [1/1] (1.76ns)   --->   "br label %.preheader241" [LeNet_wrapper/../hw_library/pool.h:149]   --->   Operation 225 'br' <Predicate = (!exitcond_flatten8)> <Delay = 1.76>
ST_45 : Operation 226 [1/1] (1.76ns)   --->   "br label %.preheader" [LeNet_wrapper/../hw_library/pool.h:172]   --->   Operation 226 'br' <Predicate = (exitcond_flatten8)> <Delay = 1.76>

State 46 <SV = 30> <Delay = 3.45>
ST_46 : Operation 227 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 [ 0, %.preheader244 ], [ %indvar_flatten_next, %.preheader242 ]"   --->   Operation 227 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 228 [1/1] (0.00ns)   --->   "%ch = phi i32 [ 0, %.preheader244 ], [ %ch_3, %.preheader242 ]"   --->   Operation 228 'phi' 'ch' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 229 [1/1] (2.48ns)   --->   "%exitcond_flatten = icmp eq i33 %indvar_flatten, %tmp_44" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 229 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 230 [1/1] (2.59ns)   --->   "%indvar_flatten_next = add i33 %indvar_flatten, 1"   --->   Operation 230 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader240.preheader, label %.preheader242" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 232 [1/1] (2.47ns)   --->   "%exitcond6 = icmp eq i32 %ch, %IFMCH_curr_1_loc" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 232 'icmp' 'exitcond6' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 233 [1/1] (0.69ns)   --->   "%ch_mid2 = select i1 %exitcond6, i32 0, i32 %ch" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 233 'select' 'ch_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 47 <SV = 31> <Delay = 3.63>
ST_47 : Operation 234 [1/1] (3.63ns)   --->   "%tmp_V_38 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:152]   --->   Operation 234 'read' 'tmp_V_38' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_47 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_23 = zext i32 %ch_mid2 to i64" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 235 'zext' 'tmp_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_47 : Operation 236 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 %tmp_23" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 236 'getelementptr' 'acc_addr_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_47 : Operation 237 [2/2] (2.32ns)   --->   "%acc_load_2 = load i32* %acc_addr_8, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 237 'load' 'acc_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_47 : Operation 238 [1/1] (2.55ns)   --->   "%ch_3 = add i32 %ch_mid2, 1" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 238 'add' 'ch_3' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 32> <Delay = 7.81>
ST_48 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 239 'specregionbegin' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:151]   --->   Operation 240 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 241 [1/2] (2.32ns)   --->   "%acc_load_2 = load i32* %acc_addr_8, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 241 'load' 'acc_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_48 : Operation 242 [1/1] (2.47ns)   --->   "%tmp_24 = icmp sgt i32 %acc_load_2, %tmp_V_38" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 242 'icmp' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 243 [1/1] (0.69ns)   --->   "%acc_load_2_valIn_V = select i1 %tmp_24, i32 %acc_load_2, i32 %tmp_V_38" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 243 'select' 'acc_load_2_valIn_V' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 244 [1/1] (2.32ns)   --->   "store i32 %acc_load_2_valIn_V, i32* %acc_addr_8, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 244 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_48 : Operation 245 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_21)" [LeNet_wrapper/../hw_library/pool.h:155]   --->   Operation 245 'specregionend' 'empty_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 246 [1/1] (0.00ns)   --->   "br label %.preheader241" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 246 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 49 <SV = 31> <Delay = 1.76>
ST_49 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i31 %xp_mid2 to i9" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 247 'trunc' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 248 [1/1] (1.76ns)   --->   "br label %.preheader240" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 248 'br' <Predicate = true> <Delay = 1.76>

State 50 <SV = 32> <Delay = 5.96>
ST_50 : Operation 249 [1/1] (0.00ns)   --->   "%ch2 = phi i5 [ %ch_4, %4 ], [ 0, %.preheader240.preheader ]"   --->   Operation 249 'phi' 'ch2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 250 [1/1] (1.36ns)   --->   "%tmp_25 = icmp eq i5 %ch2, -12" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 250 'icmp' 'tmp_25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 251 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 251 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 252 [1/1] (1.78ns)   --->   "%ch_4 = add i5 %ch2, 1" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 252 'add' 'ch_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %5, label %4" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_27 = zext i5 %ch2 to i64" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 254 'zext' 'tmp_27' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_52 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %ch2, i4 0)" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 255 'bitconcatenate' 'tmp_52' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_53 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ch2, i2 0)" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 256 'bitconcatenate' 'tmp_53' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 257 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i7 %tmp_53 to i9" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 257 'zext' 'p_shl5_cast' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_54 = sub i9 %tmp_52, %p_shl5_cast" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 258 'sub' 'tmp_54' <Predicate = (!tmp_25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 259 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_55 = add i9 %tmp_54, %tmp_51" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 259 'add' 'tmp_55' <Predicate = (!tmp_25)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_56_cast = sext i9 %tmp_55 to i64" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 260 'sext' 'tmp_56_cast' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 261 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_56_cast" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 261 'getelementptr' 'buf_addr_6' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 262 [2/2] (2.26ns)   --->   "%buf_load = load i32* %buf_addr_6, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 262 'load' 'buf_load' <Predicate = (!tmp_25)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_50 : Operation 263 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 %tmp_27" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 263 'getelementptr' 'acc_addr_7' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_50 : Operation 264 [2/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_7, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 264 'load' 'acc_load' <Predicate = (!tmp_25)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 51 <SV = 33> <Delay = 7.76>
ST_51 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 265 'specregionbegin' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_51 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:159]   --->   Operation 266 'specpipeline' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_51 : Operation 267 [1/2] (2.26ns)   --->   "%buf_load = load i32* %buf_addr_6, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 267 'load' 'buf_load' <Predicate = (!tmp_25)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_51 : Operation 268 [1/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_7, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 268 'load' 'acc_load' <Predicate = (!tmp_25)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_51 : Operation 269 [1/1] (2.47ns)   --->   "%tmp_28 = icmp sgt i32 %buf_load, %acc_load" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 269 'icmp' 'tmp_28' <Predicate = (!tmp_25)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 270 [1/1] (0.69ns)   --->   "%tmp_29 = select i1 %tmp_28, i32 %buf_load, i32 %acc_load" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 270 'select' 'tmp_29' <Predicate = (!tmp_25)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 271 [1/1] (2.26ns)   --->   "store i32 %tmp_29, i32* %buf_addr_6, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 271 'store' <Predicate = (!tmp_25)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_51 : Operation 272 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_7, align 4" [LeNet_wrapper/../hw_library/pool.h:162]   --->   Operation 272 'store' <Predicate = (!tmp_25)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_51 : Operation 273 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_26)" [LeNet_wrapper/../hw_library/pool.h:168]   --->   Operation 273 'specregionend' 'empty_23' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_51 : Operation 274 [1/1] (0.00ns)   --->   "br label %.preheader240" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 274 'br' <Predicate = (!tmp_25)> <Delay = 0.00>

State 52 <SV = 33> <Delay = 2.52>
ST_52 : Operation 275 [1/1] (2.52ns)   --->   "%xp_2 = add i31 %xp_mid2, 1" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 275 'add' 'xp_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 276 [1/1] (0.00ns)   --->   "br label %.preheader243" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 30> <Delay = 6.95>
ST_53 : Operation 277 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i63 [ %indvar_flatten_next4, %.preheader239 ], [ 0, %.preheader.preheader ]"   --->   Operation 277 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 278 [1/1] (0.00ns)   --->   "%outpix = phi i31 [ %tmp_22_mid2_v, %.preheader239 ], [ 0, %.preheader.preheader ]" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 278 'phi' 'outpix' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 279 [1/1] (0.00ns)   --->   "%outch = phi i32 [ %outch_2, %.preheader239 ], [ 0, %.preheader.preheader ]"   --->   Operation 279 'phi' 'outch' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 280 [1/1] (2.78ns)   --->   "%exitcond_flatten4 = icmp eq i63 %indvar_flatten4, %bound3" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 280 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 281 [1/1] (3.49ns)   --->   "%indvar_flatten_next4 = add i63 %indvar_flatten4, 1"   --->   Operation 281 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 282 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %.preheader245.loopexit, label %.preheader239" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 283 [1/1] (2.52ns)   --->   "%outpix_2 = add i31 1, %outpix" [LeNet_wrapper/../hw_library/pool.h:172]   --->   Operation 283 'add' 'outpix_2' <Predicate = (!exitcond_flatten4)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 284 [1/1] (2.47ns)   --->   "%exitcond5 = icmp eq i32 %outch, %IFMCH_curr_1_loc" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 284 'icmp' 'exitcond5' <Predicate = (!exitcond_flatten4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 285 [1/1] (0.69ns)   --->   "%outch_mid2 = select i1 %exitcond5, i32 0, i32 %outch" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 285 'select' 'outch_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 286 [1/1] (0.73ns)   --->   "%tmp_22_mid2_v = select i1 %exitcond5, i31 %outpix_2, i31 %outpix" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 286 'select' 'tmp_22_mid2_v' <Predicate = (!exitcond_flatten4)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i31 %tmp_22_mid2_v to i9" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 287 'trunc' 'tmp_46' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_20 = zext i32 %outch_mid2 to i64" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 288 'zext' 'tmp_20' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i32 %outch_mid2 to i5" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 289 'trunc' 'tmp_47' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 290 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_47, i4 0)" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 290 'bitconcatenate' 'p_shl2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i32 %outch_mid2 to i7" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 291 'trunc' 'tmp_48' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 292 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_48, i2 0)" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 292 'bitconcatenate' 'p_shl3_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_49 = sub i9 %p_shl2_cast, %p_shl3_cast" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 293 'sub' 'tmp_49' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 294 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_50 = add i9 %tmp_46, %tmp_49" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 294 'add' 'tmp_50' <Predicate = (!exitcond_flatten4)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_52_cast = sext i9 %tmp_50 to i64" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 295 'sext' 'tmp_52_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 296 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_52_cast" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 296 'getelementptr' 'buf_addr_5' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 297 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 %tmp_20" [LeNet_wrapper/../hw_library/pool.h:181]   --->   Operation 297 'getelementptr' 'acc_addr_6' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_53 : Operation 298 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_6, align 4" [LeNet_wrapper/../hw_library/pool.h:181]   --->   Operation 298 'store' <Predicate = (!exitcond_flatten4)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_53 : Operation 299 [1/1] (2.55ns)   --->   "%outch_2 = add i32 1, %outch_mid2" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 299 'add' 'outch_2' <Predicate = (!exitcond_flatten4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 31> <Delay = 2.26>
ST_54 : Operation 300 [2/2] (2.26ns)   --->   "%tmp_V_36 = load i32* %buf_addr_5, align 4" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 300 'load' 'tmp_V_36' <Predicate = (!exitcond_flatten4)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 55 <SV = 32> <Delay = 5.90>
ST_55 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 301 'specregionbegin' 'tmp_19' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_55 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:174]   --->   Operation 302 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_55 : Operation 303 [1/2] (2.26ns)   --->   "%tmp_V_36 = load i32* %buf_addr_5, align 4" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 303 'load' 'tmp_V_36' <Predicate = (!exitcond_flatten4)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_55 : Operation 304 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_36)" [LeNet_wrapper/../hw_library/pool.h:177]   --->   Operation 304 'write' <Predicate = (!exitcond_flatten4)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_55 : Operation 305 [1/1] (2.26ns)   --->   "store i32 -999999, i32* %buf_addr_5, align 4" [LeNet_wrapper/../hw_library/pool.h:180]   --->   Operation 305 'store' <Predicate = (!exitcond_flatten4)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_55 : Operation 306 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_19)" [LeNet_wrapper/../hw_library/pool.h:187]   --->   Operation 306 'specregionend' 'empty_24' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_55 : Operation 307 [1/1] (0.00ns)   --->   "br label %.preheader" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 307 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 56 <SV = 31> <Delay = 0.00>
ST_56 : Operation 308 [1/1] (0.00ns)   --->   "br label %.preheader245"   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:72) [9]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:74) [10]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:76) [11]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:78) [12]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:80) [13]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:82) [14]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:84) [15]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:86) [16]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:88) [17]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:90) [18]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:92) [19]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:94) [20]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:96) [21]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:98) [22]  (3.63 ns)

 <State 8>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:100) [23]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:102) [24]  (3.63 ns)

 <State 9>: 4.09ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', LeNet_wrapper/../hw_library/pool.h:128) [38]  (0 ns)
	'sub' operation ('tmp_32', LeNet_wrapper/../hw_library/pool.h:131) [47]  (1.82 ns)
	'getelementptr' operation ('buf_addr', LeNet_wrapper/../hw_library/pool.h:131) [49]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [83]  (2.27 ns)

 <State 10>: 2.27ns
The critical path consists of the following:
	'or' operation ('tmp_33', LeNet_wrapper/../hw_library/pool.h:131) [50]  (0 ns)
	'getelementptr' operation ('buf_addr_7', LeNet_wrapper/../hw_library/pool.h:131) [52]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [84]  (2.27 ns)

 <State 11>: 2.27ns
The critical path consists of the following:
	'or' operation ('tmp_34', LeNet_wrapper/../hw_library/pool.h:131) [53]  (0 ns)
	'getelementptr' operation ('buf_addr_8', LeNet_wrapper/../hw_library/pool.h:131) [55]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [85]  (2.27 ns)

 <State 12>: 2.27ns
The critical path consists of the following:
	'or' operation ('tmp_35', LeNet_wrapper/../hw_library/pool.h:131) [56]  (0 ns)
	'getelementptr' operation ('buf_addr_9', LeNet_wrapper/../hw_library/pool.h:131) [58]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [86]  (2.27 ns)

 <State 13>: 4.09ns
The critical path consists of the following:
	'add' operation ('tmp_36', LeNet_wrapper/../hw_library/pool.h:131) [59]  (1.82 ns)
	'getelementptr' operation ('buf_addr_10', LeNet_wrapper/../hw_library/pool.h:131) [61]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [87]  (2.27 ns)

 <State 14>: 4.09ns
The critical path consists of the following:
	'add' operation ('tmp_37', LeNet_wrapper/../hw_library/pool.h:131) [62]  (1.82 ns)
	'getelementptr' operation ('buf_addr_11', LeNet_wrapper/../hw_library/pool.h:131) [64]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [88]  (2.27 ns)

 <State 15>: 4.09ns
The critical path consists of the following:
	'add' operation ('tmp_38', LeNet_wrapper/../hw_library/pool.h:131) [65]  (1.82 ns)
	'getelementptr' operation ('buf_addr_12', LeNet_wrapper/../hw_library/pool.h:131) [67]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [89]  (2.27 ns)

 <State 16>: 4.09ns
The critical path consists of the following:
	'add' operation ('tmp_39', LeNet_wrapper/../hw_library/pool.h:131) [68]  (1.82 ns)
	'getelementptr' operation ('buf_addr_13', LeNet_wrapper/../hw_library/pool.h:131) [70]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [90]  (2.27 ns)

 <State 17>: 4.09ns
The critical path consists of the following:
	'add' operation ('tmp_40', LeNet_wrapper/../hw_library/pool.h:131) [71]  (1.82 ns)
	'getelementptr' operation ('buf_addr_14', LeNet_wrapper/../hw_library/pool.h:131) [73]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [91]  (2.27 ns)

 <State 18>: 4.09ns
The critical path consists of the following:
	'add' operation ('tmp_41', LeNet_wrapper/../hw_library/pool.h:131) [74]  (1.82 ns)
	'getelementptr' operation ('buf_addr_15', LeNet_wrapper/../hw_library/pool.h:131) [76]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [92]  (2.27 ns)

 <State 19>: 4.09ns
The critical path consists of the following:
	'add' operation ('tmp_42', LeNet_wrapper/../hw_library/pool.h:131) [77]  (1.82 ns)
	'getelementptr' operation ('buf_addr_16', LeNet_wrapper/../hw_library/pool.h:131) [79]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [93]  (2.27 ns)

 <State 20>: 4.09ns
The critical path consists of the following:
	'add' operation ('tmp_43', LeNet_wrapper/../hw_library/pool.h:131) [80]  (1.82 ns)
	'getelementptr' operation ('buf_addr_17', LeNet_wrapper/../hw_library/pool.h:131) [82]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [94]  (2.27 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_53', LeNet_wrapper/../hw_library/pool.h:137) [99]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [100]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_54', LeNet_wrapper/../hw_library/pool.h:137) [101]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [102]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_55', LeNet_wrapper/../hw_library/pool.h:137) [103]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [104]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_56', LeNet_wrapper/../hw_library/pool.h:137) [105]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [106]  (2.32 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_57', LeNet_wrapper/../hw_library/pool.h:137) [107]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [108]  (2.32 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_58', LeNet_wrapper/../hw_library/pool.h:137) [109]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [110]  (2.32 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_59', LeNet_wrapper/../hw_library/pool.h:137) [111]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [112]  (2.32 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_60', LeNet_wrapper/../hw_library/pool.h:137) [113]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [114]  (2.32 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_61', LeNet_wrapper/../hw_library/pool.h:137) [115]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [116]  (2.32 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_62', LeNet_wrapper/../hw_library/pool.h:137) [117]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [118]  (2.32 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_63', LeNet_wrapper/../hw_library/pool.h:137) [119]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [120]  (2.32 ns)

 <State 32>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_64', LeNet_wrapper/../hw_library/pool.h:137) [121]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [122]  (2.32 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_65', LeNet_wrapper/../hw_library/pool.h:137) [123]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [124]  (2.32 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_66', LeNet_wrapper/../hw_library/pool.h:137) [125]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [126]  (2.32 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_67', LeNet_wrapper/../hw_library/pool.h:137) [127]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [128]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_68', LeNet_wrapper/../hw_library/pool.h:137) [129]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [130]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_69', LeNet_wrapper/../hw_library/pool.h:137) [131]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [132]  (2.32 ns)

 <State 38>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_70', LeNet_wrapper/../hw_library/pool.h:137) [133]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [134]  (2.32 ns)

 <State 39>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp1', LeNet_wrapper/../hw_library/pool.h:195) [140]  (8.51 ns)

 <State 40>: 8.51ns
The critical path consists of the following:
	'mul' operation ('KER_bound', LeNet_wrapper/../hw_library/pool.h:195) [142]  (8.51 ns)

 <State 41>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', LeNet_wrapper/../hw_library/pool.h:199) [145]  (0 ns)
	'add' operation ('i', LeNet_wrapper/../hw_library/pool.h:199) [147]  (2.55 ns)

 <State 42>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:201) [152]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:202) [153]  (3.63 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 3.76ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten3', LeNet_wrapper/../hw_library/pool.h:76) [171]  (2.79 ns)
	blocking operation 0.978 ns on control path)

 <State 45>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten8', LeNet_wrapper/../hw_library/pool.h:143) [179]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 46>: 3.46ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten', LeNet_wrapper/../hw_library/pool.h:92) [189]  (2.48 ns)
	blocking operation 0.978 ns on control path)

 <State 47>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:152) [197]  (3.63 ns)

 <State 48>: 7.82ns
The critical path consists of the following:
	'load' operation ('acc_load_2', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [200]  (2.32 ns)
	'icmp' operation ('tmp_24', LeNet_wrapper/../hw_library/pool.h:153) [201]  (2.47 ns)
	'select' operation ('acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153) [202]  (0.698 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_2_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [203]  (2.32 ns)

 <State 49>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ch') with incoming values : ('ch', LeNet_wrapper/../hw_library/pool.h:158) [211]  (1.77 ns)

 <State 50>: 5.97ns
The critical path consists of the following:
	'phi' operation ('ch') with incoming values : ('ch', LeNet_wrapper/../hw_library/pool.h:158) [211]  (0 ns)
	'sub' operation ('tmp_54', LeNet_wrapper/../hw_library/pool.h:161) [223]  (0 ns)
	'add' operation ('tmp_55', LeNet_wrapper/../hw_library/pool.h:161) [224]  (3.7 ns)
	'getelementptr' operation ('buf_addr_6', LeNet_wrapper/../hw_library/pool.h:161) [226]  (0 ns)
	'load' operation ('buf_load', LeNet_wrapper/../hw_library/pool.h:161) on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [227]  (2.27 ns)

 <State 51>: 7.76ns
The critical path consists of the following:
	'load' operation ('acc_load', LeNet_wrapper/../hw_library/pool.h:161) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [229]  (2.32 ns)
	'icmp' operation ('tmp_28', LeNet_wrapper/../hw_library/pool.h:161) [230]  (2.47 ns)
	'select' operation ('tmp_29', LeNet_wrapper/../hw_library/pool.h:161) [231]  (0.698 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:161) of variable 'tmp_29', LeNet_wrapper/../hw_library/pool.h:161 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [232]  (2.27 ns)

 <State 52>: 2.52ns
The critical path consists of the following:
	'add' operation ('xp', LeNet_wrapper/../hw_library/pool.h:147) [237]  (2.52 ns)

 <State 53>: 6.95ns
The critical path consists of the following:
	'phi' operation ('outpix', LeNet_wrapper/../hw_library/pool.h:175) with incoming values : ('tmp_22_mid2_v', LeNet_wrapper/../hw_library/pool.h:175) [243]  (0 ns)
	'add' operation ('outpix', LeNet_wrapper/../hw_library/pool.h:172) [249]  (2.52 ns)
	'select' operation ('tmp_22_mid2_v', LeNet_wrapper/../hw_library/pool.h:175) [252]  (0.733 ns)
	'add' operation ('tmp_50', LeNet_wrapper/../hw_library/pool.h:175) [262]  (3.7 ns)

 <State 54>: 2.27ns
The critical path consists of the following:
	'load' operation ('tmp.V', LeNet_wrapper/../hw_library/pool.h:175) on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [265]  (2.27 ns)

 <State 55>: 5.9ns
The critical path consists of the following:
	'load' operation ('tmp.V', LeNet_wrapper/../hw_library/pool.h:175) on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [265]  (2.27 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:177) [266]  (3.63 ns)

 <State 56>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
