# do g55_lab5_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/juliette/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/juliette/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlib g55
# ** Warning: (vlib-34) Library already exists at "g55".
# vmap g55 g55
# Modifying modelsim.ini
# vcom -93 -work g55 {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder_single.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g55_adder_single
# -- Compiling architecture bdf_type of g55_adder_single
# vcom -93 -work g55 {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g55_adder
# -- Compiling architecture bdf_type of g55_adder
# vcom -93 -work g55 {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab1/g55_mod13_v2.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity g55_mod13_v2
# -- Compiling architecture bdf_type of g55_mod13_v2
# vcom -93 -work g55 {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab3/g55_stack_slot.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity g55_stack_slot
# -- Compiling architecture behav of g55_stack_slot
# vcom -93 -work g55 {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab3/g55_stack52.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package LPM_COMPONENTS
# -- Compiling entity g55_stack52
# -- Compiling architecture behav of g55_stack52
# vcom -93 -work g55 {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab3/g55_lpm_rom.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g55_lpm_rom
# -- Compiling architecture SYN of g55_lpm_rom
# vcom -93 -work g55 {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab3/g55_pop_enable.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity g55_pop_enable
# -- Compiling architecture behav of g55_pop_enable
# vcom -93 -work g55 {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab4/g55_rules.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g55_rules
# -- Compiling architecture behav of g55_rules
# vcom -93 -work work {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab5/g55_computer_player.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity g55_computer_player
# -- Compiling architecture behav of g55_computer_player
# -- Loading package LPM_COMPONENTS
# -- Loading entity g55_stack52
# -- Loading entity g55_rules
# 
vcom -reportprogress 300 -work work {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab5/g55_computer_player_test.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g55_computer_player_test
# -- Compiling architecture behav of g55_computer_player_test
vsim -voptargs=+acc work.g55_computer_player_test
# vsim -voptargs=+acc work.g55_computer_player_test 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.g55_computer_player_test(behav)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.g55_computer_player(behav)
# Loading g55.g55_stack52(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_counter(lpm_syn)
# Loading g55.g55_pop_enable(behav)
# Loading g55.g55_lpm_rom(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading lpm.lpm_mux(lpm_syn)
# ** Failure: (vsim-3807) Types do not match between component and entity for port "data".
#    Time: 0 ps  Iteration: 0  Instance: /g55_computer_player_test/CPM/stack/M0 File: /home/juliette/altera/13.0sp1/modelsim_ase/linux/../altera/vhdl/src/220model/220model.vhd Line: 1096
# Fatal error in file /home/juliette/altera/13.0sp1/modelsim_ase/linux/../altera/vhdl/src/220model/220model.vhd
#  while elaborating region: /g55_computer_player_test/CPM/stack/M0
# Load interrupted
# Error loading design
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
