//Sign Extender for ECE473 final project
module sign_extend(
input wire [51:0] in
output reg [31:0] out);

reg signed [31:0]temp