Analysis & Elaboration report for AP9
Thu Feb 23 02:30:47 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Feb 23 02:30:47 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; AP9                                         ;
; Top-level Entity Name              ; clock_gen                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; clock_gen          ; AP9                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; On                 ;
; Block Design Naming                                                        ; QuartusII          ; Auto               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Feb 23 02:30:28 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clock_gen.v
    Info (12023): Found entity 1: clock_gen File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.v
    Info (12023): Found entity 1: ram_tb File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ram_tb.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_rom0.vhd
    Info (12022): Found design unit 1: lpm_rom0-SYN File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd Line: 52
    Info (12023): Found entity 1: lpm_rom0 File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file TEXT_DRAWER.vhd
    Info (12022): Found design unit 1: TEXT_DRAWER-main File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd Line: 23
    Info (12023): Found entity 1: TEXT_DRAWER File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file VGA_MOD.bdf
    Info (12023): Found entity 1: VGA_MOD
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-main File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd Line: 18
    Info (12023): Found entity 1: VGA_SYNC File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file KB_ASCII.vhd
    Info (12022): Found design unit 1: KB_ASCII-main File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd Line: 21
    Info (12023): Found entity 1: KB_ASCII File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file ASCII_CONV.vhd
    Info (12022): Found design unit 1: ASCII_CONV-main File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd Line: 12
    Info (12023): Found entity 1: ASCII_CONV File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file RAM.vhd
    Info (12022): Found design unit 1: ram-SYN File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd Line: 54
    Info (12023): Found entity 1: RAM File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file POS_CONV.vhd
    Info (12022): Found design unit 1: POS_CONV-main File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd Line: 15
    Info (12023): Found entity 1: POS_CONV File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file kit.vhd
    Info (12022): Found design unit 1: kit-Behavior File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd Line: 14
    Info (12023): Found entity 1: kit File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-Behavior File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd Line: 15
    Info (12023): Found entity 1: ps2_keyboard File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd Line: 6
Warning (12019): Can't analyze file -- file video.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: vga-Behavior File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd Line: 19
    Info (12023): Found entity 1: vga File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clock_manager.vhd
    Info (12022): Found design unit 1: clock_manager-a File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd Line: 18
    Info (12023): Found entity 1: clock_manager File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-Behavior File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd Line: 20
    Info (12023): Found entity 1: cpu File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ramWithClock.v
    Info (12023): Found entity 1: ramWhithClock File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ramWithClock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ramWithClock_tb.v
    Info (12023): Found entity 1: ramWithClock_tb File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ramWithClock_tb.v Line: 1
Info (12127): Elaborating entity "clock_gen" for the top level hierarchy
Warning (10755): Verilog HDL warning at clock_gen.v(6): assignments to clk create a combinational loop File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_gen.v Line: 6
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1268 megabytes
    Info: Processing ended: Thu Feb 23 02:30:47 2017
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:43


