

================================================================
== Vivado HLS Report for 'Random'
================================================================
* Date:           Sat Feb  9 10:54:48 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RandomGenerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.538|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    4|  8371203|    4|  8371203|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- read_A  |    2|  8371201|         2|          1|          1| 1 ~ 8371200 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp) | (tmp & tmp_last_V)
	2  / (tmp & !tmp_last_V)
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_a), !map !77"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_b), !map !81"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_c), !map !85"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_d), !map !89"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_e), !map !93"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_f), !map !97"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !101"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !105"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !109"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %INPUT_STREAM_V_user_V), !map !113"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !117"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_V_id_V), !map !121"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %INPUT_STREAM_V_dest_V), !map !125"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @Random_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:26]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %agg_result_a, i32* %agg_result_b, i32* %agg_result_c, i32* %agg_result_d, i32* %agg_result_e, i32* %agg_result_f, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:26]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i2* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:28]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [RandomGenerator/main.cpp:39]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_0 = phi i55 [ 0, %0 ], [ %sum_V, %3 ]"   --->   Operation 23 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i23 [ 0, %0 ], [ %in1Count, %3 ]"   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.44ns)   --->   "%tmp = icmp ult i23 %i, -17408" [RandomGenerator/main.cpp:39]   --->   Operation 25 'icmp' 'tmp' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.28ns)   --->   "%in1Count = add i23 %i, 1" [RandomGenerator/main.cpp:39]   --->   Operation 26 'add' 'in1Count' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_21 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i2* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V)" [RandomGenerator/main.cpp:41]   --->   Operation 27 'read' 'empty_21' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_21, 0" [RandomGenerator/main.cpp:41]   --->   Operation 28 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_21, 4" [RandomGenerator/main.cpp:41]   --->   Operation 29 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i32 %tmp_data_V to i55" [RandomGenerator/main.cpp:43]   --->   Operation 30 'zext' 'tmp_2_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.28ns)   --->   "%sum_V = add i55 %p_0, %tmp_2_cast" [RandomGenerator/main.cpp:43]   --->   Operation 31 'add' 'sum_V' <Predicate = (tmp)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.53>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ undef, %0 ], [ %r_V_2, %3 ]"   --->   Operation 32 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%first_s = phi i32 [ undef, %0 ], [ %tmp_data_V, %3 ]"   --->   Operation 33 'phi' 'first_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8371200, i64 4185600)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br i1 %tmp, label %2, label %.loopexit" [RandomGenerator/main.cpp:39]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind" [RandomGenerator/main.cpp:39]   --->   Operation 36 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)" [RandomGenerator/main.cpp:39]   --->   Operation 37 'specregionbegin' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:40]   --->   Operation 38 'specpipeline' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i55 %sum_V to i56" [RandomGenerator/main.cpp:45]   --->   Operation 39 'zext' 'lhs_V_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%rhs_V_cast = sext i32 %i_op_assign to i56" [RandomGenerator/main.cpp:45]   --->   Operation 40 'sext' 'rhs_V_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.28ns)   --->   "%r_V = add i56 %rhs_V_cast, %lhs_V_cast" [RandomGenerator/main.cpp:45]   --->   Operation 41 'add' 'r_V' <Predicate = (tmp)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %r_V, i32 55)" [RandomGenerator/main.cpp:45]   --->   Operation 42 'bitselect' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i56 %r_V to i1" [RandomGenerator/main.cpp:45]   --->   Operation 43 'trunc' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i56 %r_V to i1" [RandomGenerator/main.cpp:45]   --->   Operation 44 'trunc' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_4)" [RandomGenerator/main.cpp:45]   --->   Operation 45 'bitconcatenate' 'tmp_6' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.55ns)   --->   "%tmp_8 = sub i32 0, %tmp_6" [RandomGenerator/main.cpp:45]   --->   Operation 46 'sub' 'tmp_8' <Predicate = (tmp)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_3)" [RandomGenerator/main.cpp:45]   --->   Operation 47 'bitconcatenate' 'tmp_5' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.69ns)   --->   "%r_V_2 = select i1 %tmp_2, i32 %tmp_8, i32 %tmp_5" [RandomGenerator/main.cpp:45]   --->   Operation 48 'select' 'r_V_2' <Predicate = (tmp)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.76ns)   --->   "br i1 %tmp_last_V, label %.loopexit, label %3" [RandomGenerator/main.cpp:55]   --->   Operation 49 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_1)" [RandomGenerator/main.cpp:61]   --->   Operation 50 'specregionend' 'empty_22' <Predicate = (tmp & !tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [RandomGenerator/main.cpp:39]   --->   Operation 51 'br' <Predicate = (tmp & !tmp_last_V)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%lhs_V = phi i55 [ %p_0, %1 ], [ %sum_V, %2 ]"   --->   Operation 52 'phi' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%value_1 = phi i32 [ %i_op_assign, %1 ], [ %r_V_2, %2 ]"   --->   Operation 53 'phi' 'value_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%first_2 = phi i32 [ %first_s, %1 ], [ %tmp_data_V, %2 ]"   --->   Operation 54 'phi' 'first_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%in1Count_1 = phi i23 [ %i, %1 ], [ %in1Count, %2 ]"   --->   Operation 55 'phi' 'in1Count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%in1Count_1_cast = zext i23 %in1Count_1 to i32" [RandomGenerator/main.cpp:64]   --->   Operation 56 'zext' 'in1Count_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_a, i32 %value_1)" [RandomGenerator/main.cpp:65]   --->   Operation 57 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 58 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_b, i32 %in1Count_1_cast)" [RandomGenerator/main.cpp:66]   --->   Operation 58 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 59 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_c, i32 %first_2)" [RandomGenerator/main.cpp:67]   --->   Operation 59 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_7 = call i23 @_ssdm_op_PartSelect.i23.i55.i32.i32(i55 %lhs_V, i32 32, i32 54)" [RandomGenerator/main.cpp:68]   --->   Operation 60 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%phitmp = zext i23 %tmp_7 to i32" [RandomGenerator/main.cpp:68]   --->   Operation 61 'zext' 'phitmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_d, i32 %phitmp)" [RandomGenerator/main.cpp:68]   --->   Operation 62 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i55 %lhs_V to i32" [RandomGenerator/main.cpp:69]   --->   Operation 63 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_e, i32 %tmp_9)" [RandomGenerator/main.cpp:69]   --->   Operation 64 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 65 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_f, i32 1936)" [RandomGenerator/main.cpp:70]   --->   Operation 65 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [RandomGenerator/main.cpp:71]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_e]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_f]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5      (specbitsmap      ) [ 00000]
StgValue_6      (specbitsmap      ) [ 00000]
StgValue_7      (specbitsmap      ) [ 00000]
StgValue_8      (specbitsmap      ) [ 00000]
StgValue_9      (specbitsmap      ) [ 00000]
StgValue_10     (specbitsmap      ) [ 00000]
StgValue_11     (specbitsmap      ) [ 00000]
StgValue_12     (specbitsmap      ) [ 00000]
StgValue_13     (specbitsmap      ) [ 00000]
StgValue_14     (specbitsmap      ) [ 00000]
StgValue_15     (specbitsmap      ) [ 00000]
StgValue_16     (specbitsmap      ) [ 00000]
StgValue_17     (specbitsmap      ) [ 00000]
StgValue_18     (spectopmodule    ) [ 00000]
StgValue_19     (specinterface    ) [ 00000]
StgValue_20     (specinterface    ) [ 00000]
StgValue_21     (specinterface    ) [ 00000]
StgValue_22     (br               ) [ 01110]
p_0             (phi              ) [ 00111]
i               (phi              ) [ 00111]
tmp             (icmp             ) [ 00110]
in1Count        (add              ) [ 01111]
empty_21        (read             ) [ 00000]
tmp_data_V      (extractvalue     ) [ 01111]
tmp_last_V      (extractvalue     ) [ 00110]
tmp_2_cast      (zext             ) [ 00000]
sum_V           (add              ) [ 01111]
i_op_assign     (phi              ) [ 00111]
first_s         (phi              ) [ 00111]
empty           (speclooptripcount) [ 00000]
StgValue_35     (br               ) [ 00111]
StgValue_36     (specloopname     ) [ 00000]
tmp_1           (specregionbegin  ) [ 00000]
StgValue_38     (specpipeline     ) [ 00000]
lhs_V_cast      (zext             ) [ 00000]
rhs_V_cast      (sext             ) [ 00000]
r_V             (add              ) [ 00000]
tmp_2           (bitselect        ) [ 00000]
tmp_3           (trunc            ) [ 00000]
tmp_4           (trunc            ) [ 00000]
tmp_6           (bitconcatenate   ) [ 00000]
tmp_8           (sub              ) [ 00000]
tmp_5           (bitconcatenate   ) [ 00000]
r_V_2           (select           ) [ 01111]
StgValue_49     (br               ) [ 00111]
empty_22        (specregionend    ) [ 00000]
StgValue_51     (br               ) [ 01110]
lhs_V           (phi              ) [ 00001]
value_1         (phi              ) [ 00001]
first_2         (phi              ) [ 00001]
in1Count_1      (phi              ) [ 00001]
in1Count_1_cast (zext             ) [ 00000]
StgValue_57     (write            ) [ 00000]
StgValue_58     (write            ) [ 00000]
StgValue_59     (write            ) [ 00000]
tmp_7           (partselect       ) [ 00000]
phitmp          (zext             ) [ 00000]
StgValue_62     (write            ) [ 00000]
tmp_9           (trunc            ) [ 00000]
StgValue_64     (write            ) [ 00000]
StgValue_65     (write            ) [ 00000]
StgValue_66     (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="agg_result_d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_d"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="agg_result_e">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_e"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="agg_result_f">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_f"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Random_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i56.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="empty_21_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="54" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="0" index="3" bw="4" slack="0"/>
<pin id="105" dir="0" index="4" bw="2" slack="0"/>
<pin id="106" dir="0" index="5" bw="1" slack="0"/>
<pin id="107" dir="0" index="6" bw="5" slack="0"/>
<pin id="108" dir="0" index="7" bw="6" slack="0"/>
<pin id="109" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="StgValue_57_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_57/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="StgValue_58_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="23" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="StgValue_59_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="StgValue_62_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="23" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_62/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="StgValue_64_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_64/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="StgValue_65_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="12" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_65/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="55" slack="1"/>
<pin id="163" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="55" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="23" slack="1"/>
<pin id="175" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="23" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_op_assign_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_op_assign_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="2"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="first_s_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first_s (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="first_s_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="2"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_s/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="lhs_V_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="55" slack="2147483647"/>
<pin id="211" dir="1" index="1" bw="55" slack="2147483647"/>
</pin_list>
<bind>
<opset="lhs_V (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="lhs_V_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="55" slack="2"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="55" slack="2"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="value_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="221" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="value_1 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="value_1_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="value_1/4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="first_2_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_2 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="first_2_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="2"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_2/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="in1Count_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="243" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="in1Count_1 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="in1Count_1_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="23" slack="2"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="23" slack="2"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in1Count_1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="23" slack="0"/>
<pin id="253" dir="0" index="1" bw="23" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="in1Count_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="23" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in1Count/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_data_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="54" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_last_V_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="54" slack="0"/>
<pin id="269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_2_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sum_V_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="55" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="lhs_V_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="55" slack="1"/>
<pin id="283" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="rhs_V_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_cast/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="r_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="55" slack="0"/>
<pin id="291" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="56" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="56" slack="0"/>
<pin id="304" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="56" slack="0"/>
<pin id="308" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_8_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="r_V_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="in1Count_1_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="23" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in1Count_1_cast/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_7_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="23" slack="0"/>
<pin id="347" dir="0" index="1" bw="55" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="0" index="3" bw="7" slack="0"/>
<pin id="350" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="phitmp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="23" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phitmp/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_9_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="55" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="369" class="1005" name="in1Count_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="23" slack="0"/>
<pin id="371" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="in1Count "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_data_V_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_last_V_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="385" class="1005" name="sum_V_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="55" slack="0"/>
<pin id="387" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="392" class="1005" name="r_V_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="58" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="123"><net_src comp="90" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="90" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="90" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="90" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="90" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="90" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="98" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="60" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="218"><net_src comp="161" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="228"><net_src comp="185" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="118" pin=2"/></net>

<net id="239"><net_src comp="197" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="132" pin=2"/></net>

<net id="250"><net_src comp="173" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="177" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="177" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="100" pin="8"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="100" pin="8"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="263" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="165" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="189" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="281" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="80" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="82" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="288" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="288" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="84" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="86" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="306" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="310" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="84" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="86" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="302" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="294" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="318" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="324" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="244" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="351"><net_src comp="92" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="212" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="94" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="96" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="345" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="363"><net_src comp="212" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="368"><net_src comp="251" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="257" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="378"><net_src comp="263" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="384"><net_src comp="267" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="275" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="395"><net_src comp="332" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="222" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_a | {4 }
	Port: agg_result_b | {4 }
	Port: agg_result_c | {4 }
	Port: agg_result_d | {4 }
	Port: agg_result_e | {4 }
	Port: agg_result_f | {4 }
 - Input state : 
	Port: Random : INPUT_STREAM_V_data_V | {2 }
	Port: Random : INPUT_STREAM_V_keep_V | {2 }
	Port: Random : INPUT_STREAM_V_strb_V | {2 }
	Port: Random : INPUT_STREAM_V_user_V | {2 }
	Port: Random : INPUT_STREAM_V_last_V | {2 }
	Port: Random : INPUT_STREAM_V_id_V | {2 }
	Port: Random : INPUT_STREAM_V_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		in1Count : 1
		tmp_2_cast : 1
		sum_V : 2
	State 3
		rhs_V_cast : 1
		r_V : 2
		tmp_2 : 3
		tmp_3 : 3
		tmp_4 : 3
		tmp_6 : 4
		tmp_8 : 5
		tmp_5 : 4
		r_V_2 : 6
		empty_22 : 1
	State 4
		in1Count_1_cast : 1
		StgValue_57 : 1
		StgValue_58 : 2
		StgValue_59 : 1
		tmp_7 : 1
		phitmp : 2
		StgValue_62 : 3
		tmp_9 : 1
		StgValue_64 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      in1Count_fu_257     |    0    |    30   |
|    add   |       sum_V_fu_275       |    0    |    62   |
|          |        r_V_fu_288        |    0    |    62   |
|----------|--------------------------|---------|---------|
|    sub   |       tmp_8_fu_318       |    0    |    39   |
|----------|--------------------------|---------|---------|
|  select  |       r_V_2_fu_332       |    0    |    32   |
|----------|--------------------------|---------|---------|
|   icmp   |        tmp_fu_251        |    0    |    18   |
|----------|--------------------------|---------|---------|
|   read   |   empty_21_read_fu_100   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | StgValue_57_write_fu_118 |    0    |    0    |
|          | StgValue_58_write_fu_125 |    0    |    0    |
|   write  | StgValue_59_write_fu_132 |    0    |    0    |
|          | StgValue_62_write_fu_139 |    0    |    0    |
|          | StgValue_64_write_fu_146 |    0    |    0    |
|          | StgValue_65_write_fu_153 |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|     tmp_data_V_fu_263    |    0    |    0    |
|          |     tmp_last_V_fu_267    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     tmp_2_cast_fu_271    |    0    |    0    |
|   zext   |     lhs_V_cast_fu_281    |    0    |    0    |
|          |  in1Count_1_cast_fu_340  |    0    |    0    |
|          |       phitmp_fu_355      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     rhs_V_cast_fu_284    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       tmp_2_fu_294       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_3_fu_302       |    0    |    0    |
|   trunc  |       tmp_4_fu_306       |    0    |    0    |
|          |       tmp_9_fu_360       |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_6_fu_310       |    0    |    0    |
|          |       tmp_5_fu_324       |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_7_fu_345       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   243   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  first_2_reg_230  |   32   |
|  first_s_reg_197  |   32   |
|i_op_assign_reg_185|   32   |
|     i_reg_173     |   23   |
| in1Count_1_reg_241|   23   |
|  in1Count_reg_369 |   23   |
|   lhs_V_reg_209   |   55   |
|    p_0_reg_161    |   55   |
|   r_V_2_reg_392   |   32   |
|   sum_V_reg_385   |   55   |
| tmp_data_V_reg_375|   32   |
| tmp_last_V_reg_381|    1   |
|    tmp_reg_365    |    1   |
|  value_1_reg_219  |   32   |
+-------------------+--------+
|       Total       |   428  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|     p_0_reg_161     |  p0  |   2  |  55  |   110  ||    9    |
|      i_reg_173      |  p0  |   2  |  23  |   46   ||    9    |
| i_op_assign_reg_185 |  p0  |   2  |  32  |   64   ||    9    |
|   first_s_reg_197   |  p0  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   284  ||  7.076  ||    36   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   243  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   428  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   428  |   279  |
+-----------+--------+--------+--------+
