// Seed: 1036798803
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    inout id_4
);
  assign id_2[1] = 1;
  assign id_4 = 1'b0 ? id_4 : 1;
  type_6(
      "", id_2[(1)], 1
  );
  assign id_4 = 1 - id_4;
  initial begin
    id_4 <= 1'h0 + id_4;
  end
endmodule
