17:21:46 analysis   vcssim.lib.uvm_val                       uvm.val                           RUN
17:21:48 analysis   vcssim.lib.uvm_val                       uvm.val                          PASS
      Log: /nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/lib/uvm_val/analysis.log
17:21:48 analysis   vcssim.lib.saola_val_uvm                 saola.val_uvm                     RUN
17:21:50 analysis   vcssim.lib.saola_val_uvm                 saola.val_uvm                    PASS
      Log: /nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/lib/saola_val_uvm/analysis.log
17:21:50 analysis   vcssim.lib.IOSF_SVC_IOSF_SVC_uvm_val_lib IOSF_SVC.IOSF_SVC_uvm_val_lib     RUN
17:21:54 analysis   vcssim.lib.IOSF_SVC_IOSF_SVC_uvm_val_lib IOSF_SVC.IOSF_SVC_uvm_val_lib    PASS
      Log: /nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/lib/IOSF_SVC_IOSF_SVC_uvm_val_lib/analysis.log
17:21:54 analysis   vcssim.lib.vc_sv_pydoh_infra_val         vc_sv_pydoh_infra.val             RUN
17:21:55 analysis   vcssim.lib.vc_sv_pydoh_infra_val         vc_sv_pydoh_infra.val            PASS
      Log: /nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/lib/vc_sv_pydoh_infra_val/analysis.log
17:21:55 analysis   vcssim.lib.cdie_clk_vc_val               cdie_clk_vc.val                   RUN
17:21:55 analysis   vcssim.lib.cdie_clk_vc_val               cdie_clk_vc.val               ** FAIL **
      Log: /nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/lib/cdie_clk_vc_val/analysis.log
/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/flowgen/Makefile:77: recipe for target '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/lib/cdie_clk_vc_val/.done' failed
make[2]: *** [/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/lib/cdie_clk_vc_val/.done] Error 1
