;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -1, <-20
	SPL 8, <400
	SUB @-127, 100
	SUB #0, -33
	DJN 100, 10
	DJN 100, 10
	SPL 38, 9
	SPL 38, 9
	JMP @300, 90
	SUB <30, 9
	ADD 10, 30
	SUB -7, <-70
	SPL 0, <30
	SUB #0, -33
	JMZ -7, @-70
	SUB 100, 300
	SPL 0, <402
	CMP <0, @2
	CMP <0, @2
	JMN 0, <402
	JMN -0, <402
	JMN 0, <402
	SUB <0, @2
	SLT 30, 9
	DJN 100, 10
	SUB <0, @2
	SUB <0, @2
	SUB @127, 106
	ADD 30, 9
	CMP @127, 106
	SPL 0, -15
	DJN 100, 10
	MOV -7, <-20
	ADD 30, 9
	ADD #270, <1
	DJN 100, 10
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	SUB <0, @2
	SUB <0, @2
	SPL 0, <150
	SPL 0, <150
	SPL 0, <402
	SUB 100, 300
	SPL 0, <150
	SPL 8, <400
	MOV -7, <-20
