```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  
);

    // Simplified expression from the Karnaugh map:
    // out = c'd' + a'c' + cd + ab'd

    assign out = (~c & ~d) | (~a & ~c) | (c & d) | (a & ~b & d);

endmodule
```