// Generated by CIRCT unknown git version
module EIM4x4(	// file.cleaned.mlir:2:3
  input  [3:0] A,	// file.cleaned.mlir:2:24
               B,	// file.cleaned.mlir:2:36
  output [7:0] R	// file.cleaned.mlir:2:49
);

  wire _GEN;	// file.cleaned.mlir:69:11
  wire _GEN_0;	// file.cleaned.mlir:68:11
  wire _GEN_1;	// file.cleaned.mlir:67:11
  wire _GEN_2;	// file.cleaned.mlir:65:11
  wire _GEN_3;	// file.cleaned.mlir:63:11
  wire _GEN_4;	// file.cleaned.mlir:62:11
  wire _GEN_5;	// file.cleaned.mlir:58:11
  wire _GEN_6;	// file.cleaned.mlir:55:11
  wire anding_A0_B3 = A[0] & B[3];	// file.cleaned.mlir:37:11, :38:11, :39:11
  wire anding_A1_B3 = A[1] & B[3];	// file.cleaned.mlir:38:11, :40:11, :41:11
  wire anding_A2_B3 = A[2] & B[3];	// file.cleaned.mlir:38:11, :42:11, :43:11
  wire anding_A3_B3 = A[3] & B[3];	// file.cleaned.mlir:38:11, :44:11, :45:11
  wire anding_A3_B0 = A[3] & B[0];	// file.cleaned.mlir:44:11, :46:11, :47:11
  wire anding_A3_B2 = A[3] & B[2];	// file.cleaned.mlir:44:11, :49:11, :50:11
  wire anding_A1_B2 = A[1] & B[2];	// file.cleaned.mlir:40:11, :49:11, :51:11
  wire anding_A2_B1 = A[2] & B[1];	// file.cleaned.mlir:42:11, :48:11, :52:11
  wire anding_A2_B2 = A[2] & B[2];	// file.cleaned.mlir:42:11, :49:11, :53:11
  wire anding_A3_B2_A2_B3 = anding_A3_B2 & anding_A2_B3;	// file.cleaned.mlir:43:11, :50:11, :54:11
  assign _GEN_6 = A[0] & B[0];	// file.cleaned.mlir:37:11, :46:11, :55:11
  assign _GEN_5 = A[0] & B[1] | A[1] & B[0];	// file.cleaned.mlir:37:11, :40:11, :46:11, :48:11, :56:11, :57:11, :58:11
  assign _GEN_4 = A[0] & B[2] | A[1] & B[1] | A[2] & B[0];	// file.cleaned.mlir:37:11, :40:11, :42:11, :46:11, :48:11, :49:11, :59:11, :60:11, :61:11, :62:11
  assign _GEN_3 = anding_A0_B3 | anding_A1_B2 | anding_A2_B1 | anding_A3_B0;	// file.cleaned.mlir:39:11, :47:11, :51:11, :52:11, :63:11
  assign _GEN_2 =
    anding_A0_B3 & anding_A1_B2 & anding_A2_B1 & anding_A3_B0 | anding_A1_B3
    | anding_A2_B2;	// file.cleaned.mlir:39:11, :41:11, :47:11, :51:11, :52:11, :53:11, :64:11, :65:11
  assign _GEN_1 = anding_A1_B3 & anding_A2_B2 & A[3] & B[1] ^ anding_A2_B3 ^ anding_A3_B2;	// file.cleaned.mlir:41:11, :43:11, :44:11, :48:11, :50:11, :53:11, :66:11, :67:11
  assign _GEN_0 = anding_A3_B2_A2_B3 ^ anding_A3_B3;	// file.cleaned.mlir:45:11, :54:11, :68:11
  assign _GEN = anding_A3_B2_A2_B3 & anding_A3_B3;	// file.cleaned.mlir:45:11, :54:11, :69:11
  assign R =
    {_GEN, 7'h0}
    | ({1'h0, _GEN_0, 6'h0}
       | ({2'h0, _GEN_1, 5'h0}
          | ({3'h0, _GEN_2, 4'h0}
             | ({4'h0, _GEN_3, 3'h0}
                | ({5'h0, _GEN_4, 2'h0} | ({6'h0, _GEN_5, 1'h0} | {7'h0, _GEN_6}) & 8'hFB)
                & 8'hF7) & 8'hEF) & 8'hDF) & 8'hBF) & 8'h7F;	// file.cleaned.mlir:3:14, :4:14, :5:14, :6:14, :7:14, :8:14, :9:16, :10:16, :11:16, :12:16, :13:15, :14:15, :15:14, :16:10, :17:10, :18:10, :19:10, :20:10, :21:10, :22:10, :23:10, :24:10, :25:10, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :55:11, :58:11, :62:11, :63:11, :65:11, :67:11, :68:11, :69:11, :70:5
endmodule

