# header information:
Hfinal_project|9.07

# Views:
Vicon|ic
Vlayout|lay
Vschematic|sch

# Technologies:
Tmocmos|Gate InclusionINmocmos()BT|ScaleFORmocmos()D175.0|mocmosAnalog()BT|mocmosNumberOfMetalLayers()I3

# Cell 3bitAsynchCounter;1{ic}
C3bitAsynchCounter;1{ic}||artwork|1732393313803|1732395040593|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|10|6|||SCHEM_function(D5G1;)S3bitAsynchCounter|trace()V[5/-3,-5/-3,-5/3,5/3,5/-3]
Nschematic:Bus_Pin|pin@0||-3.5|5.5||||
Nschematic:Bus_Pin|pin@2||0|5.5||||
Nschematic:Bus_Pin|pin@4||3.5|5.5||||
Nschematic:Bus_Pin|pin@8||-10|-2.5||||
Nschematic:Wire_Pin|pin@9||-5|-2.5||||
Nschematic:Wire_Pin|pin@11||-3.5|3||||
Nschematic:Wire_Pin|pin@12||0|3||||
Nschematic:Wire_Pin|pin@13||3.5|3||||
Nschematic:Bus_Pin|pin@14||0|-6||||
Nschematic:Wire_Pin|pin@16||0|-3||||
Aschematic:wire|net@4|||0|pin@9||-5|-2.5|pin@8||-10|-2.5
Aschematic:wire|net@6|||900|pin@0||-3.5|5.5|pin@11||-3.5|3
Aschematic:wire|net@7|||900|pin@2||0|5.5|pin@12||0|3
Aschematic:wire|net@8|||900|pin@4||3.5|5.5|pin@13||3.5|3
Aschematic:wire|net@10|||2700|pin@14||0|-6|pin@16||0|-3
EQ0||D5G2;|pin@0||U
EQ1||D5G2;|pin@2||U
EQ2||D5G2;|pin@4||U
ERes||D5G2;|pin@14||U
Eclk||D5G2;X-0.5;|pin@8||U
X

# Cell 3bitAsynchCounter;1{lay}
C3bitAsynchCounter;1{lay}||mocmos|1732393429669|1732942356474||DRC_last_good_drc_area_date()G1732835244792|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1732835244792
IDflipflop;1{lay}|Dflipflo@3||-66|3.5|||D5G4;
IDflipflop;1{lay}|Dflipflo@4||270|4.5|||D5G4;
IDflipflop;1{lay}|Dflipflo@5||603|4.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Metal-2-Con|contact@0||168.5|66.5||||
NMetal-1-Metal-2-Con|contact@1||504|63.5||||
NMetal-1-Metal-2-Con|contact@2||837|63||||
NMetal-1-Metal-2-Con|contact@3||190|-57||||
NMetal-1-Metal-2-Con|contact@4||524|-57.5||||
NMetal-1-Pin|pin@34||10.5|41.5||||
NMetal-1-Pin|pin@40||16|-35||||
NMetal-1-Pin|pin@45||11.5|-46.5||||
NMetal-1-Pin|pin@46||275|-46.5||||
NMetal-1-Pin|pin@48||608|-46.5||||
NMetal-1-Pin|pin@49||346.5|52.5||||
NMetal-1-Pin|pin@50||614|52.5||||
NMetal-1-Pin|pin@52||38.5|52.5||||
NMetal-2-Pin|pin@53||-172|20||||
NMetal-1-Pin|pin@55||-145.5|-57.5||||
NMetal-1-Pin|pin@56||190|-57.5||||
NMetal-2-Pin|pin@57||179|-23.5||||
NMetal-2-Pin|pin@58||179|-7||||
NMetal-2-Pin|pin@59||179|-52.5||||
NMetal-2-Pin|pin@60||-172|-52.5||||
NMetal-2-Pin|pin@61||515.5|-22.5||||
NMetal-2-Pin|pin@62||515.5|-6.5||||
NMetal-2-Pin|pin@63||515.5|71||||
NMetal-2-Pin|pin@64||189|71||||
NMetal-2-Pin|pin@65||852|-22.5||||
NMetal-2-Pin|pin@66||852|71||||
NMetal-2-Pin|pin@67||522.5|71||||
Ngeneric:Invisible-Pin|pin@68||328|225.5|||||SIM_spice_card(D5G8;)S[* Define power supply,vdd vdd 0 DC 3.3V,"* Clock signal (50% duty cycle, period = 40ns)",vclk clk 0 PULSE(0 3.3 0n 1n 1n 50n 100n),"* Reset signal (low initially, goes high after first clock period)","vres Res 0 PULSE(0 3.3 100n 1n 1n 1u 1u)  * Delay of 80ns (two clock periods), stays high after",* Simulation commands,.tran 1n 1020n 0 1n  * Finer resolution (1ns) and extended simulation time (250ns),"* Save node voltages for Q0, Q1, and Q2",* Include the D flip-flop model (path to your models file),".include D:\\C5_models.txt",* Delay Calculations for 4th Clock Rising Edge,* Measure delay of clock with respect to Q0 (trigger on 4th rising edge of the clock),.measure tran delay_clk_to_Q0 TRIG v(clk) VAL=1.65 RISE=4 TARG v(Q0) VAL=1.65 RISE=2,* Measure delay of clock with respect to Q1 (trigger on 4th rising edge of the clock),.measure tran delay_clk_to_Q1 TRIG v(clk) VAL=1.65 RISE=4 TARG v(Q1) VAL=1.65 RISE=2,* Measure delay of clock with respect to Q2 (trigger on 4th rising edge of the clock),.measure tran delay_clk_to_Q2 TRIG v(clk) VAL=1.65 RISE=4 TARG v(Q2) VAL=1.65 RISE=2,* Measure delay between Q0 2nd rising edge and Q1 2nd rising edge,.measure tran delay_Q0_to_Q1 TRIG v(Q0) VAL=1.65 RISE=2 TARG v(Q1) VAL=1.65 RISE=2,* Measure delay between Q1 2nd rising edge and Q2 2nd rising edge,.measure tran delay_Q1_to_Q2 TRIG v(Q1) VAL=1.65 RISE=2 TARG v(Q2) VAL=1.65 RISE=2,* Rise Time Calculations,* Measure rise time of Q0 during the 2nd rising edge,.measure tran rise_time_Q0 TRIG v(Q0) VAL=0.33 RISE=2 TARG v(Q0) VAL=2.97 RISE=2,* Measure rise time of Q1 during the 2nd rising edge,.measure tran rise_time_Q1 TRIG v(Q1) VAL=0.33 RISE=2 TARG v(Q1) VAL=2.97 RISE=2,* Measure rise time of Q2 during the 2nd rising edge,.measure tran rise_time_Q2 TRIG v(Q2) VAL=0.33 RISE=2 TARG v(Q2) VAL=2.97 RISE=2,* Measure fall time of Q0 during the 2nd falling edge,.measure tran fall_time_Q0 TRIG v(Q0) VAL=2.97 FALL=2 TARG v(Q0) VAL=0.33 FALL=2,* Measure fall time of Q1 during the 2nd falling edge,.measure tran fall_time_Q1 TRIG v(Q1) VAL=2.97 FALL=2 TARG v(Q1) VAL=0.33 FALL=2,* Measure fall time of Q2 during the 2nd falling edge,.measure tran fall_time_Q2 TRIG v(Q2) VAL=2.97 FALL=2 TARG v(Q2) VAL=0.33 FALL=2,* End of file]
AMetal-1|net@61||1|S2700|Dflipflo@3|vdd|10.5|40.5|pin@34||10.5|41.5
AMetal-1|net@72||1|S2700|Dflipflo@3|gnd|16|-35|pin@40||16|-35
AMetal-1|net@81||1|S900|Dflipflo@3|gnd|11.5|-35|pin@45||11.5|-46.5
AMetal-1|net@82||1|S1800|pin@45||11.5|-46.5|pin@46||275|-46.5
AMetal-1|net@83||1|S2700|pin@46||275|-46.5|Dflipflo@4|gnd|275|-34
AMetal-1|net@85||1|S1800|pin@46||275|-46.5|pin@48||608|-46.5
AMetal-1|net@86||1|S2700|pin@48||608|-46.5|Dflipflo@5|gnd|608|-34
AMetal-1|net@87||1|S2700|Dflipflo@4|vdd|346.5|41.5|pin@49||346.5|52.5
AMetal-1|net@88||1|S1800|pin@49||346.5|52.5|pin@50||614|52.5
AMetal-1|net@89||1|S900|pin@50||614|52.5|Dflipflo@5|vdd|614|41.5
AMetal-1|net@91||1|S0|pin@49||346.5|52.5|pin@52||38.5|52.5
AMetal-1|net@92||1|S900|pin@52||38.5|52.5|Dflipflo@3|vdd|38.5|40.5
AMetal-2|net@93||1|S900|contact@0||168.5|66.5|Dflipflo@3|Q|168.5|31.5
AMetal-2|net@94||1|S2700|Dflipflo@4|Q|504|32.5|contact@1||504|63.5
AMetal-2|net@95||1|S900|contact@2||837|64|Dflipflo@5|Q|837|32.5
AMetal-2|net@96||1|S0|Dflipflo@3|D|-146.5|20|pin@53||-172|20
AMetal-2|net@98||1|S900|Dflipflo@4|Res|190|-24.5|contact@3||190|-57
AMetal-2|net@99||1|S900|Dflipflo@5|Res|524|-24.5|contact@4||524|-58.5
AMetal-1|net@100||1|S900|Dflipflo@3|Res|-145.5|-25.5|pin@55||-145.5|-57.5
AMetal-1|net@101||1|S1800|pin@55||-145.5|-57.5|contact@3||190|-57.5
AMetal-1|net@102||1|S900|contact@3||190|-57|pin@56||190|-57.5
AMetal-1|net@103||1|S0|contact@4||524|-57.5|pin@56||190|-57.5
AMetal-2|net@104||1|S1800|Dflipflo@3|notQ|171|-23.5|pin@57||179|-23.5
AMetal-2|net@105||1|S2700|pin@57||179|-23.5|pin@58||179|-7
AMetal-2|net@106||1|S1800|pin@58||179|-7|Dflipflo@4|clk|190|-7
AMetal-2|net@107||1|S900|pin@57||179|-23.5|pin@59||179|-52.5
AMetal-2|net@108||1|S0|pin@59||179|-52.5|pin@60||-172|-52.5
AMetal-2|net@110||1|S1800|Dflipflo@4|notQ|507|-22.5|pin@61||515.5|-22.5
AMetal-2|net@111||1|S2700|pin@61||515.5|-22.5|pin@62||515.5|-6.5
AMetal-2|net@112||1|S1800|pin@62||515.5|-6.5|Dflipflo@5|clk|523|-6.5
AMetal-2|net@113||1|S2700|pin@62||515.5|-6.5|pin@63||515.5|71
AMetal-2|net@114||1|S0|pin@63||515.5|71|pin@64||189|71
AMetal-2|net@115||1|S900|pin@64||189|71|Dflipflo@4|D|189|21
AMetal-2|net@116||1|S900|pin@53||-172|20|pin@60||-172|-52.5
AMetal-2|net@117||1|S1800|Dflipflo@5|notQ|840|-22.5|pin@65||852|-22.5
AMetal-2|net@118||1|S2700|pin@65||852|-22.5|pin@66||852|71
AMetal-2|net@119||1|S0|pin@66||852|71|pin@67||522.5|71
AMetal-2|net@120||1|S900|pin@67||522.5|71|Dflipflo@5|D|522.5|21
EQ0||D5G10;|contact@0||U
EQ1||D5G10;|contact@1||U
EQ2||D5G10;|contact@2||U
ERes||D5G9;|Dflipflo@3|Res|U
Eclk||D5G9;|Dflipflo@3|clk|U
Egnd||D5G9;|Dflipflo@3|gnd|U
Evdd||D5G9;|Dflipflo@3|vdd|U
X

# Cell 3bitAsynchCounter;1{sch}
C3bitAsynchCounter;1{sch}||schematic|1731887755677|1732395035756|
I3bitAsynchCounter;1{ic}|3bitAsyn@0||50.5|50|||D5G4;
IDflipflop;1{ic}|Dflipflo@2||-34.5|21.5|||D5G4;
IDflipflop;1{ic}|Dflipflo@3||-4.5|21.5|||D5G4;
IDflipflop;1{ic}|Dflipflo@4||27.5|21.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@2||-56.5|19||||
NOff-Page|conn@3||-26.5|42.5|||RRR|
NOff-Page|conn@4||3.5|43|||RRR|
NOff-Page|conn@5||35.5|43|||RRR|
NOff-Page|conn@6||-4.5|-9|||R|
NWire_Pin|pin@41||-34.5|-1.5||||
NWire_Pin|pin@46||11.5|19||||
NWire_Pin|pin@47||11.5|31||||
NWire_Pin|pin@48||-15|31||||
NWire_Pin|pin@49||-15|24.5||||
NWire_Pin|pin@53||14.5|24.5||||
NWire_Pin|pin@55||45.5|19||||
NWire_Pin|pin@56||45.5|30.5||||
NWire_Pin|pin@57||14.5|30.5||||
NWire_Pin|pin@58||-20.5|19||||
NWire_Pin|pin@59||-20.5|31.5||||
NWire_Pin|pin@60||-47|31.5||||
NWire_Pin|pin@61||-47|24.5||||
NWire_Pin|pin@63||27.5|-1.5||||
NWire_Pin|pin@66||-4.5|-1.5||||
Awire|R0|D5G2;||900|Dflipflo@2|Res|-34.5|13|pin@41||-34.5|-1.5
Awire|R1|D5G2;||900|Dflipflo@3|Res|-4.5|13|pin@66||-4.5|-1.5
Awire|R2|D5G2;||900|Dflipflo@4|Res|27.5|13|pin@63||27.5|-1.5
Awire|net@87|||1800|Dflipflo@3|notQ|3.5|19|pin@46||11.5|19
Awire|net@89|||2700|pin@46||11.5|19|pin@47||11.5|31
Awire|net@90|||0|pin@47||11.5|31|pin@48||-15|31
Awire|net@91|||900|pin@48||-15|31|pin@49||-15|24.5
Awire|net@92|||1800|pin@49||-15|24.5|Dflipflo@3|D|-12.5|24.5
Awire|net@99|||1800|Dflipflo@4|notQ|35.5|19|pin@55||45.5|19
Awire|net@100|||2700|pin@55||45.5|19|pin@56||45.5|30.5
Awire|net@101|||0|pin@56||45.5|30.5|pin@57||14.5|30.5
Awire|net@102|||900|pin@57||14.5|30.5|pin@53||14.5|24.5
Awire|net@103|||1800|Dflipflo@2|notQ|-26.5|19|pin@58||-20.5|19
Awire|net@105|||2700|pin@58||-20.5|19|pin@59||-20.5|31.5
Awire|net@106|||0|pin@59||-20.5|31.5|pin@60||-47|31.5
Awire|net@107|||900|pin@60||-47|31.5|pin@61||-47|24.5
Awire|net@108|||1800|pin@61||-47|24.5|Dflipflo@2|D|-42.5|24.5
Awire|net@112|||1800|pin@41||-34.5|-1.5|pin@66||-4.5|-1.5
Awire|net@113|||1800|pin@66||-4.5|-1.5|pin@63||27.5|-1.5
Awire|net@115|||0|Dflipflo@3|clk|-12.5|19|pin@58||-20.5|19
Awire|net@116|||0|Dflipflo@4|clk|19.5|19|pin@46||11.5|19
Awire|net@117|||1800|pin@53||14.5|24.5|Dflipflo@4|D|19.5|24.5
Awire|net@126|||0|Dflipflo@2|clk|-42.5|19|conn@2|y|-54.5|19
Awire|net@130|||2700|Dflipflo@2|Q|-26.5|24.5|conn@3|y|-26.5|40.5
Awire|net@131|||2700|Dflipflo@3|Q|3.5|24.5|conn@4|y|3.5|41
Awire|net@132|||2700|Dflipflo@4|Q|35.5|24.5|conn@5|y|35.5|41
Awire|net@133|||2700|conn@6|y|-4.5|-7|pin@66||-4.5|-1.5
EQ0||D5G2;X-2;|conn@3|y|U
EQ1||D5G2;X2;|conn@4|a|U
EQ2||D5G2;X1.5;|conn@5|a|U
ERes||D5G2;X1.5;|conn@6|a|U
Eclk||D5G2;X-2;|conn@2|y|U
X

# Cell 4bit_up_down_counter;1{ic}
C4bit_up_down_counter;1{ic}||artwork|1733869603550|1733869715961|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|14|6|||SCHEM_function(D5G1;)S4bit_up_down_counter|trace()V[7/-3,-7/-3,-7/3,7/3,7/-3]
Nschematic:Bus_Pin|pin@0||-5|5||||
Nschematic:Bus_Pin|pin@2||-1|5||||
Nschematic:Bus_Pin|pin@4||2.5|5||||
Nschematic:Bus_Pin|pin@6||5.5|5||||
Nschematic:Bus_Pin|pin@8||1.5|-6||||
Nschematic:Bus_Pin|pin@10||-4|-5.5||||
Nschematic:Bus_Pin|pin@12||-11.5|-2||||
Nschematic:Wire_Pin|pin@14||-6.5|-2||||
Nschematic:Wire_Pin|pin@15||-5|3||||
Nschematic:Wire_Pin|pin@16||-1|3||||
Nschematic:Wire_Pin|pin@17||2.5|3||||
Nschematic:Wire_Pin|pin@18||5.5|3||||
Nschematic:Wire_Pin|pin@19||-4|-3||||
Nschematic:Wire_Pin|pin@20||1.5|-3||||
Aschematic:wire|net@7|||1800|pin@12||-11.5|-2|pin@14||-6.5|-2
Aschematic:wire|net@8|||900|pin@0||-5|5|pin@15||-5|3
Aschematic:wire|net@9|||900|pin@2||-1|5|pin@16||-1|3
Aschematic:wire|net@10|||900|pin@4||2.5|5|pin@17||2.5|3
Aschematic:wire|net@11|||900|pin@6||5.5|5|pin@18||5.5|3
Aschematic:wire|net@12|||2700|pin@10||-4|-5.5|pin@19||-4|-3
Aschematic:wire|net@13|||2700|pin@8||1.5|-6|pin@20||1.5|-3
EQ0||D5G2;Y1;|pin@0||U
EQ1||D5G2;Y1;|pin@2||U
EQ2||D5G2;Y1;|pin@4||U
EQ3||D5G2;Y1;|pin@6||U
ERes||D5G2;Y-0.5;|pin@8||U
ES||D5G2;Y-1;|pin@10||U
Eclk||D5G2;X-1.5;|pin@12||U
X

# Cell 4bit_up_down_counter;1{sch}
C4bit_up_down_counter;1{sch}||schematic|1733868954601|1733869722815|
I4bit_up_down_counter;1{ic}|4bit_up_@0||43|37.5|||D5G4;
IDflipflop;1{ic}|Dflipflo@0||-59.5|2.5|||D5G4;
IDflipflop;1{ic}|Dflipflo@1||-3.5|5|||D5G4;
IDflipflop;1{ic}|Dflipflo@2||46.5|7.5|||D5G4;
IDflipflop;1{ic}|Dflipflo@3||95.5|10|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-81|-6.5||||
NOff-Page|conn@1||-81.5|-12||||
NOff-Page|conn@2||-42.5|15.5|||RRR|
NOff-Page|conn@3||12|16.5|||RRR|
NOff-Page|conn@4||61.5|18|||RRR|
NOff-Page|conn@6||103.5|27|||RRR|
NOff-Page|conn@7||-82|0||||
NWire_Pin|pin@4||-59.5|-6.5||||
NWire_Pin|pin@6||-3.5|-6.5||||
NWire_Pin|pin@8||46.5|-6.5||||
NWire_Pin|pin@11||95.5|-6.5||||
NWire_Pin|pin@12||-27.5|-12||||
NWire_Pin|pin@14||21.5|-12||||
NWire_Pin|pin@16||71|-12||||
NWire_Pin|pin@18||-49.5|0||||
NWire_Pin|pin@19||-49.5|11.5||||
NWire_Pin|pin@20||-71|11.5||||
NWire_Pin|pin@21||-71|5.5||||
NWire_Pin|pin@22||-42.5|5.5||||
NWire_Pin|pin@24||7|2.5||||
NWire_Pin|pin@25||7|15.5||||
NWire_Pin|pin@26||-11.5|15.5||||
NWire_Pin|pin@31||57|17.5||||
NWire_Pin|pin@32||38|17.5||||
NWire_Pin|pin@33||38|10.5||||
NWire_Pin|pin@34||57|5||||
NWire_Pin|pin@37||108.5|7.5||||
NWire_Pin|pin@38||108.5|20||||
NWire_Pin|pin@39||87|20||||
NWire_Pin|pin@40||87|13||||
NWire_Pin|pin@44||12|8||||
NWire_Pin|pin@46||61.5|10.5||||
Itwo_one_mux;1{ic}|two_one_@0||-31|3.5|||D5G4;
Itwo_one_mux;1{ic}|two_one_@1||67.5|8.5|||D5G4;
Itwo_one_mux;1{ic}|two_one_@2||18|6|||D5G4;
Awire|net@9|||1800|two_one_@0|out|-21|2.5|Dflipflo@1|clk|-11.5|2.5
Awire|net@12|||0|Dflipflo@3|clk|87.5|7.5|two_one_@1|out|77.5|7.5
Awire|net@13|||1800|conn@0|y|-79|-6.5|pin@4||-59.5|-6.5
Awire|net@16|||900|Dflipflo@1|Res|-3.5|-3.5|pin@6||-3.5|-6.5
Awire|net@19|||900|Dflipflo@2|Res|46.5|-1|pin@8||46.5|-6.5
Awire|net@24|||1800|pin@8||46.5|-6.5|pin@11||95.5|-6.5
Awire|net@25|||2700|pin@11||95.5|-6.5|Dflipflo@3|Res|95.5|1.5
Awire|net@28|||1800|two_one_@2|out|28|5|Dflipflo@2|clk|38.5|5
Awire|net@29|||2700|pin@4||-59.5|-6.5|Dflipflo@0|Res|-59.5|-6
Awire|net@30|||0|pin@6||-3.5|-6.5|pin@4||-59.5|-6.5
Awire|net@31|||0|pin@8||46.5|-6.5|pin@6||-3.5|-6.5
Awire|net@32|||900|two_one_@0|S|-27.5|-5.5|pin@12||-27.5|-12
Awire|net@35|||900|two_one_@2|S|21.5|-3|pin@14||21.5|-12
Awire|net@38|||900|two_one_@1|S|71|-0.5|pin@16||71|-12
Awire|net@41|||0|pin@14||21.5|-12|pin@12||-27.5|-12
Awire|net@42|||0|pin@16||71|-12|pin@14||21.5|-12
Awire|net@43|||1800|Dflipflo@0|notQ|-51.5|0|pin@18||-49.5|0
Awire|net@44|||1800|pin@18||-49.5|0|two_one_@0|I1|-35.5|0
Awire|net@45|||2700|pin@18||-49.5|0|pin@19||-49.5|11.5
Awire|net@46|||0|pin@19||-49.5|11.5|pin@20||-71|11.5
Awire|net@47|||900|pin@20||-71|11.5|pin@21||-71|5.5
Awire|net@48|||1800|pin@21||-71|5.5|Dflipflo@0|D|-67.5|5.5
Awire|net@49|||1800|Dflipflo@0|Q|-51.5|5.5|pin@22||-42.5|5.5
Awire|net@50|||1800|pin@22||-42.5|5.5|two_one_@0|I0|-35|5.5
Awire|net@52|||0|two_one_@2|I1|13.5|2.5|pin@24||7|2.5
Awire|net@53|||0|pin@24||7|2.5|Dflipflo@1|notQ|4.5|2.5
Awire|net@54|||2700|pin@24||7|2.5|pin@25||7|15.5
Awire|net@55|||0|pin@25||7|15.5|pin@26||-11.5|15.5
Awire|net@58|||900|pin@26||-11.5|15.5|Dflipflo@1|D|-11.5|8
Awire|net@65|||0|pin@31||57|17.5|pin@32||38|17.5
Awire|net@66|||900|pin@32||38|17.5|pin@33||38|10.5
Awire|net@67|||0|Dflipflo@2|D|38.5|10.5|pin@33||38|10.5
Awire|net@69|||0|two_one_@1|I1|63|5|pin@34||57|5
Awire|net@70|||0|pin@34||57|5|Dflipflo@2|notQ|54.5|5
Awire|net@71|||900|pin@31||57|17.5|pin@34||57|5
Awire|net@75|||1800|Dflipflo@3|notQ|103.5|7.5|pin@37||108.5|7.5
Awire|net@76|||2700|pin@37||108.5|7.5|pin@38||108.5|20
Awire|net@77|||0|pin@38||108.5|20|pin@39||87|20
Awire|net@78|||900|pin@39||87|20|pin@40||87|13
Awire|net@79|||0|Dflipflo@3|D|87.5|13|pin@40||87|13
Awire|net@85|||900|conn@2|y|-42.5|13.5|pin@22||-42.5|5.5
Awire|net@87|||0|two_one_@2|I0|14|8|pin@44||12|8
Awire|net@88|||0|pin@44||12|8|Dflipflo@1|Q|4.5|8
Awire|net@91|||2700|pin@44||12|8|conn@3|y|12|14.5
Awire|net@93|||0|two_one_@1|I0|63.5|10.5|pin@46||61.5|10.5
Awire|net@94|||0|pin@46||61.5|10.5|Dflipflo@2|Q|54.5|10.5
Awire|net@97|||2700|pin@46||61.5|10.5|conn@4|y|61.5|16
Awire|net@100|||2700|Dflipflo@3|Q|103.5|13|conn@6|y|103.5|25
Awire|net@103|||0|pin@12||-27.5|-12|conn@1|y|-79.5|-12
Awire|net@104|||0|Dflipflo@0|clk|-67.5|0|conn@7|y|-80|0
EQ0||D5G2;X-2;|conn@2|y|U
EQ1||D5G2;X2.5;|conn@3|a|U
EQ2||D5G2;X2;|conn@4|a|U
EQ3||D5G2;X2;|conn@6|a|U
ERes||D5G2;X1.5;|conn@0|a|U
ES||D5G2;X1.5;|conn@1|a|U
Eclk||D5G2;X2;|conn@7|a|U
X

# Cell 4bitupdowncounter_sim;1{sch}
C4bitupdowncounter_sim;1{sch}||schematic|1733869734160|1733870412124|
I4bit_up_down_counter;1{ic}|4bit_up_@0||0|-1.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-15|-3.5||||
NWire_Pin|pin@1||-4|-13||||
NWire_Pin|pin@2||1.5|-12.5||||
NWire_Pin|pin@3||-5|8||||
NWire_Pin|pin@4||-1|9||||
NWire_Pin|pin@5||2.5|8.5||||
NWire_Pin|pin@6||5.5|8.5||||
Ngeneric:Invisible-Pin|pin@7||-1|16|||||SIM_spice_card(D5G1;)S[* Power Supply,vdd vdd 0 DC 3.3V,"* Clock signal (50% duty cycle, period = 50ns)",vclk clk 0 PULSE(0 5 10n 1n 1n 25n 50n),* Reset signal (Res high after first clock period),vres res 0 PULSE(1 0 0n 5n 5n 50n 450n),"* Up-Down Select Signal (DOWN for first 200ns, then UP for remaining time)",vs s 0 PULSE(0 5 0n 1n 1n 200n 400n),* Simulation Command,.tran 1n 450n 0 1n,* Include the D Flip-Flop and MUX Models,".include D:\\C5_models.txt"]
Awire|Q0|D5G1;||2700|4bit_up_@0|Q0|-5|3.5|pin@3||-5|8
Awire|Q1|D5G1;||2700|4bit_up_@0|Q1|-1|3.5|pin@4||-1|9
Awire|Q2|D5G1;||2700|4bit_up_@0|Q2|2.5|3.5|pin@5||2.5|8.5
Awire|Q3|D5G1;||2700|4bit_up_@0|Q3|5.5|3.5|pin@6||5.5|8.5
Awire|Res|D5G1;||900|4bit_up_@0|Res|1.5|-7.5|pin@2||1.5|-12.5
Awire|S|D5G1;||900|4bit_up_@0|S|-4|-7|pin@1||-4|-13
Awire|clk|D5G1;||0|4bit_up_@0|clk|-11.5|-3.5|pin@0||-15|-3.5
X

# Cell Countersim;1{lay}
CCountersim;1{lay}||mocmos|1732394968777|1732940837192||DRC_last_good_drc_area_date()G1732835446570|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1732835446570
I3bitAsynchCounter;1{lay}|Res|D5G1;|-325.5|18|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
Ngeneric:Invisible-Pin|pin@5||5|271|||||SIM_spice_card(D5G8;)S[* Define power supply,vdd vdd 0 DC 3.3V,"* Clock signal (50% duty cycle, period = 40ns)",vclk clk 0 PULSE(0 3.3 0n 1n 1n 50n 100n),"* Reset signal (low initially, goes high after first clock period)","vres Res 0 PULSE(0 3.3 100n 1n 1n 1u 1u)  * Delay of 80ns (two clock periods), stays high after",* Simulation commands,.tran 1n 1020n 0 1n  * Finer resolution (1ns) and extended simulation time (250ns),"* Save node voltages for Q0, Q1, and Q2",* Include the D flip-flop model (path to your models file),".include D:\\C5_models.txt",* Delay Calculations for 4th Clock Rising Edge,* Measure delay of clock with respect to Q0 (trigger on 4th rising edge of the clock),.measure tran delay_clk_to_Q0 TRIG v(clk) VAL=1.65 RISE=4 TARG v(Q0) VAL=1.65 RISE=2,* Measure delay of clock with respect to Q1 (trigger on 4th rising edge of the clock),.measure tran delay_clk_to_Q1 TRIG v(clk) VAL=1.65 RISE=4 TARG v(Q1) VAL=1.65 RISE=2,* Measure delay of clock with respect to Q2 (trigger on 4th rising edge of the clock),.measure tran delay_clk_to_Q2 TRIG v(clk) VAL=1.65 RISE=4 TARG v(Q2) VAL=1.65 RISE=2,* Measure delay between Q0 2nd rising edge and Q1 2nd rising edge,.measure tran delay_Q0_to_Q1 TRIG v(Q0) VAL=1.65 RISE=2 TARG v(Q1) VAL=1.65 RISE=2,* Measure delay between Q1 2nd rising edge and Q2 2nd rising edge,.measure tran delay_Q1_to_Q2 TRIG v(Q1) VAL=1.65 RISE=2 TARG v(Q2) VAL=1.65 RISE=2,* Rise Time Calculations,* Measure rise time of Q0 during the 2nd rising edge,.measure tran rise_time_Q0 TRIG v(Q0) VAL=0.33 RISE=2 TARG v(Q0) VAL=2.97 RISE=2,* Measure rise time of Q1 during the 2nd rising edge,.measure tran rise_time_Q1 TRIG v(Q1) VAL=0.33 RISE=2 TARG v(Q1) VAL=2.97 RISE=2,* Measure rise time of Q2 during the 2nd rising edge,.measure tran rise_time_Q2 TRIG v(Q2) VAL=0.33 RISE=2 TARG v(Q2) VAL=2.97 RISE=2,* Measure fall time of Q0 during the 2nd falling edge,.measure tran fall_time_Q0 TRIG v(Q0) VAL=2.97 FALL=2 TARG v(Q0) VAL=0.33 FALL=2,* Measure fall time of Q1 during the 2nd falling edge,.measure tran fall_time_Q1 TRIG v(Q1) VAL=2.97 FALL=2 TARG v(Q1) VAL=0.33 FALL=2,* Measure fall time of Q2 during the 2nd falling edge,.measure tran fall_time_Q2 TRIG v(Q2) VAL=2.97 FALL=2 TARG v(Q2) VAL=0.33 FALL=2,* End of file]
NMetal-1-Pin|pin@6||-157|95||||
NMetal-1-Pin|pin@7||178.5|108||||
NMetal-1-Pin|pin@8||511.5|97||||
NMetal-1-Pin|pin@9||-524|10.5||||
NMetal-1-Pin|pin@10||-524|-7.5||||
AMetal-1|Q0|D5G20;|1|S2700|Res|Q0|-157|84.5|pin@6||-157|95
AMetal-1|Q1|D5G20;|1|S2700|Res|Q1|178.5|81.5|pin@7||178.5|108
AMetal-1|Q2|D5G20;|1|S2700|Res|Q2|511.5|81|pin@8||511.5|97
AMetal-1|Res|D5G18;|1|S0|Res|Res|-471|-7.5|pin@10||-524|-7.5
AMetal-1|clk|D5G20;|1|S0|Res|clk|-471.5|10.5|pin@9||-524|10.5
Egnd||D5G9;|Res|gnd|U
Evdd||D5G9;|Res|vdd|U
X

# Cell Countersim;1{sch}
CCountersim;1{sch}||schematic|1732394960888|1732837681862|
I3bitAsynchCounter;1{ic}|3bitAsyn@0||3|-0.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-0.5|10.5||||
NWire_Pin|pin@1||3|10.5||||
NWire_Pin|pin@2||6.5|10||||
NWire_Pin|pin@3||-13.5|-3||||
NWire_Pin|pin@5||3|-12||||
Ngeneric:Invisible-Pin|pin@6||-19.5|8.5|||||SIM_spice_card(D5G0.5;)S[* Define power supply,vdd vdd 0 DC 3.3V,"* Clock signal (50% duty cycle, period = 40ns)",vclk clk 0 PULSE(0 3.3 0n 1n 1n 50n 100n),"* Reset signal (low initially, goes high after first clock period)","vres Res 0 PULSE(0 3.3 50n 1n 1n 1u 1u)  * Delay of 40ns (one clock period), stays high after",* Simulation commands,.tran 1n 1000n 0 1n  * Finer resolution (1ns) and extended simulation time (250ns),"* Save node voltages for Q0, Q1, and Q2",* Include the D flip-flop model (path to your models file),".include D:\\C5_models.txt",* Measure delay of clock with respect to Q0 (trigger on 3rd rising edge of the clock),.measure tran delay_clk_to_Q0 TRIG v(clk) VAL=1.65 RISE=3 TARG v(Q0) VAL=1.65 RISE=2,* Measure delay of clock with respect to Q1 (trigger on 3rd rising edge of the clock),.measure tran delay_clk_to_Q1 TRIG v(clk) VAL=1.65 RISE=3 TARG v(Q1) VAL=1.65 RISE=2,* Measure delay of clock with respect to Q2 (trigger on 3rd rising edge of the clock),.measure tran delay_clk_to_Q2 TRIG v(clk) VAL=1.65 RISE=3 TARG v(Q2) VAL=1.65 RISE=2,* Measure delay between Q0 2nd rising edge and Q1 2nd rising edge,.measure tran delay_Q0_to_Q1 TRIG v(Q0) VAL=1.65 RISE=2 TARG v(Q1) VAL=1.65 RISE=2,* Measure delay between Q1 2nd rising edge and Q2 2nd rising edge,.measure tran delay_Q1_to_Q2 TRIG v(Q1) VAL=1.65 RISE=2 TARG v(Q2) VAL=1.65 RISE=2,* Rise Time Calculations,* Measure rise time of Q0 during the 2nd rising edge,.measure tran rise_time_Q0 TRIG v(Q0) VAL=0.33 RISE=2 TARG v(Q0) VAL=2.97 RISE=2,* Measure rise time of Q1 during the 2nd rising edge,.measure tran rise_time_Q1 TRIG v(Q1) VAL=0.33 RISE=2 TARG v(Q1) VAL=2.97 RISE=2,* Measure rise time of Q2 during the 2nd rising edge,.measure tran rise_time_Q2 TRIG v(Q2) VAL=0.33 RISE=2 TARG v(Q2) VAL=2.97 RISE=2,* Measure fall time of Q0 during the 2nd falling edge,.measure tran fall_time_Q0 TRIG v(Q0) VAL=2.97 FALL=2 TARG v(Q0) VAL=0.33 FALL=2,* Measure fall time of Q1 during the 2nd falling edge,.measure tran fall_time_Q1 TRIG v(Q1) VAL=2.97 FALL=2 TARG v(Q1) VAL=0.33 FALL=2,* Measure fall time of Q2 during the 2nd falling edge,.measure tran fall_time_Q2 TRIG v(Q2) VAL=2.97 FALL=2 TARG v(Q2) VAL=0.33 FALL=2,* End of file,.end]
Awire|Q0|D5G1;||2700|3bitAsyn@0|Q0|-0.5|5|pin@0||-0.5|10.5
Awire|Q1|D5G1;||2700|3bitAsyn@0|Q1|3|5|pin@1||3|10.5
Awire|Q2|D5G1;||2700|3bitAsyn@0|Q2|6.5|5|pin@2||6.5|10
Awire|Res|D5G1;||900|3bitAsyn@0|Res|3|-6.5|pin@5||3|-12
Awire|clk|D5G1;||0|3bitAsyn@0|clk|-7|-3|pin@3||-13.5|-3
X

# Cell Dflipflop;1{ic}
CDflipflop;1{ic}||artwork|1731887477620|1732311736690|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G1;)SDflipflop|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
NTriangle|art@3||-1.5|-2.5|3|3|RRR|
Nschematic:Bus_Pin|pin@0||-8|3||||
Nschematic:Wire_Pin|pin@1||-3|3||||
Nschematic:Bus_Pin|pin@2||8|3||||
Nschematic:Wire_Pin|pin@3||3|3||||
Nschematic:Bus_Pin|pin@4||-8|-2.5||||
Nschematic:Wire_Pin|pin@5||-3|-2.5||||
Nschematic:Bus_Pin|pin@6||8|-2.5||||
Nschematic:Wire_Pin|pin@7||3|-2.5||||
Nschematic:Bus_Pin|pin@8||0|-8.5||||
Nschematic:Wire_Pin|pin@9||0|-5||||
Aschematic:wire|net@0|||0|pin@1||-3|3|pin@0||-8|3
Aschematic:wire|net@1|||1800|pin@3||3|3|pin@2||8|3
Aschematic:wire|net@2|||0|pin@5||-3|-2.5|pin@4||-8|-2.5
Aschematic:wire|net@3|||1800|pin@7||3|-2.5|pin@6||8|-2.5
Aschematic:wire|net@4|||900|pin@9||0|-5|pin@8||0|-8.5
ED||D5G2;|pin@0||U
EQ||D5G2;X0.5;|pin@2||U
ERes||D5G2;|pin@8||U
Eclk||D5G2;|pin@4||U
EnotQ||D5G2;X2;|pin@6||U
X

# Cell Dflipflop;1{lay}
CDflipflop;1{lay}||mocmos|1731912800840|1732833856967||DRC_last_good_drc_area_date()G1732833858755|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1732833858755
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||-50|14|15||RRR|
NMetal-1-P-Active-Con|contact@1||-59.5|14|15||RRR|
NMetal-1-N-Active-Con|contact@2||-59.5|-20|5||R|
NMetal-1-N-Active-Con|contact@3||-49.5|-20|5||R|
NMetal-1-P-Active-Con|contact@4||-16.5|14|15||RRR|
NMetal-1-P-Active-Con|contact@5||-26.5|14|15||RRR|
NMetal-1-N-Active-Con|contact@6||-26.5|-19|5||R|
NMetal-1-N-Active-Con|contact@7||-16.5|-19|5||R|
NMetal-1-P-Active-Con|contact@16||11.5|13.5|15||RRR|
NMetal-1-P-Active-Con|contact@17||0.5|13.5|15||RRR|
NMetal-1-N-Active-Con|contact@18||0.5|-18.5|5||R|
NMetal-1-N-Active-Con|contact@19||11.5|-18.5|5||R|
NMetal-1-Polysilicon-1-Con|contact@26||-40.5|-27.5||||
NMetal-1-Metal-2-Con|contact@27||-33.5|-4||||
NMetal-1-Polysilicon-1-Con|contact@28||-67|-11||||
NMetal-1-Metal-2-Con|contact@29||-80.5|16.5||||
NMetal-1-Metal-2-Con|contact@30||-80|-11||||
NMetal-1-P-Active-Con|contact@35||136|13.5|15||RRR|
NMetal-1-P-Active-Con|contact@36||126|13.5|15||RRR|
NMetal-1-N-Active-Con|contact@37||126|-19|5||R|
NMetal-1-N-Active-Con|contact@38||136|-19|5||R|
NMetal-1-P-Active-Con|contact@39||189.5|13.5|15||RRR|
NMetal-1-P-Active-Con|contact@40||179|13.5|15||RRR|
NMetal-1-N-Active-Con|contact@41||182.5|-18|5||R|
NMetal-1-P-Active-Con|contact@43||223|13.5|15||RRR|
NMetal-1-P-Active-Con|contact@44||213|13.5|15||RRR|
NMetal-1-N-Active-Con|contact@45||213|-19.5|5||R|
NMetal-1-N-Active-Con|contact@46||222|-19.5|5||R|
NMetal-1-P-Active-Con|contact@47||164|13.5|15||RRR|
NMetal-1-P-Active-Con|contact@48||153|13.5|15||RRR|
NMetal-1-N-Active-Con|contact@49||153|-18.5|5||R|
NMetal-1-N-Active-Con|contact@50||164|-18.5|5||R|
NMetal-1-Metal-2-Con|contact@51||229.5|-6||||
NMetal-1-Metal-2-Con|contact@52||175.5|-6||||
NMetal-1-P-Active-Con|contact@58||35.5|13|15||RRR|
NMetal-1-P-Active-Con|contact@59||25|13|15||RRR|
NMetal-1-N-Active-Con|contact@60||25|-19.5|5||R|
NMetal-1-N-Active-Con|contact@61||35.5|-19.5|5||R|
NMetal-1-P-Active-Con|contact@74||50|13|15||RRR|
NMetal-1-N-Active-Con|contact@75||51.5|-19|5||R|
NMetal-1-P-Active-Con|contact@82||69|13|15||RRR|
NMetal-1-N-Active-Con|contact@85||69|-19|5||R|
NMetal-1-P-Active-Con|contact@87||60|13|15||RRR|
NMetal-1-Metal-2-Con|contact@88||60|-5||||
NMetal-1-P-Active-Con|contact@89||94|13|15||RRR|
NMetal-1-P-Active-Con|contact@90||85|13|15||RRR|
NMetal-1-N-Active-Con|contact@91||85|-19|5||R|
NMetal-1-N-Active-Con|contact@92||94|-19|5||R|
NMetal-1-Polysilicon-1-Con|contact@99||17.5|-28.5||||
NMetal-1-Polysilicon-1-Con|contact@100||42.5|-7.5||||
NMetal-1-Metal-2-Con|contact@101||15|-5||||
NMetal-1-P-Active-Con|contact@104||198.5|13.5|15||RRR|
NMetal-1-N-Active-Con|contact@105||196.5|-18|5||R|
NMetal-1-Polysilicon-1-Con|contact@106||205.5|10||||
NMetal-1-P-Active-Con|contact@107||111|13|15||RRR|
NMetal-1-P-Active-Con|contact@108||102|13|15||RRR|
NMetal-1-N-Active-Con|contact@109||102|-19|5||R|
NMetal-1-N-Active-Con|contact@110||111|-19|5||R|
NMetal-1-Polysilicon-1-Con|contact@111||118.5|11||||
NMetal-1-Metal-2-Con|contact@112||237|-27||||
NMetal-1-Polysilicon-1-Con|contact@113||229|-27.5||||
NMetal-1-Metal-2-Con|contact@114||235|28||||
NMetal-1-Polysilicon-1-Con|contact@115||76.5|-6||||
NMetal-1-Metal-2-Con|contact@116||76.5|-16||||
NMetal-1-Polysilicon-1-Con|contact@119||204.5|-21.5||||
NMetal-1-Metal-2-Con|contact@121||99|-9.5||||
NMetal-1-Metal-2-Con|contact@122||118.5|-10||||
NMetal-1-Polysilicon-1-Con|contact@123||76.5|-16||||
NMetal-1-Polysilicon-1-Con|contact@124||174|-28||||
NMetal-1-Metal-2-Con|contact@125||-79.5|-29||||
NMetal-1-Metal-2-Con|contact@126||204.5|-28.5||||
NN-Transistor|nmos@0||-55|-20|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@1||-22|-19|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@4||5.5|-18.5|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@6||130.5|-19|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@7||186.5|-18|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@8||217.5|-19.5|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@9||158|-18.5|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@10||30.5|-19.5|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@12||57.5|-19|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@14||64.5|-19|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@15||89.5|-19|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@16||191.5|-18|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@17||106.5|-19|7||R||SIM_spice_model(D5G1;)SNMOS
NPolysilicon-1-Pin|pin@0||-55|-13.5||||
NPolysilicon-1-Pin|pin@1||-22|-24||||
NPolysilicon-1-Pin|pin@5||-22|-7.5||||
NPolysilicon-1-Pin|pin@7||5.5|-26||||
NPolysilicon-1-Pin|pin@15||-8|1.5||||
NPolysilicon-1-Pin|pin@16||-8|-7.5||||
NPolysilicon-1-Pin|pin@17||18.5|-11.5||||
NMetal-1-Pin|pin@22||-8.5|-28.5||||
NMetal-1-Pin|pin@23||-50|-7||||
NPolysilicon-1-Pin|pin@25||-22|-28||||
NMetal-1-Pin|pin@26||-40.5|-7||||
NPolysilicon-1-Pin|pin@27||-40.5|-28||||
NMetal-1-Pin|pin@28||-26.5|-4.5||||
NMetal-1-Pin|pin@36||164|-5.5||||
NPolysilicon-1-Pin|pin@41||158|-26||||
NMetal-1-Pin|pin@43||136|-4||||
NPolysilicon-1-Pin|pin@49||144.5|1.5||||
NPolysilicon-1-Pin|pin@51||169|-11.5||||
NMetal-1-Pin|pin@66||222.5|-5.5||||
NPolysilicon-1-Pin|pin@69||169|29.5||||
NPolysilicon-1-Pin|pin@70||131|29.5||||
NPolysilicon-1-Pin|pin@79||30.5|-25||||
NPolysilicon-1-Pin|pin@82||30.5|-27||||
NMetal-1-Pin|pin@98||-8.5|-5.5||||
NMetal-1-Pin|pin@99||-16.5|-5.5||||
NMetal-1-Pin|pin@107||0.5|-28.5||||
NMetal-1-Pin|pin@108||153|-28.5||||
NPolysilicon-1-Pin|pin@120||55|-8||||
NPolysilicon-1-Pin|pin@121||57.5|-8||||
NPolysilicon-1-Pin|pin@125||89.5|-30||||
NPolysilicon-1-Pin|pin@133||30.5|-28.5||||
NMetal-1-Pin|pin@134||35.5|-8||||
NMetal-1-Pin|pin@135||11.5|-6||||
NPolysilicon-1-Pin|pin@136||-21.5|29.5||||
NPolysilicon-1-Pin|pin@137||18.5|29.5||||
NPolysilicon-1-Pin|pin@140||42|-30||||
NPolysilicon-1-Pin|pin@141||42|-8||||
NPolysilicon-1-Pin|pin@149||184.5|-10||||
NPolysilicon-1-Pin|pin@150||186.5|-10||||
NPolysilicon-1-Pin|pin@166||106.5|29.5||||
NPolysilicon-1-Pin|pin@169||118.5|29.5||||
NPolysilicon-1-Pin|pin@170||118.5|10.5||||
NPolysilicon-1-Pin|pin@172||217.5|27.5||||
NMetal-1-Pin|pin@176||69|-6||||
NPolysilicon-1-Pin|pin@178||204|-11||||
NPolysilicon-1-Pin|pin@179||191.5|-4||||
NPolysilicon-1-Pin|pin@180||194|-4||||
NMetal-1-Pin|pin@181||189.5|-5.5||||
NMetal-1-Pin|pin@182||205.5|-5.5||||
NMetal-1-Pin|pin@183||196.5|-5.5||||
NPolysilicon-1-Pin|pin@184||205|27.5||||
NPolysilicon-1-Pin|pin@185||205|10||||
NMetal-1-Pin|pin@188||94|-9.5||||
NMetal-1-Pin|pin@189||111|-3||||
NMetal-1-Pin|pin@190||118.5|-3||||
NMetal-1-Pin|pin@191||126|-10||||
NMetal-2-Pin|pin@192||118.5|-9.5||||
NPolysilicon-1-Pin|pin@194||217.5|-28||||
NMetal-1-Pin|pin@196||230.5|28||||
NMetal-1-Pin|pin@197||237|-27.5||||
NPolysilicon-1-Pin|pin@198||144.5|-26||||
NMetal-1-Pin|pin@199||144.5|-28.5||||
NMetal-1-Pin|pin@200||144.5|-4||||
NPolysilicon-1-Pin|pin@201||186.5|-28||||
NPolysilicon-1-Pin|pin@205||64.5|-5.5||||
NPolysilicon-1-Pin|pin@206||-55|-9.5||||
NPolysilicon-1-Pin|pin@207||-67|-9.5||||
NMetal-2-Pin|pin@208||77|-29||||
NMetal-2-Pin|pin@211||-68|-4||||
NMetal-2-Pin|pin@213||-68|16.5||||
NP-Transistor|pmos@0||-55|14|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@1||-21.5|14|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@4||6.5|13.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@6||131|13.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@7||184.5|13.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@8||217.5|13.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@9||159|13.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@10||30.5|13|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@12||55|13|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@14||64.5|13|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@15||89.5|13|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@16||194|13.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@17||106.5|13|17||RRR||SIM_spice_model(D5G1;)SPMOS
NMetal-1-P-Well-Con|substr@0||77.5|-38.5|295|5||
NMetal-1-N-Well-Con|well@0||76.5|37|295|5||
AN-Active|net@0|||S1800|contact@2||-59.5|-19|nmos@0|diff-top|-58.75|-19
AN-Active|net@1|||S0|contact@3||-49.5|-19|nmos@0|diff-bottom|-51.25|-19
AN-Active|net@4|||S0|contact@7||-16|-17.5|nmos@1|diff-bottom|-18.25|-17.5
AN-Active|net@5|||S0|nmos@1|diff-top|-25.75|-17.5|contact@6||-26|-17.5
APolysilicon-1|net@9|||S2700|nmos@1|poly-right|-22|-12|pin@5||-22|-7.5
APolysilicon-1|net@11|||S900|nmos@4|poly-left|5.5|-25.5|pin@7||5.5|-26
AP-Active|net@18|||S1800|pmos@0|diff-top|-51.25|14|contact@0||-49.5|14
AP-Active|net@23|||S0|contact@4||-16.5|14|pmos@1|diff-top|-17.75|14
APolysilicon-1|net@28|||S0|pmos@4|poly-right|6.5|1.5|pin@15||-8|1.5
APolysilicon-1|net@29|||S900|pin@15||-8|1.5|pin@16||-8|-7.5
APolysilicon-1|net@32|||S1800|nmos@4|poly-right|5.5|-11.5|pin@17||18.5|-11.5
AMetal-1|net@46||1|S900|contact@0||-50|14|pin@23||-50|-7
AMetal-1|net@47||1|S900|pin@23||-50|-7|contact@3||-50|-19
APolysilicon-1|net@50|||S900|nmos@1|poly-left|-22|-26|pin@25||-22|-28
AMetal-1|net@51||1|S2700|contact@26||-40.5|-27.5|pin@26||-40.5|-7
APolysilicon-1|net@53|||S0|pin@25||-22|-28|pin@27||-40.5|-28
APolysilicon-1|net@54||3|S900|contact@26||-40.5|-27.5|pin@27||-40.5|-28
AMetal-1|net@55||1|S2700|contact@6||-26.5|-18|pin@28||-26.5|-4.5
AMetal-1|net@57||1|S2700|pin@28||-26.5|-4.5|contact@5||-26.5|13.5
AMetal-1|net@58||1|S0|pin@28||-26.5|-4.5|contact@27||-33.5|-4.5
AP-Active|net@67|||S0|pmos@1|diff-bottom|-25.25|14|contact@5||-26.5|14
AP-Active|net@77|||S0|contact@16||11.5|13.5|pmos@4|diff-top|10.25|13.5
AP-Active|net@79|||S0|pmos@4|diff-bottom|2.75|13.5|contact@17||1|13.5
AN-Active|net@80|||S0|contact@19||11|-18.5|nmos@4|diff-bottom|9.25|-18.5
AN-Active|net@81|||S0|nmos@4|diff-top|1.75|-18.5|contact@18||0|-18.5
AP-Active|net@82|||S1800|contact@1||-59.5|14|pmos@0|diff-bottom|-58.75|14
AMetal-1|net@84||1|S2700|contact@1||-59|14|well@0||-59|38
APolysilicon-1|net@86|||S2700|pin@0||-55|-13.5|nmos@0|poly-right|-55|-13
APolysilicon-1|net@87|||S2700|nmos@1|poly-left|-22|-26|pin@1||-22|-24
AN-Active|net@93|||S0|contact@38||136.5|-17.5|nmos@6|diff-bottom|134.25|-17.5
AN-Active|net@94|||S0|nmos@6|diff-top|126.75|-17.5|contact@37||126.5|-17.5
APolysilicon-1|net@100|||S900|nmos@9|poly-left|158|-25.5|pin@41||158|-26
AMetal-1|net@103||1|S2700|contact@38||136|-18|pin@43||136|-4
AMetal-1|net@104||1|S2700|pin@43||136|-4|contact@35||136|13.5
AP-Active|net@112|||S0|contact@35||136|14|pmos@6|diff-top|134.75|14
APolysilicon-1|net@117|||S0|pmos@9|poly-right|159|1.5|pin@49||144.5|1.5
APolysilicon-1|net@121|||S1800|nmos@9|poly-right|158|-11.5|pin@51||169|-11.5
AMetal-1|net@123||1|S2700|contact@50||164|-18.5|pin@36||164|-5.5
AP-Active|net@132|||S0|contact@39||189.5|13.5|pmos@7|diff-top|188.25|13.5
AMetal-1|net@134||1|S2700|pin@36||164|-5.5|contact@47||164|13.5
AP-Active|net@138|||S0|pmos@7|diff-bottom|180.75|13.5|contact@40||179|13.5
AMetal-1|net@145||1|S0|contact@52||174.5|-5.5|pin@36||164|-5.5
AMetal-1|net@155||1|S900|contact@43||222.5|13.5|pin@66||222.5|-5.5
AP-Active|net@156|||S0|pmos@6|diff-bottom|127.25|14|contact@36||126|14
AMetal-1|net@157||1|S900|pin@66||222.5|-5.5|contact@46||222.5|-20.5
AMetal-1|net@158||1|S1800|pin@66||222.5|-5.5|contact@51||230.5|-5.5
AN-Active|net@161|||S0|nmos@7|diff-top|182.75|-18.5|contact@41||182.5|-18.5
AP-Active|net@162|||S0|contact@43||223|13.5|pmos@8|diff-top|221.25|13.5
AP-Active|net@163|||S0|pmos@8|diff-bottom|213.75|13.5|contact@44||213|13.5
AN-Active|net@164|||S0|contact@46||222.5|-17|nmos@8|diff-bottom|221.25|-17
AN-Active|net@165|||S0|nmos@8|diff-top|213.75|-18.5|contact@45||212.5|-18.5
AP-Active|net@166|||S0|contact@47||164|13.5|pmos@9|diff-top|162.75|13.5
AP-Active|net@168|||S0|pmos@9|diff-bottom|155.25|13.5|contact@48||153.5|13.5
AN-Active|net@169|||S0|contact@50||163.5|-18.5|nmos@9|diff-bottom|161.75|-18.5
AN-Active|net@170|||S0|nmos@9|diff-top|154.25|-18.5|contact@49||152.5|-18.5
APolysilicon-1|net@185|||S2700|pin@51||169|-11.5|pin@69||169|29.5
APolysilicon-1|net@186|||S0|pin@69||169|29.5|pin@70||131|29.5
APolysilicon-1|net@187|||S900|pin@70||131|29.5|pmos@6|poly-left|131|25.5
AN-Active|net@198|||S1800|contact@60||25|-19.5|nmos@10|diff-top|26.75|-19.5
AN-Active|net@199|||S0|contact@61||35.5|-19.5|nmos@10|diff-bottom|34.25|-19.5
AP-Active|net@207|||S1800|pmos@10|diff-top|34.25|12|contact@58||35.5|12
AP-Active|net@208|||S0|pmos@10|diff-bottom|26.75|12|contact@59||25|12
APolysilicon-1|net@212|||S2700|nmos@10|poly-left|30.5|-26.5|pin@79||30.5|-25
APolysilicon-1|net@217|||S900|nmos@10|poly-left|30.5|-26.5|pin@82||30.5|-27
APolysilicon-1|net@262|||S1800|pin@5||-22|-7.5|pin@16||-8|-7.5
AMetal-1|net@264||1|S1800|pin@23||-50|-7|pin@26||-40.5|-7
AMetal-1|net@278||1|S2700|pin@22||-8.5|-28.5|pin@98||-8.5|-5.5
AMetal-1|net@279||1|S2700|contact@7||-16.5|-18|pin@99||-16.5|-5.5
AMetal-1|net@280||1|S2700|pin@99||-16.5|-5.5|contact@4||-16.5|13.5
AMetal-1|net@281||1|S0|pin@98||-8.5|-5.5|pin@99||-16.5|-5.5
AMetal-1|net@306||1|S900|contact@17||0.5|9|contact@18||0.5|-18.5
AMetal-1|net@308||1|S0|pin@107||0.5|-28.5|pin@22||-8.5|-28.5
AMetal-1|net@309||1|S900|contact@18||0.5|-18.5|pin@107||0.5|-28.5
AMetal-1|net@310||1|S900|contact@48||153|9|contact@49||153|-18.5
AMetal-1|net@313||1|S900|contact@49||153|-18.5|pin@108||153|-28.5
AN-Active|net@326|||S1800|contact@75||51.5|-19.5|nmos@12|diff-top|53.75|-19.5
AP-Active|net@330|||S0|pmos@12|diff-bottom|51.25|9|contact@74||50|9
AN-Active|net@346|||S0|contact@85||69|-19.5|nmos@14|diff-bottom|68.25|-19.5
AP-Active|net@348|||S1800|pmos@14|diff-top|68.25|9.5|contact@82||69|9.5
AMetal-1|net@359||1|S2700|contact@74||50|14|well@0||50|38
AMetal-1|net@360||1|S2700|contact@82||69|14|well@0||69|38
AP-Active|net@364|||S0|pmos@14|diff-bottom|60.75|14|contact@87||60|14
AP-Active|net@365|||S1800|pmos@12|diff-top|58.75|14|contact@87||60|14
AN-Active|net@366|||S1800|nmos@14|diff-top|60.75|-17|nmos@12|diff-bottom|61.25|-17
APolysilicon-1|net@367|||S900|pmos@12|poly-right|55|1|pin@120||55|-8
APolysilicon-1|net@368|||S1800|pin@120||55|-8|pin@121||57.5|-8
APolysilicon-1|net@369|||S900|pin@121||57.5|-8|nmos@12|poly-right|57.5|-12
AN-Active|net@372|||S1800|contact@91||84.5|-21|nmos@15|diff-top|85.75|-21
AN-Active|net@373|||S0|contact@92||94|-21|nmos@15|diff-bottom|93.25|-21
AP-Active|net@374|||S1800|pmos@15|diff-top|93.25|10.5|contact@89||94.5|10.5
AP-Active|net@375|||S0|pmos@15|diff-bottom|85.75|10.5|contact@90||85|10.5
APolysilicon-1|net@378|||S900|nmos@15|poly-left|89.5|-26|pin@125||89.5|-30
APolysilicon-1|net@379|||S900|pmos@15|poly-right|89.5|1|nmos@15|poly-right|89.5|-12
APolysilicon-1|net@405|||S900|nmos@10|poly-left|30.5|-26.5|pin@133||30.5|-28.5
APolysilicon-1|net@411|||S0|pin@133||30.5|-28.5|contact@99||18|-28.5
AMetal-1|net@415||1|S0|contact@99||18|-28.5|pin@107||0.5|-28.5
APolysilicon-1|net@419|||S900|pmos@10|poly-right|30.5|1|nmos@10|poly-right|30.5|-12.5
AMetal-1|net@422||1|S900|pin@134||35.5|-8|contact@61||35.5|-19.5
AMetal-1|net@423||1|S0|contact@100||42|-8|pin@134||35.5|-8
APolysilicon-1|net@424|||S0|pin@120||55|-8|contact@100||42.5|-8
AMetal-1|net@425||1|S2700|contact@19||11.5|-18.5|pin@135||11.5|-6
AMetal-1|net@426||1|S2700|pin@135||11.5|-6|contact@16||11.5|13.5
AMetal-1|net@427||1|S0|contact@101||15|-6|pin@135||11.5|-6
APolysilicon-1|net@428|||S2700|pmos@1|poly-left|-21.5|26|pin@136||-21.5|29.5
APolysilicon-1|net@429|||S1800|pin@136||-21.5|29.5|pin@137||18.5|29.5
APolysilicon-1|net@434|||S0|pin@125||89.5|-30|pin@140||42|-30
APolysilicon-1|net@435|||S2700|pin@140||42|-30|pin@141||42|-8
APolysilicon-1|net@436||3|S0|contact@100||42.5|-8|pin@141||42|-8
AMetal-1|net@437||1|S2700|contact@90||85|14|well@0||85|37
AMetal-2|net@439||1|S1800|contact@101||15|-5|contact@88||60|-5
AP-Active|net@453|||S0|pmos@16|diff-bottom|190.25|13.5|contact@39||189.5|13.5
AP-Active|net@454|||S0|contact@104||199|12.5|pmos@16|diff-top|197.75|12.5
AN-Active|net@455|||S0|contact@105||197|-19|nmos@16|diff-bottom|195.25|-19
AN-Active|net@456|||S1800|nmos@16|diff-top|187.75|-18.5|nmos@7|diff-bottom|190.25|-18.5
APolysilicon-1|net@461|||S900|pmos@7|poly-right|184.5|1.5|pin@149||184.5|-10
APolysilicon-1|net@462|||S1800|pin@149||184.5|-10|pin@150||186.5|-10
APolysilicon-1|net@463|||S900|pin@150||186.5|-10|nmos@7|poly-right|186.5|-11
AMetal-1|net@464||1|S2700|contact@40||179|13.5|well@0||179|37
AMetal-1|net@468||1|S2700|contact@104||198.5|13.5|well@0||198.5|37
APolysilicon-1|net@473|||S2700|pin@17||18.5|-11.5|pin@137||18.5|29.5
AMetal-1|net@497||1|S2700|contact@44||212.5|13.5|well@0||212.5|37
AN-Active|net@499|||S1800|contact@109||101.5|-21|nmos@17|diff-top|102.75|-21
AN-Active|net@500|||S0|contact@110||111|-21|nmos@17|diff-bottom|110.25|-21
AP-Active|net@501|||S1800|pmos@17|diff-top|110.25|10.5|contact@107||111.5|10.5
AP-Active|net@502|||S0|pmos@17|diff-bottom|102.75|10.5|contact@108||102|10.5
APolysilicon-1|net@504|||S900|pmos@17|poly-right|106.5|1|nmos@17|poly-right|106.5|-12
APolysilicon-1|net@510|||S2700|pmos@17|poly-left|106.5|25|pin@166||106.5|29.5
AMetal-1|net@512||1|S2700|contact@108||102|13|well@0||102|37
APolysilicon-1|net@515|||S0|pin@166||106.5|29.5|pin@137||18.5|29.5
APolysilicon-1|net@521|||S0|pin@70||131|29.5|pin@169||118.5|29.5
APolysilicon-1|net@522|||S900|pin@169||118.5|29.5|pin@170||118.5|10.5
APolysilicon-1|net@523||3|S0|contact@111||118.5|10.5|pin@170||118.5|10.5
APolysilicon-1|net@525|||S1800|nmos@17|poly-left|106.5|-26|nmos@6|poly-left|130.5|-26
APolysilicon-1|net@530|||S2700|pmos@8|poly-left|217.5|25.5|pin@172||217.5|27.5
AMetal-1|net@534||1|S900|contact@87||60|14|contact@88||60|-4
AMetal-1|net@541||1|S1800|contact@88||60|-6|pin@176||69|-6
APolysilicon-1|net@544|||S2700|nmos@8|poly-right|217.5|-12.5|pmos@8|poly-right|217.5|1.5
APolysilicon-1|net@547|||S1800|nmos@16|poly-right|191.5|-11|pin@178||204|-11
APolysilicon-1|net@548|||S900|pin@178||204|-11|contact@119||204|-22
AMetal-1|net@550||1|S2700|contact@85||69|-19|pin@176||69|-6
APolysilicon-1|net@551|||S2700|nmos@16|poly-right|191.5|-11|pin@179||191.5|-4
APolysilicon-1|net@552|||S1800|pin@179||191.5|-4|pin@180||194|-4
APolysilicon-1|net@553|||S2700|pin@180||194|-4|pmos@16|poly-right|194|1.5
AMetal-1|net@554||1|S900|contact@39||189.5|13.5|pin@181||189.5|-5.5
AMetal-1|net@557||1|S1800|pin@181||189.5|-5.5|pin@183||196.5|-5.5
AMetal-1|net@558||1|S1800|pin@183||196.5|-5.5|pin@182||205.5|-5.5
AMetal-1|net@559||1|S900|pin@183||196.5|-5.5|contact@105||196.5|-18
APolysilicon-1|net@560|||S0|pin@172||217.5|27.5|pin@184||205|27.5
APolysilicon-1|net@561|||S900|pin@184||205|27.5|pin@185||205|10
APolysilicon-1|net@562||3|S0|contact@106||205.5|10|pin@185||205|10
AMetal-1|net@563||1|S900|contact@106||205.5|10|pin@182||205.5|-5.5
AMetal-2|net@570||1|S0|contact@51||230.5|-6|contact@52||175.5|-6
AMetal-1|net@573||1|S900|contact@89||94|8|pin@188||94|-9.5
AMetal-1|net@574||1|S900|pin@188||94|-9.5|contact@92||94|-21
AMetal-1|net@575||1|S0|contact@121||99|-9.5|pin@188||94|-9.5
AMetal-1|net@583||1|S900|contact@107||111|12.5|pin@189||111|-3
AMetal-1|net@584||1|S900|pin@189||111|-3|contact@110||111|-21
AMetal-1|net@585||1|S1800|pin@189||111|-3|pin@190||118.5|-3
AMetal-1|net@586||1|S2700|pin@190||118.5|-3|contact@111||118.5|11
AMetal-1|net@587||1|S2700|contact@37||126|-18|pin@191||126|-10
AMetal-1|net@588||1|S2700|pin@191||126|-10|contact@36||126|9
AMetal-1|net@589||1|S1800|contact@122||118.5|-10|pin@191||126|-10
AMetal-2|net@590||1|S2700|contact@122||118.5|-10|pin@192||118.5|-9.5
AMetal-2|net@591||1|S1800|contact@121||99|-9.5|pin@192||118.5|-9.5
AMetal-1|net@596||1|S2700|contact@59||25|13|well@0||25|37
AMetal-1|net@597||1|S2700|pin@134||35.5|-8|contact@58||35.5|13
APolysilicon-1|net@598|||S900|nmos@8|poly-left|217.5|-26.5|pin@194||217.5|-28
AMetal-1|net@601||1|S2700|contact@51||230.5|-5|pin@196||230.5|28
AMetal-1|net@602||1|S1800|pin@196||230.5|28|contact@114||235|28
APolysilicon-1|net@603|||S1800|pin@194||217.5|-28|contact@113||229|-28
AMetal-1|net@604||1|S900|contact@112||237|-27|pin@197||237|-27.5
AMetal-1|net@605||1|S1800|contact@113||229|-27.5|pin@197||237|-27.5
APolysilicon-1|net@606|||S0|pmos@1|poly-right|-21.5|2|pmos@0|poly-right|-55|2
APolysilicon-1|net@614|||S0|pin@198||144.5|-26|nmos@6|poly-left|130.5|-26
AMetal-1|net@615||1|S0|pin@108||153|-28.5|pin@199||144.5|-28.5
AMetal-1|net@616||1|S2700|pin@199||144.5|-28.5|pin@200||144.5|-4
AMetal-1|net@620|||S|contact@116||77|-16|contact@123||77|-16
AMetal-1|net@621||1|S900|contact@75||51.5|-19|substr@0||51.5|-38.5
AMetal-1|net@622||1|S900|contact@41||182.5|-18|substr@0||182.5|-38.5
APolysilicon-1|net@623|||S900|nmos@7|poly-left|186.5|-25|pin@201||186.5|-28
APolysilicon-1|net@633|||S900|pmos@14|poly-right|64.5|1|pin@205||64.5|-5.5
APolysilicon-1|net@634|||S900|pin@205||64.5|-5.5|nmos@14|poly-right|64.5|-12
APolysilicon-1|net@635|||S0|contact@115||77|-5.5|pin@205||64.5|-5.5
AMetal-1|net@636||1|S900|contact@115||76.5|-6|contact@123||76.5|-16
APolysilicon-1|net@637|||S900|pmos@0|poly-right|-55|2|pin@206||-55|-9.5
APolysilicon-1|net@638|||S900|pin@206||-55|-9.5|nmos@0|poly-right|-55|-13
APolysilicon-1|net@639|||S0|pin@206||-55|-9.5|pin@207||-67|-9.5
APolysilicon-1|net@640|||S900|pin@207||-67|-9.5|contact@28||-67|-11
AMetal-1|net@641||1|S1800|contact@30||-79|-11|contact@28||-67|-11
AMetal-2|net@642||1|S1800|contact@125||-78.5|-29|pin@208||77|-29
AMetal-1|net@645||1|S900|contact@119||204.5|-21.5|contact@126||204.5|-28.5
AMetal-2|net@648||1|S0|contact@27||-33.5|-4|pin@211||-68|-4
AMetal-2|net@651||1|S1800|contact@29||-80.5|16.5|pin@213||-68|16.5
APolysilicon-1|net@652|||S900|pin@49||144.5|1.5|pin@198||144.5|-26
AMetal-1|net@653||1|S1800|pin@43||136|-4|pin@200||144.5|-4
APolysilicon-1|net@654|||S0|pin@201||186.5|-28|contact@124||173.5|-28
AMetal-1|net@655||1|S1800|pin@108||153|-28.5|contact@124||174|-28.5
AMetal-2|net@656||1|S2700|pin@208||77|-29|contact@116||77|-16
AMetal-2|net@657||1|S1800|pin@208||77|-29|contact@126||204.5|-29
AMetal-2|net@658||1|S2700|pin@211||-68|-4|pin@213||-68|16.5
AMetal-1|net@659||1|S900|contact@2||-59.5|-20|substr@0||-59.5|-38.5
AMetal-1|net@660||1|S900|contact@109||102|-19|substr@0||102|-38.5
AMetal-1|net@661||1|S900|contact@91||85|-19|substr@0||85|-38.5
AMetal-1|net@662||1|S900|contact@45||213|-19.5|substr@0||213|-38.5
AMetal-1|net@663||1|S900|contact@60||25|-19.5|substr@0||25|-38.5
ED||D5G7;Y8.5;|contact@29||U
EQ||D5G7;X0.5;Y-7;|contact@114||U
ERes||D5G7;|contact@125||U
Eclk||D5G7;X0.5;Y7;|contact@30||U
Egnd||D5G10;|substr@0||U
EnotQ||D5G7;X-1;Y6;|contact@112||U
Evdd||D5G10;|well@0||U
X

# Cell Dflipflop;1{sch}
CDflipflop;1{sch}||schematic|1731885770982|1732392231405|
IDflipflop;1{ic}|Dflipflo@0||80|38|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@2||-39|36.5|||RRR|
NOff-Page|conn@8||119.5|-17.5|||RR|
NOff-Page|conn@10||-45.5|7||||
NOff-Page|conn@11||118|7.5|||RR|
NOff-Page|conn@12||10.5|-35.5|||R|
NGround|gnd@0||0|-26.5||||
NTransistor|nmos@0||-7|-15|||XRR||ATTR_length(D5G1;X4;Y0.5;)D2.0|ATTR_width(D5G1;X5;Y0.5;)D10.0|SIM_spice_model(D5G1;X4.5;Y-1;)SNMOS
NTransistor|nmos@1||-17|2|||RR||ATTR_length(D5G0.5;X-5;Y1.5;)D2.0|ATTR_width(D5G1;X-4;Y1.5;)D10.0|SIM_spice_model(D5G1;X-4.5;)SNMOS
NTransistor|nmos@2||3.5|3|||R||ATTR_length(D5G0.5;X1;Y-4;)D2.0|ATTR_width(D5G1;X2;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
NTransistor|nmos@3||-29.5|-4|||R||ATTR_length(D5G0.5;X1;Y-4;)D2.0|ATTR_width(D5G1;X2;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
NTransistor|nmos@4||19|-16.5|||YRRR||ATTR_length(D5G1;X-1.5;Y-5.5;)D2.0|ATTR_width(D5G1;X-0.5;Y-5.5;)D10.0|SIM_spice_model(D5G1;X-1.5;Y-3.5;)SNMOS
NTransistor|nmos@11||51|1.5|||RR||ATTR_length(D5G0.5;X-5;Y1.5;)D2.0|ATTR_width(D5G1;X-4;Y1.5;)D10.0|SIM_spice_model(D5G1;X-4.5;)SNMOS
NTransistor|nmos@13||60|-11|||XRR||ATTR_length(D5G1;X4;Y0.5;)D2.0|ATTR_width(D5G1;X5;Y0.5;)D10.0|SIM_spice_model(D5G1;X4.5;Y-1;)SNMOS
NTransistor|nmos@15||102|-10.5|||YRRR||ATTR_length(D5G1;X-1.5;Y-5.5;)D2.0|ATTR_width(D5G1;X-0.5;Y-5.5;)D10.0|SIM_spice_model(D5G1;X-1.5;Y-3.5;)SNMOS
NTransistor|nmos@16||27.5|1.5|||R||ATTR_length(D5G0.5;X1;Y-4;)D2.0|ATTR_width(D5G1;X2;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
NTransistor|nmos@22||72.5|3|||YRRR||ATTR_length(D5G1;X-1.5;Y-5.5;)D2.0|ATTR_width(D5G1;X-0.5;Y-5.5;)D10.0|SIM_spice_model(D5G1;X-1.5;Y-3.5;)SNMOS
NTransistor|nmos@23||68.5|-2.5|||XYRRR||ATTR_length(D5G1;X-1.5;Y-5.5;)D2.0|ATTR_width(D5G1;X-0.5;Y-5.5;)D10.0|SIM_spice_model(D5G1;X-1.5;Y-3.5;)SNMOS
NTransistor|nmos@25||39.5|11.5|||XYRRR||ATTR_length(D5G1;X-1.5;Y-5.5;)D2.0|ATTR_width(D5G1;X-0.5;Y-5.5;)D10.0|SIM_spice_model(D5G1;X-1.5;Y-3.5;)SNMOS
NTransistor|nmos@26||15|-11|||XYRRR||ATTR_length(D5G1;X-1.5;Y-5.5;)D2.0|ATTR_width(D5G1;X-0.5;Y-5.5;)D10.0|SIM_spice_model(D5G1;X-1.5;Y-3.5;)SNMOS
NWire_Pin|pin@1||2.5|6.5||||
NWire_Pin|pin@2||-15|6.5||||
NWire_Pin|pin@5||5.5|-23||||
NWire_Pin|pin@6||0|-23||||
NWire_Pin|pin@7||-27.5|26||||
NWire_Pin|pin@8||5.5|26||||
NWire_Pin|pin@9||-27.5|-23||||
NWire_Pin|pin@10||-27.5|-1||||
NWire_Pin|pin@11||-17|-1||||
NWire_Pin|pin@12||-7|-1||||
NWire_Pin|pin@13||-17|15.5||||
NWire_Pin|pin@15||-39|-1.5||||
NWire_Pin|pin@16||-30.5|-1.5||||
NWire_Pin|pin@17||-39|-19.5||||
NWire_Pin|pin@18||-7|-19.5||||
NWire_Pin|pin@93||-39|15.5||||
NWire_Pin|pin@100||49|6||||
NWire_Pin|pin@101||41.5|26||||
NWire_Pin|pin@107||51|15||||
NWire_Pin|pin@113||51|-2.5||||
NWire_Pin|pin@120||53|6.5||||
NWire_Pin|pin@127||100|26||||
NWire_Pin|pin@128||100|-23||||
NWire_Pin|pin@141||-39|32||||
NWire_Pin|pin@142||35.5|32||||
NWire_Pin|pin@144||60|-15||||
NWire_Pin|pin@145||35.5|15||||
NWire_Pin|pin@146||38.5|15||||
NWire_Pin|pin@147||41.5|15||||
NWire_Pin|pin@148||35.5|-2.5||||
NWire_Pin|pin@149||45|-15||||
NWire_Pin|pin@150||45|15||||
NWire_Pin|pin@153||58|-7||||
NWire_Pin|pin@154||55|-7||||
NWire_Pin|pin@155||55|6.5||||
NWire_Pin|pin@160||-19|7||||
NWire_Pin|pin@184||103|-6||||
NWire_Pin|pin@185||62|-7||||
NWire_Pin|pin@186||100|-7||||
NWire_Pin|pin@216||17|-6||||
NWire_Pin|pin@217||17|-23||||
NWire_Pin|pin@221||24|-16.5||||
NWire_Pin|pin@231||68.5|26||||
NWire_Pin|pin@232||73.5|26||||
NWire_Pin|pin@233||70.5|-23||||
NWire_Pin|pin@234||70.5|9.5||||
NWire_Pin|pin@236||64.5|6.5||||
NWire_Pin|pin@237||64.5|11.5||||
NWire_Pin|pin@238||64.5|-2.5||||
NWire_Pin|pin@240||76.5|-31.5||||
NWire_Pin|pin@241||76.5|3||||
NWire_Pin|pin@242||10.5|-31.5||||
NWire_Pin|pin@256||-12|6.5||||
NWire_Pin|pin@257||-12|-11.5||||
NWire_Pin|pin@258||-9|-11.5||||
NWire_Pin|pin@259||29.5|26||||
NWire_Pin|pin@260||29.5|-23||||
NWire_Pin|pin@263||29.5|6||||
NWire_Pin|pin@264||24|-4||||
NWire_Pin|pin@267||86|-17.5||||
NWire_Pin|pin@268||86|-7||||
NWire_Pin|pin@278||108.5|-6||||
NWire_Pin|pin@279||108.5|7.5||||
NWire_Pin|pin@285||5.5|6.5||||
NWire_Pin|pin@286||26.5|6.5||||
NWire_Pin|pin@287||24|6.5||||
NWire_Pin|pin@289||-5|-12.5||||
NWire_Pin|pin@290||7.5|-12.5||||
NWire_Pin|pin@291||7.5|-8||||
NWire_Pin|pin@292||17|-8||||
NWire_Pin|pin@293||70.5|7.5||||
NWire_Pin|pin@294||19.5|26||||
NWire_Pin|pin@295||13.5|26||||
NWire_Pin|pin@297||41.5|-23||||
NWire_Pin|pin@298||10.5|-11||||
NTransistor|pmos@0||-7|-8|||YRR|2|ATTR_length(D5G1;X-4;Y-0.5;)D2.0|ATTR_width(D5G1;X-2.5;Y-0.5;)D20.0|SIM_spice_model(D5G1;X-3.5;Y0.5;)SPMOS
NTransistor|pmos@1||-17|11|||XYRR|2|ATTR_length(D5G0.5;X3.5;Y-1.5;)D2.0|ATTR_width(D5G1;X5;Y-1.5;)D20.0|SIM_spice_model(D5G1;X4;Y-0.5;)SPMOS
NTransistor|pmos@2||3.5|10|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NTransistor|pmos@3||-29.5|2|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NTransistor|pmos@4||21.5|-4|||RRR|2|ATTR_length(D5G1;X-0.5;Y-2;)D2.0|ATTR_width(D5G1;X0.5;Y-2;)D20.0|SIM_spice_model(D5G1;X0.5;Y-4;)SPMOS
NTransistor|pmos@11||51|10.5|||XYRR|2|ATTR_length(D5G0.5;X3.5;Y-1.5;)D2.0|ATTR_width(D5G1;X5;Y-1.5;)D20.0|SIM_spice_model(D5G1;X4;Y-0.5;)SPMOS
NTransistor|pmos@12||39.5|19|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NTransistor|pmos@13||60|-3.5|||YRR|2|ATTR_length(D5G1;X-0.5;Y-2;)D2.0|ATTR_width(D5G1;X1;Y-2;)D20.0|SIM_spice_model(D5G1;Y-1;)SPMOS
NTransistor|pmos@15||102|-2|||RRR|2|ATTR_length(D5G1;X-0.5;Y-2;)D2.0|ATTR_width(D5G1;X0.5;Y-2;)D20.0|SIM_spice_model(D5G1;X0.5;Y-4;)SPMOS
NTransistor|pmos@16||27.5|10|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NTransistor|pmos@20||11.5|-4|||XRRR|2|ATTR_length(D5G1;X-0.5;Y-2;)D2.0|ATTR_width(D5G1;X0.5;Y-2;)D20.0|SIM_spice_model(D5G1;X1.5;Y-2;)SPMOS
NTransistor|pmos@21||75.5|11.5|||RRR|2|ATTR_length(D5G1;X-0.5;Y-2;)D2.0|ATTR_width(D5G1;X0.5;Y-2;)D20.0|SIM_spice_model(D5G1;X0.5;Y-4;)SPMOS
NTransistor|pmos@22||66.5|11.5|||XRRR|2|ATTR_length(D5G1;X-4;Y1.5;)D2.0|ATTR_width(D5G1;X-3;Y1.5;)D20.0|SIM_spice_model(D5G1;X-2;Y1.5;)SPMOS
NPower|pwr@0||5.5|35||||
Awire|net@1|||900|nmos@3|s|-27.5|-6|pin@9||-27.5|-23
Awire|net@2|||0|pin@11||-17|-1|pin@10||-27.5|-1
Awire|net@6|||900|pmos@3|g|-30.5|2|pin@16||-30.5|-1.5
Awire|net@7|||900|pin@16||-30.5|-1.5|nmos@3|g|-30.5|-4
Awire|net@8|||1800|pin@15||-39|-1.5|pin@16||-30.5|-1.5
Awire|net@9|||900|pin@15||-39|-1.5|pin@17||-39|-19.5
Awire|net@10|||1800|pin@17||-39|-19.5|pin@18||-7|-19.5
Awire|net@11|||2700|pin@18||-7|-19.5|nmos@0|g|-7|-16
Awire|net@12|||1800|pin@9||-27.5|-23|pin@6||0|-23
Awire|net@17|||900|pin@8||5.5|26|pmos@2|s|5.5|12
Awire|net@21|||900|pmos@2|g|2.5|10|pin@1||2.5|6.5
Awire|net@23|||900|pmos@3|d|-27.5|0|pin@10||-27.5|-1
Awire|net@26|||900|pin@1||2.5|6.5|nmos@2|g|2.5|3
Awire|net@30|||900|pmos@1|d|-15|9|pin@2||-15|6.5
Awire|net@34|||900|pin@10||-27.5|-1|nmos@3|d|-27.5|-2
Awire|net@36|||2700|pin@5||5.5|-23|nmos@2|s|5.5|1
Awire|net@37|||900|pin@2||-15|6.5|nmos@1|s|-15|4
Awire|net@45|||2700|pin@11||-17|-1|nmos@1|g|-17|1
Awire|net@49|||900|pin@6||0|-23|gnd@0||0|-24.5
Awire|net@50|||0|pin@5||5.5|-23|pin@6||0|-23
Awire|net@51|||2700|pmos@3|s|-27.5|4|pin@7||-27.5|26
Awire|net@52|||900|pwr@0||5.5|35|pin@8||5.5|26
Awire|net@53|||1800|pin@7||-27.5|26|pin@8||5.5|26
Awire|net@54|||1800|pin@11||-17|-1|pin@12||-7|-1
Awire|net@55|||900|pin@12||-7|-1|pmos@0|g|-7|-7
Awire|net@57|||2700|pmos@1|g|-17|12|pin@13||-17|15.5
Awire|net@206|||900|pin@93||-39|15.5|pin@15||-39|-1.5
Awire|net@207|||0|pin@13||-17|15.5|pin@93||-39|15.5
Awire|net@222|||900|pmos@11|s|49|8.5|pin@100||49|6
Awire|net@223|||900|pin@100||49|6|nmos@11|d|49|3.5
Awire|net@225|||2700|pmos@12|s|41.5|21|pin@101||41.5|26
Awire|net@241|||2700|pmos@11|g|51|11.5|pin@107||51|15
Awire|net@252|||900|nmos@11|g|51|0.5|pin@113||51|-2.5
Awire|net@268|||900|pmos@11|d|53|8.5|pin@120||53|6.5
Awire|net@269|||900|pin@120||53|6.5|nmos@11|s|53|3.5
Awire|net@283|||2700|pmos@15|s|100|0|pin@127||100|26
Awire|net@285|||900|nmos@15|s|100|-12.5|pin@128||100|-23
Awire|net@328|||900|conn@2|y|-39|34.5|pin@141||-39|32
Awire|net@329|||900|pin@141||-39|32|pin@93||-39|15.5
Awire|net@333|||2700|pin@144||60|-15|nmos@13|g|60|-12
Awire|net@334|||900|pin@142||35.5|32|pin@145||35.5|15
Awire|net@337|||2700|pin@146||38.5|15|pmos@12|g|38.5|19
Awire|net@338|||1800|pin@145||35.5|15|pin@146||38.5|15
Awire|net@340|||900|pmos@12|d|41.5|17|pin@147||41.5|15
Awire|net@343|||900|pin@145||35.5|15|pin@148||35.5|-2.5
Awire|net@345|||1800|pin@148||35.5|-2.5|pin@113||51|-2.5
Awire|net@347|||0|pin@144||60|-15|pin@149||45|-15
Awire|net@348|||0|pin@107||51|15|pin@150||45|15
Awire|net@349|||0|pin@150||45|15|pin@147||41.5|15
Awire|net@350|||2700|pin@149||45|-15|pin@150||45|15
Awire|net@357|||900|pmos@13|d|58|-5.5|pin@153||58|-7
Awire|net@358|||900|pin@153||58|-7|nmos@13|s|58|-9
Awire|net@359|||0|pin@153||58|-7|pin@154||55|-7
Awire|net@360|||1800|pin@120||53|6.5|pin@155||55|6.5
Awire|net@362|||2700|pin@154||55|-7|pin@155||55|6.5
Awire|net@374|||900|pmos@1|s|-19|9|pin@160||-19|7
Awire|net@375|||900|pin@160||-19|7|nmos@1|d|-19|4
Awire|net@378|||0|pin@160||-19|7|conn@10|y|-43.5|7
Awire|net@446|||900|pmos@15|g|103|-2|pin@184||103|-6
Awire|net@447|||900|pin@184||103|-6|nmos@15|g|103|-10.5
Awire|net@449|||900|pmos@13|s|62|-5.5|pin@185||62|-7
Awire|net@450|||900|pin@185||62|-7|nmos@13|d|62|-9
Awire|net@451|||900|pmos@15|d|100|-4|pin@186||100|-7
Awire|net@452|||900|pin@186||100|-7|nmos@15|d|100|-8.5
Awire|net@460|||0|pmos@13|g|60|-2.5|pin@113||51|-2.5
Awire|net@546|||1800|pmos@20|d|13.5|-6|pin@216||17|-6
Awire|net@547|||1800|pin@216||17|-6|pmos@4|d|19.5|-6
Awire|net@564|||1800|nmos@4|g|20|-16.5|pin@221||24|-16.5
Awire|net@597|||1800|pin@101||41.5|26|pin@231||68.5|26
Awire|net@599|||2700|pmos@22|s|68.5|13.5|pin@231||68.5|26
Awire|net@600|||1800|pin@231||68.5|26|pin@232||73.5|26
Awire|net@602|||2700|pmos@21|s|73.5|13.5|pin@232||73.5|26
Awire|net@605|||900|nmos@23|s|70.5|-4.5|pin@233||70.5|-23
Awire|net@606|||900|nmos@22|s|70.5|1|nmos@23|d|70.5|-0.5
Awire|net@608|||0|pmos@21|d|73.5|9.5|pin@234||70.5|9.5
Awire|net@609|||0|pin@234||70.5|9.5|pmos@22|d|68.5|9.5
Awire|net@613|||1800|pin@155||55|6.5|pin@236||64.5|6.5
Awire|net@614|||2700|pin@236||64.5|6.5|pin@237||64.5|11.5
Awire|net@615|||1800|pin@237||64.5|11.5|pmos@22|g|65.5|11.5
Awire|net@617|||900|pin@236||64.5|6.5|pin@238||64.5|-2.5
Awire|net@618|||1800|pin@238||64.5|-2.5|nmos@23|g|67.5|-2.5
Awire|net@622|||900|pmos@21|g|76.5|11.5|pin@241||76.5|3
Awire|net@623|||900|pin@241||76.5|3|pin@240||76.5|-31.5
Awire|net@624|||1800|nmos@22|g|73.5|3|pin@241||76.5|3
Awire|net@626|||900|pin@242||10.5|-31.5|conn@12|y|10.5|-33.5
Awire|net@674|||0|pin@1||2.5|6.5|pin@256||-12|6.5
Awire|net@675|||0|pin@256||-12|6.5|pin@2||-15|6.5
Awire|net@676|||900|pin@256||-12|6.5|pin@257||-12|-11.5
Awire|net@677|||900|pmos@0|d|-9|-10|pin@258||-9|-11.5
Awire|net@678|||900|pin@258||-9|-11.5|nmos@0|s|-9|-13
Awire|net@679|||1800|pin@257||-12|-11.5|pin@258||-9|-11.5
Awire|net@684|||1800|pin@259||29.5|26|pin@101||41.5|26
Awire|net@685|||2700|pmos@16|s|29.5|12|pin@259||29.5|26
Awire|net@686|||1800|pin@5||5.5|-23|pin@260||29.5|-23
Awire|net@687|||0|pin@260||29.5|-23|pin@217||17|-23
Awire|net@688|||900|nmos@16|s|29.5|-0.5|pin@260||29.5|-23
Awire|net@694|||900|pmos@16|d|29.5|8|pin@263||29.5|6
Awire|net@695|||900|pin@263||29.5|6|nmos@16|d|29.5|3.5
Awire|net@697|||1800|pin@263||29.5|6|pin@100||49|6
Awire|net@701|||900|pin@264||24|-4|pin@221||24|-16.5
Awire|net@702|||1800|pmos@4|g|22.5|-4|pin@264||24|-4
Awire|net@703|||0|pin@128||100|-23|pin@233||70.5|-23
Awire|net@712|||0|conn@8|y|117.5|-17.5|pin@267||86|-17.5
Awire|net@713|||1800|pin@185||62|-7|pin@268||86|-7
Awire|net@714|||1800|pin@268||86|-7|pin@186||100|-7
Awire|net@715|||2700|pin@267||86|-17.5|pin@268||86|-7
Awire|net@724|||0|pin@127||100|26|pin@232||73.5|26
Awire|net@749|||1800|pin@279||108.5|7.5|conn@11|y|116|7.5
Awire|net@750|||2700|pin@278||108.5|-6|pin@279||108.5|7.5
Awire|net@758|||1800|pin@184||103|-6|pin@278||108.5|-6
Awire|net@765|||900|pmos@2|d|5.5|8|pin@285||5.5|6.5
Awire|net@766|||900|pin@285||5.5|6.5|nmos@2|d|5.5|5
Awire|net@767|||2700|nmos@16|g|26.5|1.5|pin@286||26.5|6.5
Awire|net@768|||2700|pin@286||26.5|6.5|pmos@16|g|26.5|10
Awire|net@770|||1800|pin@285||5.5|6.5|pin@287||24|6.5
Awire|net@771|||1800|pin@287||24|6.5|pin@286||26.5|6.5
Awire|net@772|||2700|pin@264||24|-4|pin@287||24|6.5
Awire|net@777|||900|pmos@0|s|-5|-10|pin@289||-5|-12.5
Awire|net@778|||900|pin@289||-5|-12.5|nmos@0|d|-5|-13
Awire|net@779|||1800|pin@289||-5|-12.5|pin@290||7.5|-12.5
Awire|net@780|||2700|pin@290||7.5|-12.5|pin@291||7.5|-8
Awire|net@782|||2700|pin@292||17|-8|pin@216||17|-6
Awire|net@783|||1800|pin@291||7.5|-8|pin@292||17|-8
Awire|net@789|||900|pin@234||70.5|9.5|pin@293||70.5|7.5
Awire|net@790|||900|pin@293||70.5|7.5|nmos@22|d|70.5|5
Awire|net@791|||0|pin@279||108.5|7.5|pin@293||70.5|7.5
Awire|net@793|||0|pin@142||35.5|32|pin@141||-39|32
Awire|net@795|||1800|pin@294||19.5|26|pin@259||29.5|26
Awire|net@796|||2700|pmos@4|s|19.5|-2|pin@294||19.5|26
Awire|net@797|||1800|pin@8||5.5|26|pin@295||13.5|26
Awire|net@798|||1800|pin@295||13.5|26|pin@294||19.5|26
Awire|net@799|||2700|pmos@20|s|13.5|-2|pin@295||13.5|26
Awire|net@806|||0|pin@240||76.5|-31.5|pin@242||10.5|-31.5
Awire|net@807|||2700|nmos@25|d|41.5|13.5|pin@147||41.5|15
Awire|net@808|||2700|nmos@25|g|38.5|11.5|pin@146||38.5|15
Awire|net@809|||1800|pin@217||17|-23|pin@297||41.5|-23
Awire|net@810|||1800|pin@297||41.5|-23|pin@233||70.5|-23
Awire|net@811|||900|nmos@25|s|41.5|9.5|pin@297||41.5|-23
Awire|net@814|||900|pmos@20|g|10.5|-4|pin@298||10.5|-11
Awire|net@815|||900|pin@298||10.5|-11|pin@242||10.5|-31.5
Awire|net@816|||0|nmos@26|g|14|-11|pin@298||10.5|-11
Awire|net@818|||2700|nmos@26|d|17|-9|pin@292||17|-8
Awire|net@820|||900|nmos@26|s|17|-13|nmos@4|d|17|-14.5
Awire|net@821|||900|nmos@4|s|17|-18.5|pin@217||17|-23
ED||D5G2;X1.5;|conn@10|a|U
EQ||D5G2;X1.5;|conn@8|a|U
ERes||D5G2;X1.5;|conn@12|a|U
Eclk||D5G2;X-2;|conn@2|y|U
EnotQ||D5G2;|conn@11|a|U
X

# Cell Dflipflop_sim;1{lay}
CDflipflop_sim;1{lay}||mocmos|1731951801759|1732835610931||DRC_last_good_drc_area_date()G1732833972644|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1732833972644
IDflipflop;1{lay}|Dflipflo@1||-65|-20.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
Ngeneric:Invisible-Pin|pin@9||12|94|||||SIM_spice_card(D5G5;)S[* Define power supply,vdd vdd 0 DC 3.3V,"* Clock signal (50% duty cycle, period = 40ns)",vclk clk 0 PULSE(0 3.3 0n 1n 1n 20n 40n),"* D input signal (50% duty cycle, period = 100ns)",vd D 0 PULSE(3.3 0 0n 1n 1n 50n 100n),"* Reset signal (50% duty cycle, period = 200ns)",vres Res 0 PULSE(3.3 0 0n 1n 1n 20n 200n),* Simulation commands,.tran 1n 250n   * Finer resolution (1ns) and extended simulation time (250ns),* Include model file,".include D:\\C5_models.txt",* Measure delay between clock's 3'rd rising edge and q's 1st rising edge,.measure tran delay_clk_to_q_rise TRIG v(clk) VAL=1.65 RISE=3 TARG v(q) VAL=1.65 RISE=1,* Measure delay between clock's 4th rising edge and q's 1st falling edge,.measure tran delay_clk_to_q_fall TRIG v(clk) VAL=1.65 RISE=4 TARG v(q) VAL=1.65 FALL=1,* Measure rise time of q during its 1st rising edge,.measure tran rise_time_q TRIG v(q) VAL=0.33 RISE=1 TARG v(q) VAL=2.97 RISE=1,* Measure fall time of q during its 1st falling edge,.measure tran fall_time_q TRIG v(q) VAL=2.97 FALL=1 TARG v(q) VAL=0.33 FALL=1,* End of file,.end]
NMetal-1-Pin|pin@16||215|7.5||||
NMetal-1-Pin|pin@17||222|-47.5||||
NMetal-1-Pin|pin@18||-194.5|-4||||
NMetal-1-Pin|pin@19||-194.5|-31.5||||
NMetal-1-Pin|pin@20||-197|-49.5||||
AMetal-1|D|D5G9;|1|S0|Dflipflo@1|D|-145.5|-4|pin@18||-194.5|-4
AMetal-1|Q|D5G9;|1|S1800|Dflipflo@1|Q|170|7.5|pin@16||215|7.5
AMetal-1|Res|D5G9;|1|S0|Dflipflo@1|Res|-144.5|-49.5|pin@20||-197|-49.5
AMetal-1|clk|D5G9;|1|S0|Dflipflo@1|clk|-145|-31.5|pin@19||-194.5|-31.5
AMetal-1|notQ|D5G9;|1|S1800|Dflipflo@1|notQ|172|-47.5|pin@17||222|-47.5
Egnd||D5G9;|Dflipflo@1|gnd|U
Evdd||D5G9;|Dflipflo@1|vdd|U
X

# Cell Dflipflop_sim;1{sch}
CDflipflop_sim;1{sch}||schematic|1731902237591|1732827097211|
IDflipflop;1{ic}|Dflipflo@0||-2|-13|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
Ngeneric:Invisible-Pin|pin@0||-1|5|||||SIM_spice_card(D5G1;)S[* Define power supply,vdd vdd 0 DC 3.3V,"* Clock signal (50% duty cycle, period = 40ns)",vclk clk 0 PULSE(0 3.3 0n 1n 1n 20n 40n),"* D input signal (50% duty cycle, period = 100ns)",vd D 0 PULSE(0 3.3 0n 1n 1n 50n 100n),"* Reset signal (50% duty cycle, period = 200ns)",vres Res 0 PULSE(0 3.3 0n 1n 1n 100n 200n),* Simulation commands,.tran 1n 250n   * Finer resolution (1ns) and extended simulation time (250ns),* Include model file,".include D:\\C5_models.txt",* Measure delay between clock's 1st rising edge and q's 1st rising edge,.measure tran delay_clk_to_q_rise TRIG v(clk) VAL=1.65 RISE=2 TARG v(q) VAL=1.65 RISE=1,* Measure delay between clock's 1st rising edge and q's 1st falling edge,.measure tran delay_clk_to_q_fall TRIG v(clk) VAL=1.65 RISE=3 TARG v(q) VAL=1.65 FALL=1,* Measure rise time of q during its 1st rising edge,.measure tran rise_time_q_1st TRIG v(q) VAL=0.33 RISE=1 TARG v(q) VAL=2.97 RISE=1,* Measure fall time of q during its 1st falling edge,.measure tran fall_time_q_1st TRIG v(q) VAL=2.97 FALL=1 TARG v(q) VAL=0.33 FALL=1]
NWire_Pin|pin@1||20|-10||||
NWire_Pin|pin@2||-23.5|-10||||
NWire_Pin|pin@3||-22.5|-15.5||||
NWire_Pin|pin@4||19|-15.5||||
NWire_Pin|pin@5||-2|-30||||
Awire|D|D5G2;||0|Dflipflo@0|D|-10|-10|pin@2||-23.5|-10
Awire|Q|D5G2;||1800|Dflipflo@0|Q|6|-10|pin@1||20|-10
Awire|Res|D5G2;||900|Dflipflo@0|Res|-2|-21.5|pin@5||-2|-30
Awire|clk|D5G2;||0|Dflipflo@0|clk|-10|-15.5|pin@3||-22.5|-15.5
Awire|notQ|D5G2;||1800|Dflipflo@0|notQ|6|-15.5|pin@4||19|-15.5
X

# Cell Dlatch;1{lay}
CDlatch;1{lay}||mocmos|1731906118128|1731917137067||DRC_last_good_drc_area_date()G1731912585978|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1731912585978
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||-13.5|9.5|15||RRR|
NMetal-1-P-Active-Con|contact@1||-23|9.5|15||RRR|
NMetal-1-N-Active-Con|contact@2||-23|-18.5|5||R|
NMetal-1-N-Active-Con|contact@3||-13|-18.5|5||R|
NMetal-1-P-Active-Con|contact@5||20|9|15||RRR|
NMetal-1-P-Active-Con|contact@6||10|9|15||RRR|
NMetal-1-N-Active-Con|contact@7||10|-18|5||R|
NMetal-1-N-Active-Con|contact@8||20|-18|5||R|
NMetal-1-P-Active-Con|contact@17||73.5|9|15||RRR|
NMetal-1-P-Active-Con|contact@18||63.5|9|15||RRR|
NMetal-1-N-Active-Con|contact@19||64|-18.5|5||R|
NMetal-1-N-Active-Con|contact@20||73.5|-18.5|5||R|
NMetal-1-P-Active-Con|contact@21||100|9|15||RRR|
NMetal-1-P-Active-Con|contact@22||90|9|15||RRR|
NMetal-1-N-Active-Con|contact@23||91|-18.5|5||R|
NMetal-1-N-Active-Con|contact@24||99.5|-18.5|5||R|
NMetal-1-P-Active-Con|contact@25||48|9|15||RRR|
NMetal-1-P-Active-Con|contact@26||37|9|15||RRR|
NMetal-1-N-Active-Con|contact@27||37|-18.5|5||R|
NMetal-1-N-Active-Con|contact@28||48|-18.5|5||R|
NMetal-1-Metal-2-Con|contact@33||108|-6.5||||
NMetal-1-Metal-2-Con|contact@34||55.5|-6.5||||
NMetal-1-Polysilicon-1-Con|contact@39||81.5|20.5||||
NMetal-1-Polysilicon-1-Con|contact@43||57|-28||||
NMetal-1-Metal-2-Con|contact@44||81|-28||||
NMetal-1-Metal-2-Con|contact@45||108|-28||||
NMetal-1-Polysilicon-1-Con|contact@46||-4|-27.5||||
NMetal-1-Metal-2-Con|contact@47||3|-4.5||||
NMetal-1-Polysilicon-1-Con|contact@49||-30|-27||||
NMetal-1-Metal-2-Con|contact@50||-30|18||||
NMetal-1-Metal-2-Con|contact@51||-30|-15.5||||
NN-Transistor|nmos@0||-18.5|-18.5|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@1||14.5|-18|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@4||68.5|-18.5|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@5||95|-18.5|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@6||42|-18.5|7||R||SIM_spice_model(D5G1;)SNMOS
NPolysilicon-1-Pin|pin@1||-18.5|-12.5||||
NPolysilicon-1-Pin|pin@11||14.5|-24||||
NMetal-1-Pin|pin@25||48|-7||||
NPolysilicon-1-Pin|pin@39||-18.5|25.5||||
NPolysilicon-1-Pin|pin@40||15|25.5||||
NPolysilicon-1-Pin|pin@42||14.5|-7.5||||
NPolysilicon-1-Pin|pin@43||55|25.5||||
NPolysilicon-1-Pin|pin@49||42|-26||||
NMetal-1-Pin|pin@53||20|-4||||
NMetal-1-Pin|pin@54||37|-4||||
NPolysilicon-1-Pin|pin@59||81.5|21||||
NMetal-1-Pin|pin@60||73.5|-4.5||||
NMetal-1-Pin|pin@61||81|-4.5||||
NMetal-1-Pin|pin@62||81.5|-4.5||||
NPolysilicon-1-Pin|pin@65||28.5|-3||||
NPolysilicon-1-Pin|pin@66||28.5|-7.5||||
NPolysilicon-1-Pin|pin@67||55|-11.5||||
NMetal-1-Pin|pin@68||28|-4||||
NPolysilicon-1-Pin|pin@74||68.5|-28||||
NMetal-1-Pin|pin@75||28|-28||||
NMetal-1-Pin|pin@78||-13.5|-7||||
NPolysilicon-1-Pin|pin@82||14.5|-28||||
NMetal-1-Pin|pin@83||-4|-7||||
NPolysilicon-1-Pin|pin@84||-4|-28||||
NMetal-1-Pin|pin@85||10|-4.5||||
NPolysilicon-1-Pin|pin@86||-18.5|-27||||
NMetal-2-Pin|pin@87||-30|-4.5||||
NMetal-1-Pin|pin@89||100|-6.5||||
NP-Transistor|pmos@0||-18.5|9.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@1||15|9|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@4||68.5|9|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@5||95|9|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@6||43|9|17||RRR||SIM_spice_model(D5G1;)SPMOS
NMetal-1-P-Well-Con|substr@0||40.5|-37.5|135|5||
NMetal-1-N-Well-Con|well@0||40|33|135|5||
AN-Active|net@0|||S1800|contact@2||-23|-19|nmos@0|diff-top|-22.25|-19
AN-Active|net@1|||S0|contact@3||-13|-19|nmos@0|diff-bottom|-14.75|-19
AP-Active|net@2|||S1800|pmos@0|diff-top|-14.75|9.5|contact@0||-13|9.5
AMetal-1|net@4||1|S2700|contact@1||-22.5|9.5|well@0||-22.5|31
APolysilicon-1|net@6|||S2700|pin@1||-18.5|-12.5|nmos@0|poly-right|-18.5|-11.5
AP-Active|net@12|||S0|contact@5||20|9.5|pmos@1|diff-top|18.75|9.5
AP-Active|net@13|||S0|pmos@1|diff-bottom|11.25|9.5|contact@6||10|9.5
AN-Active|net@14|||S0|contact@8||20.5|-17.5|nmos@1|diff-bottom|18.25|-17.5
AN-Active|net@15|||S0|nmos@1|diff-top|10.75|-17.5|contact@7||10.5|-17.5
AP-Active|net@24|||S0|contact@17||73.5|9|pmos@4|diff-top|72.25|9
AP-Active|net@25|||S0|pmos@4|diff-bottom|64.75|9|contact@18||63.5|9
AN-Active|net@26|||S0|contact@20||74|-17|nmos@4|diff-bottom|72.25|-17
AN-Active|net@27|||S0|nmos@4|diff-top|64.75|-18.5|contact@19||64|-18.5
AP-Active|net@28|||S0|contact@21||100|9|pmos@5|diff-top|98.75|9
AP-Active|net@29|||S0|pmos@5|diff-bottom|91.25|9|contact@22||90|9
AN-Active|net@30|||S0|contact@24||100|-17|nmos@5|diff-bottom|98.75|-17
AN-Active|net@31|||S0|nmos@5|diff-top|91.25|-18.5|contact@23||90.5|-18.5
AP-Active|net@32|||S0|contact@25||48|9|pmos@6|diff-top|46.75|9
AP-Active|net@33|||S0|pmos@6|diff-bottom|39.25|9|contact@26||37.5|9
AN-Active|net@34|||S0|contact@28||47.5|-18.5|nmos@6|diff-bottom|45.75|-18.5
AN-Active|net@35|||S0|nmos@6|diff-top|38.25|-18.5|contact@27||36.5|-18.5
AP-Active|net@36|||S1800|contact@1||-23|9.5|pmos@0|diff-bottom|-22.25|9.5
AMetal-1|net@38||1|S900|contact@2||-23|-19|substr@0||-23|-37
APolysilicon-1|net@45|||S900|pmos@0|poly-right|-18.5|-2.5|nmos@0|poly-right|-18.5|-11.5
APolysilicon-1|net@85|||S2700|nmos@1|poly-left|14.5|-25|pin@11||14.5|-24
APolysilicon-1|net@117|||S900|pmos@4|poly-right|68.5|-3|nmos@4|poly-right|68.5|-11.5
AMetal-1|net@126||1|S2700|contact@28||48|-18.5|pin@25||48|-7
AMetal-1|net@127||1|S2700|pin@25||48|-7|contact@25||48|9
AMetal-1|net@128||1|S0|contact@34||55.5|-7|pin@25||48|-7
AMetal-1|net@131||1|S2700|contact@18||63.5|9|well@0||63.5|31
AMetal-1|net@132||1|S900|contact@19||64|-18.5|substr@0||64|-37.5
AMetal-1|net@133||1|S2700|contact@22||90|9|well@0||90|31
AMetal-1|net@134||1|S900|contact@23||91|-18.5|substr@0||91|-37.5
APolysilicon-1|net@161|||S2700|pmos@0|poly-left|-18.5|21.5|pin@39||-18.5|25.5
APolysilicon-1|net@162|||S1800|pin@39||-18.5|25.5|pin@40||15|25.5
APolysilicon-1|net@163|||S900|pin@40||15|25.5|pmos@1|poly-left|15|21
APolysilicon-1|net@168|||S2700|nmos@1|poly-right|14.5|-11|pin@42||14.5|-7.5
APolysilicon-1|net@170|||S1800|pin@40||15|25.5|pin@43||55|25.5
APolysilicon-1|net@180|||S900|nmos@6|poly-left|42|-25.5|pin@49||42|-26
AMetal-1|net@191||1|S2700|contact@8||20|-18|pin@53||20|-4
AMetal-1|net@192||1|S2700|pin@53||20|-4|contact@5||20|9
AMetal-1|net@193||1|S900|contact@26||37|9|pin@54||37|-4
AMetal-1|net@194||1|S900|pin@54||37|-4|contact@27||37|-18.5
APolysilicon-1|net@204|||S2700|nmos@5|poly-right|95|-11.5|pmos@5|poly-right|95|-3
APolysilicon-1|net@206|||S0|pmos@5|poly-left|95|21|pin@59||81.5|21
APolysilicon-1|net@207||3|S2700|contact@39||81.5|20.5|pin@59||81.5|21
AMetal-1|net@208||1|S900|contact@17||73.5|9|pin@60||73.5|-4.5
AMetal-1|net@209||1|S900|pin@60||73.5|-4.5|contact@20||73.5|-20.5
AMetal-1|net@210||1|S1800|pin@60||73.5|-4.5|pin@61||81|-4.5
AMetal-1|net@211||1|S1800|pin@61||81|-4.5|pin@62||81.5|-4.5
AMetal-1|net@212||1|S900|contact@39||81.5|20.5|pin@62||81.5|-4.5
APolysilicon-1|net@216|||S0|pmos@6|poly-right|43|-3|pin@65||28.5|-3
APolysilicon-1|net@217|||S900|pin@65||28.5|-3|pin@66||28.5|-7.5
APolysilicon-1|net@219|||S900|pin@43||55|25.5|pin@67||55|-11.5
APolysilicon-1|net@221|||S1800|nmos@6|poly-right|42|-11.5|pin@67||55|-11.5
AMetal-1|net@223||1|S1800|pin@53||20|-4|pin@68||28|-4
AMetal-1|net@224||1|S1800|pin@68||28|-4|pin@54||37|-4
APolysilicon-1|net@232|||S900|nmos@4|poly-left|68.5|-25.5|pin@74||68.5|-28
AMetal-1|net@234||1|S0|contact@43||57|-28|pin@75||28|-28
APolysilicon-1|net@235|||S0|pin@74||68.5|-28|contact@43||57|-28
AMetal-1|net@239||1|S900|pin@61||81|-4.5|contact@44||81|-28
AMetal-2|net@240||1|S0|contact@45||107|-28|contact@44||81|-28
AMetal-1|net@243||1|S900|contact@0||-13.5|9.5|pin@78||-13.5|-7
AMetal-1|net@244||1|S900|pin@78||-13.5|-7|contact@3||-13.5|-19
APolysilicon-1|net@250|||S900|nmos@1|poly-left|14.5|-25|pin@82||14.5|-28
AMetal-1|net@251||1|S2700|contact@46||-4|-27.5|pin@83||-4|-7
APolysilicon-1|net@253|||S0|pin@82||14.5|-28|pin@84||-4|-28
APolysilicon-1|net@254||3|S900|contact@46||-4|-27.5|pin@84||-4|-28
AMetal-1|net@255||1|S2700|contact@7||10|-18|pin@85||10|-4.5
AMetal-1|net@256||1|S2700|pin@85||10|-4.5|contact@6||10|9
AMetal-1|net@257||1|S0|pin@85||10|-4.5|contact@47||3|-4.5
APolysilicon-1|net@259|||S900|nmos@0|poly-left|-18.5|-25.5|pin@86||-18.5|-27
APolysilicon-1|net@260|||S0|pin@86||-18.5|-27|contact@49||-30|-27
AMetal-2|net@261||1|S0|contact@47||3|-4.5|pin@87||-30|-4.5
AMetal-2|net@262||1|S900|contact@50||-30|18|pin@87||-30|-4.5
AMetal-1|net@265||1|S900|contact@21||100|9|pin@89||100|-6.5
AMetal-1|net@266||1|S900|pin@89||100|-6.5|contact@24||100|-20.5
AMetal-1|net@267||1|S1800|pin@89||100|-6.5|contact@33||108|-6.5
APolysilicon-1|net@270|||S1800|pin@42||14.5|-7.5|pin@66||28.5|-7.5
AMetal-1|net@272||1|S1800|pin@78||-13.5|-7|pin@83||-4|-7
AMetal-1|net@273||1|S900|contact@51||-30|-15.5|contact@49||-30|-27
AMetal-2|net@274||1|S0|contact@33||108|-6.5|contact@34||55.5|-6.5
AMetal-1|net@275||1|S2700|pin@75||28|-28|pin@68||28|-4
Ed|D|A18;D5|contact@50||U
EQ||A18;D5|contact@33||U
ECLK|clk|A18;D5|contact@51||U
Egnd||A15;D5|substr@0||U
EnotQ||A18;D5|contact@45||U
Evdd||A15;D5|well@0||U
X

# Cell Dlatch;1{sch}
CDlatch;1{sch}||schematic|1731800292349|1731885702210|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-7.5|12.5|||RR|
NOff-Page|conn@1||-16|-14|||RR|
NOff-Page|conn@2||-90.5|21||||
NOff-Page|conn@3||-94|13||||
NGround|gnd@1||-47.5|-20.5||||
NTransistor|nmos@0||-39|-9|||XRR||ATTR_length(D5G1;X4;Y0.5;)D2.0|ATTR_width(D5G1;X5;Y0.5;)D10.0|SIM_spice_model(D5G1;X4.5;Y-1;)SNMOS
NTransistor|nmos@1||-64.5|8|||RR||ATTR_length(D5G0.5;X-5;Y1.5;)D2.0|ATTR_width(D5G1;X-4;Y1.5;)D10.0|SIM_spice_model(D5G1;X-4.5;)SNMOS
NTransistor|nmos@2||-35.5|9|||R||ATTR_length(D5G0.5;X1;Y-4;)D2.0|ATTR_width(D5G1;X2;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
NTransistor|nmos@5||-77|2|||R||ATTR_length(D5G0.5;X1;Y-4;)D2.0|ATTR_width(D5G1;X2;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
NTransistor|nmos@8||-21.5|-8.5|||YRRR||ATTR_length(D5G1;X-1.5;Y-5.5;)D2.0|ATTR_width(D5G1;X-0.5;Y-5.5;)D10.0|SIM_spice_model(D5G1;X-1.5;Y-3.5;)SNMOS
NWire_Pin|pin@2||-33.5|12.5||||
NWire_Pin|pin@7||-36.5|12.5||||
NWire_Pin|pin@8||-62.5|12.5||||
NWire_Pin|pin@21||-50|-5.5||||
NWire_Pin|pin@22||-50|12.5||||
NWire_Pin|pin@33||-33.5|-17||||
NWire_Pin|pin@34||-47.5|-17||||
NWire_Pin|pin@39||-75|28||||
NWire_Pin|pin@41||-33.5|28||||
NWire_Pin|pin@44||-75|-17||||
NWire_Pin|pin@47||-75|5||||
NWire_Pin|pin@50||-64.5|5||||
NWire_Pin|pin@51||-39|5||||
NWire_Pin|pin@57||-64.5|21||||
NWire_Pin|pin@58||-86.5|21||||
NWire_Pin|pin@59||-86.5|4.5||||
NWire_Pin|pin@60||-78|4.5||||
NWire_Pin|pin@61||-86.5|-13.5||||
NWire_Pin|pin@62||-39|-13.5||||
NWire_Pin|pin@63||-66.5|13||||
Ngeneric:Invisible-Pin|pin@64||-56|51|||||SIM_spice_card(D5G2;)S[vdd vdd 0 DC 5V,* Input signals,"vclk clk 0 PULSE(0 5 0n 1n 1n 50n 100n) * Clock signal (50% duty cycle, period = 100ns)","vd D 0 PULSE(0 5 0n 1n 1n 20n 40n)     * D input signal (50% duty cycle, period = 40ns)",* Simulation commands,.tran 1n 200n,* Include model file,".include D:\\C5_models.txt",* End of file,.end]
NWire_Pin|pin@70||-23.5|28||||
NWire_Pin|pin@73||-17.5|12.5||||
NWire_Pin|pin@74||-17.5|-5.5||||
NWire_Pin|pin@76||-20.5|-5.5||||
NWire_Pin|pin@78||-23.5|-17||||
NWire_Pin|pin@80||-23.5|-5.5||||
NWire_Pin|pin@81||-30|-14||||
NWire_Pin|pin@82||-30|-5.5||||
NWire_Pin|pin@83||-41|-5.5||||
NWire_Pin|pin@84||-37|-5.5||||
NTransistor|pmos@0||-39|-2|||YRR|2|ATTR_length(D5G1;X-4;Y-0.5;)D2.0|ATTR_width(D5G1;X-2.5;Y-0.5;)D20.0|SIM_spice_model(D5G1;X-3.5;Y0.5;)SPMOS
NTransistor|pmos@1||-64.5|17|||XYRR|2|ATTR_length(D5G0.5;X3.5;Y-1.5;)D2.0|ATTR_width(D5G1;X5;Y-1.5;)D20.0|SIM_spice_model(D5G1;X4;Y-0.5;)SPMOS
NTransistor|pmos@2||-35.5|16|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NTransistor|pmos@5||-77|8|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NTransistor|pmos@8||-21.5|-2.5|||RRR|2|ATTR_length(D5G1;X-0.5;Y-2;)D2.0|ATTR_width(D5G1;X0.5;Y-2;)D20.0|SIM_spice_model(D5G1;X0.5;Y-4;)SPMOS
NPower|pwr@0||-33.5|32||||
Awire|net@10|||900|pmos@2|d|-33.5|14|pin@2||-33.5|12.5
Awire|net@12|||900|pin@2||-33.5|12.5|nmos@2|d|-33.5|11
Awire|net@19|||900|pmos@2|g|-36.5|16|pin@7||-36.5|12.5
Awire|net@20|||900|pin@7||-36.5|12.5|nmos@2|g|-36.5|9
Awire|net@21|||900|pmos@1|d|-62.5|15|pin@8||-62.5|12.5
Awire|net@22|||900|pin@8||-62.5|12.5|nmos@1|s|-62.5|10
Awire|net@54|||0|pin@7||-36.5|12.5|pin@22||-50|12.5
Awire|net@55|||0|pin@22||-50|12.5|pin@8||-62.5|12.5
Awire|net@56|||2700|pin@21||-50|-5.5|pin@22||-50|12.5
Awire|net@78|||900|pin@34||-47.5|-17|gnd@1||-47.5|-18.5
Awire|net@79|||0|pin@33||-33.5|-17|pin@34||-47.5|-17
Awire|net@83|||2700|pmos@5|s|-75|10|pin@39||-75|28
Awire|net@93|||900|pwr@0||-33.5|32|pin@41||-33.5|28
Awire|net@95|||1800|pin@39||-75|28|pin@41||-33.5|28
Awire|net@100|||900|nmos@5|s|-75|0|pin@44||-75|-17
Awire|net@101|||1800|pin@44||-75|-17|pin@34||-47.5|-17
Awire|net@107|||900|pmos@5|d|-75|6|pin@47||-75|5
Awire|net@108|||900|pin@47||-75|5|nmos@5|d|-75|4
Awire|net@112|||2700|pin@50||-64.5|5|nmos@1|g|-64.5|7
Awire|net@113|||1800|pin@50||-64.5|5|pin@51||-39|5
Awire|net@114|||900|pin@51||-39|5|pmos@0|g|-39|-1
Awire|net@124|||2700|pmos@1|g|-64.5|18|pin@57||-64.5|21
Awire|net@129|||0|pin@50||-64.5|5|pin@47||-75|5
Awire|net@132|||1800|conn@2|y|-88.5|21|pin@58||-86.5|21
Awire|net@133|||1800|pin@58||-86.5|21|pin@57||-64.5|21
Awire|net@134|||900|pin@58||-86.5|21|pin@59||-86.5|4.5
Awire|net@135|||900|pmos@5|g|-78|8|pin@60||-78|4.5
Awire|net@136|||900|pin@60||-78|4.5|nmos@5|g|-78|2
Awire|net@137|||1800|pin@59||-86.5|4.5|pin@60||-78|4.5
Awire|net@138|||900|pin@59||-86.5|4.5|pin@61||-86.5|-13.5
Awire|net@139|||1800|pin@61||-86.5|-13.5|pin@62||-39|-13.5
Awire|net@140|||2700|pin@62||-39|-13.5|nmos@0|g|-39|-10
Awire|net@141|||900|pmos@1|s|-66.5|15|pin@63||-66.5|13
Awire|net@142|||900|pin@63||-66.5|13|nmos@1|d|-66.5|10
Awire|net@143|||1800|conn@3|y|-92|13|pin@63||-66.5|13
Awire|net@162|||1800|pin@41||-33.5|28|pin@70||-23.5|28
Awire|net@172|||900|pin@41||-33.5|28|pmos@2|s|-33.5|18
Awire|net@181|||1800|pin@2||-33.5|12.5|pin@73||-17.5|12.5
Awire|net@182|||1800|pin@73||-17.5|12.5|conn@0|y|-9.5|12.5
Awire|net@183|||900|pin@73||-17.5|12.5|pin@74||-17.5|-5.5
Awire|net@191|||900|pmos@8|g|-20.5|-2.5|pin@76||-20.5|-5.5
Awire|net@192|||900|pin@76||-20.5|-5.5|nmos@8|g|-20.5|-8.5
Awire|net@193|||0|pin@74||-17.5|-5.5|pin@76||-20.5|-5.5
Awire|net@205|||900|nmos@8|s|-23.5|-10.5|pin@78||-23.5|-17
Awire|net@207|||1800|pin@33||-33.5|-17|pin@78||-23.5|-17
Awire|net@208|||900|pin@70||-23.5|28|pmos@8|s|-23.5|-0.5
Awire|net@211|||900|pmos@8|d|-23.5|-4.5|pin@80||-23.5|-5.5
Awire|net@212|||900|pin@80||-23.5|-5.5|nmos@8|d|-23.5|-6.5
Awire|net@214|||0|conn@1|y|-18|-14|pin@81||-30|-14
Awire|net@217|||2700|pin@81||-30|-14|pin@82||-30|-5.5
Awire|net@218|||2700|pin@33||-33.5|-17|nmos@2|s|-33.5|7
Awire|net@221|||900|pmos@0|d|-41|-4|pin@83||-41|-5.5
Awire|net@222|||900|pin@83||-41|-5.5|nmos@0|s|-41|-7
Awire|net@223|||1800|pin@21||-50|-5.5|pin@83||-41|-5.5
Awire|net@224|||900|pmos@0|s|-37|-4|pin@84||-37|-5.5
Awire|net@225|||900|pin@84||-37|-5.5|nmos@0|d|-37|-7
Awire|net@226|||0|pin@82||-30|-5.5|pin@84||-37|-5.5
Awire|net@227|||1800|pin@84||-37|-5.5|pin@80||-23.5|-5.5
ED||D5G2;X1.5;|conn@3|a|U
EQ||D5G2;X2;|conn@1|a|U
Eclk||D5G2;X1.5;|conn@2|a|U
EnotQ||D5G2;X2;|conn@0|a|U
X

# Cell Dlatchsim;1{lay}
CDlatchsim;1{lay}||mocmos|1731912603469|1731912711225|
IDlatch;1{lay}|Dlatch@0||-32.5|1.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Pin|pin@0||-103|19.5||||
NMetal-1-Pin|pin@1||-108|-14||||
NMetal-1-Pin|pin@2||104.5|-5||||
NMetal-1-Pin|pin@3||104|-26.5||||
Ngeneric:Invisible-Pin|pin@4||7|71|||||SIM_spice_card(D5G4;)S[vdd vdd 0 DC 5V,* Input signals,"vclk clk 0 PULSE(0 5 0n 1n 1n 50n 100n) * Clock signal (50% duty cycle, period = 100ns)","vd D 0 PULSE(0 5 0n 1n 1n 20n 40n)     * D input signal (50% duty cycle, period = 40ns)",* Simulation commands,.tran 1n 200n,* Include model file,".include D:\\C5_models.txt",* End of file,.end]
AMetal-1|D|A30;D5|1|S0|Dlatch@0|d|-62.5|19.5|pin@0||-103|19.5
AMetal-1|Q|A30;D5|1|S1800|Dlatch@0|Q|75.5|-5|pin@2||104.5|-5
AMetal-1|clk|A30;D5|1|S0|Dlatch@0|CLK|-62.5|-14|pin@1||-108|-14
AMetal-1|notQ|A30;D5|1|S1800|Dlatch@0|notQ|75.5|-26.5|pin@3||104|-26.5
Egnd||D5G2;|Dlatch@0|gnd|U
Evdd||D5G2;|Dlatch@0|vdd|U
X

# Cell NMOS_IV;1{lay}
CNMOS_IV;1{lay}||mocmos|1728949696951|1728967838667||DRC_last_good_drc_area_date()G1728952686034|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1728952686034
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-N-Active-Con|contact@0||2|8.5|5|||
NMetal-1-N-Active-Con|contact@1||2|-4.5|5|||
NMetal-1-Polysilicon-1-Con|contact@3||-11.5|1.5||||
NN-Transistor|nmos@0||2|2|7||||SIM_spice_model(D5G1;)SNMOS
NPolysilicon-1-Pin|pin@0||-11.5|2||||
NMetal-1-Pin|pin@2||1.5|-25.5||||
NMetal-1-Pin|pin@3||22.5|-4.5||||
NMetal-1-Pin|pin@4||22.5|8.5||||
NMetal-1-Pin|pin@5||-26.5|1.5||||
Ngeneric:Invisible-Pin|pin@6||-29|20.5|||||SIM_spice_card(D5G0.5;)S[vs s 0 DC 0,vw w 0 DC 0,vg g 0 DC 0 ,vd d 0 DC 0,.dc vd 0 5 1m vg 0 5 1,".include D:\\C5_models.txt"]
NMetal-1-P-Well-Con|substr@0||1.5|-14.5|5|||
AN-Active|net@8|||S2700|nmos@0|diff-top|2|5.75|contact@0||2|9
AN-Active|net@9|||S900|nmos@0|diff-bottom|2|-1.75|contact@1||2|-5
APolysilicon-1|net@10|||S0|nmos@0|poly-left|-5|2|pin@0||-11.5|2
APolysilicon-1|net@11||3|S2700|contact@3||-11.5|1.5|pin@0||-11.5|2
AMetal-1|net@13||7|IJS900|substr@0||1.5|-14.5|pin@2||1.5|-25.5
AMetal-1|net@14||1|S1800|contact@1||2|-4.5|pin@3||22.5|-4.5
AMetal-1|net@15||1|S1800|contact@0||2|8.5|pin@4||22.5|8.5
AMetal-1|net@16||1|S0|contact@3||-11.5|1.5|pin@5||-26.5|1.5
Ed||D5G2;|pin@4||U
Eg||D5G2;|pin@5||U
Egnd||D5G2;|pin@2||U
Es||D5G2;|pin@3||U
X

# Cell NMOS_IV;1{sch}
CNMOS_IV;1{sch}||schematic|1728939915705|1728968604041|
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||10.5|-2.5|-1|-1||
N4-Port-Transistor|nmos-4@0||1|0|||R||ATTR_length(D5G0.5;X1.5;Y-4;)D2.0|ATTR_width(D5G1;X2.5;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
Ngeneric:Invisible-Pin|pin@0||0.5|9|||||SIM_spice_card(D5G0.5;)S[vs s 0 DC 0,vw w 0 DC 0,vg g 0 DC 0 ,vd d 0 DC 0,.dc vd 0 5 1m vg 0 5 1,".include D:\\C5_models.txt"]
NWire_Pin|pin@3||3|4.5||||
NWire_Pin|pin@4||3|-4.5||||
NWire_Pin|pin@5||-2.5|0||||
Awire|net@3|||2700|nmos-4@0|d|3|2|pin@3||3|4.5
Awire|net@4|||900|nmos-4@0|s|3|-2|pin@4||3|-4.5
Awire|net@5|||0|nmos-4@0|g|0|0|pin@5||-2.5|0
Awire|net@7|||0|gnd@0||10.5|-1|nmos-4@0|b|3|-1
Ed||D5G2;|pin@3||U
Eg||D5G2;|pin@5||U
Es||D5G2;|pin@4||U
X

# Cell PMOS_IV;1{lay}
CPMOS_IV;1{lay}||mocmos|1728952918879|1728967880029||DRC_last_good_drc_area_date()G1728967299558|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1728967299558
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||-1|8|5|||
NMetal-1-P-Active-Con|contact@1||-1|-11|5|||
NMetal-1-Polysilicon-1-Con|contact@2||-18.5|-1.5||||
NMetal-1-Pin|pin@1||-1.5|35.5||||
NMetal-1-Pin|pin@2||-31|-1.5||||
Ngeneric:Invisible-Pin|pin@5||-27|30.5|||||SIM_spice_card(D5G0.5;)S[vs s 0 DC 0,vw w 0 DC 0,vg g 0 DC 0 ,vd d 0 DC 0,.dc vd 0 -5 -1m vg 0 -5 -1,".include D:\\C5_models.txt"]
NMetal-1-Pin|pin@6||19.5|-11||||
NMetal-1-Pin|pin@7||20.5|8||||
NP-Transistor|pmos@0||-1|-1.5|7||||SIM_spice_model(D5G1;)SPMOS
NMetal-1-N-Well-Con|well@0||-1.5|19|5|1||
AMetal-1|net@2||2|S2700|well@0||-1.5|19|pin@1||-1.5|35.5
AMetal-1|net@3||1|S0|contact@2||-18.5|-1.5|pin@2||-31|-1.5
APolysilicon-1|net@6|||S0|pmos@0|poly-left|-8|-1.5|contact@2||-18.5|-1.5
AMetal-1|net@7||1|S1800|contact@1||-1|-11|pin@6||19.5|-11
AMetal-1|net@8||1|S1800|contact@0||-1|8|pin@7||20.5|8
AP-Active|net@9|||S900|contact@0||-1|8|pmos@0|diff-top|-1|2.25
AP-Active|net@10|||S2700|contact@1||-1|-11|pmos@0|diff-bottom|-1|-5.25
Ed||D5G2;|pin@6||U
Eg||D5G2;|pin@2||U
Es||D5G2;|pin@7||U
Ew||D5G2;|pin@1||U
X

# Cell PMOS_IV;1{sch}
CPMOS_IV;1{sch}||schematic|1728940495302|1728968724304|
Ngeneric:Facet-Center|art@0||0|0||||AV
Ngeneric:Invisible-Pin|pin@0||-4|6.5|||||SIM_spice_card(D5G0.5;)S[vs s 0 DC 0,vw w 0 DC 0,vg g 0 DC 0 ,vd d 0 DC 0,.dc vd 0 -5 -1m vg 0 -5 -1,".include D:\\C5_models.txt"]
NWire_Pin|pin@1||1|0||||
NWire_Pin|pin@2||-3|3.5||||
NWire_Pin|pin@3||-3|-5||||
NWire_Pin|pin@4||-9|-1||||
N4-Port-Transistor|pmos-4@0||-5|-1|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D10.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
Awire|net@0|||1800|pmos-4@0|b|-3|0|pin@1||1|0
Awire|net@1|||2700|pmos-4@0|s|-3|1|pin@2||-3|3.5
Awire|net@2|||900|pmos-4@0|d|-3|-3|pin@3||-3|-5
Awire|net@3|||0|pmos-4@0|g|-6|-1|pin@4||-9|-1
Ed||D5G2;|pin@3||U
Eg||D5G2;|pin@4||U
Es||D5G2;|pin@2||U
Ew||D5G2;|pin@1||U
X

# Cell R_Divider;1{lay}
CR_Divider;1{lay}||mocmos|1727119072224|1731800582111||DRC_last_good_drc_area_date()G1728938797974|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1728938797974
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Pin|pin@0||-100|-46||||
NMetal-1-Pin|pin@1||-100|54||||
Ngeneric:Invisible-Pin|pin@3||-3|-51|||||SIM_spice_card(D5G10;)S[vin vin 0 DC 1 ,.tran 0 1]
NN-Well-Resistor|resnwell@0||-2|20|146.5|3|||SCHEM_resistance(D5G10;)S10k
NN-Well-Resistor|resnwell@1||-2|-17|146.5|3|||SCHEM_resistance(D5G10;)S10k
AMetal-1|GND|D5G10;||S900|resnwell@1|left|-100|-17|pin@0||-100|-46
AMetal-1|VIN|D5G10;||S2700|resnwell@0|left|-100|20|pin@1||-100|54
AMetal-1|VOUT|D5G10;||S900|resnwell@0|right|96|20|resnwell@1|right|96|-17
X

# Cell R_Divider;1{sch}
CR_Divider;1{sch}||schematic|1727117942330|1728937800394|
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||-23|7||||
NWire_Pin|pin@3||-23|1||||
NWire_Pin|pin@5||-30|7||||
Ngeneric:Invisible-Pin|pin@6||-33|3|||||SIM_spice_card(D5G1;)S[vin vin 0 DC 1 ,.tran 0 1]
NResistor|resnwell@0||-27|7||||3|ATTR_length(D5G0.25;X-1.5;)D187.5|ATTR_width(D5G0.5;X1.5;)D15.0|SCHEM_resistance(D5G1;)S10k
NResistor|resnwell@1||-23|4|||R|3|ATTR_length(D5G0.25;X-1.5;)D187.5|ATTR_width(D5G0.5;X1.5;)D15.0|SCHEM_resistance(D5G1;)S10k
Awire|Vin|D5G1;Y1;||0|resnwell@0|a|-29|7|pin@5||-30|7
Awire|Vout|D5G1;Y1;||1800|resnwell@0|b|-25|7|pin@0||-23|7
Awire|gnd|D5G1;Y-1;||900|resnwell@1|a|-23|2|pin@3||-23|1
Awire|net@1|||900|pin@0||-23|7|resnwell@1|b|-23|6
X

# Cell TransGate;1{lay}
CTransGate;1{lay}||mocmos|1731904527311|1731905807697||DRC_last_good_drc_area_date()G1731905810650|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1731905810650
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||-0.5|16.5|15||RRR|
NMetal-1-P-Active-Con|contact@1||-9.5|16.5|15||RRR|
NMetal-1-N-Active-Con|contact@2||-9.5|-10.5|5||R|
NMetal-1-N-Active-Con|contact@3||-0.5|-10.5|5||R|
NMetal-1-Polysilicon-1-Con|contact@4||-13.5|0.5||||
NMetal-1-P-Active-Con|contact@5||26.5|16.5|15||RRR|
NMetal-1-P-Active-Con|contact@6||16|16.5|15||RRR|
NMetal-1-N-Active-Con|contact@7||16|-11.5|5||R|
NMetal-1-N-Active-Con|contact@8||26.5|-11.5|5||R|
NMetal-1-Polysilicon-1-Con|contact@9||6|2||||
NMetal-1-Metal-2-Con|contact@10||36|1.5||||
NMetal-1-Metal-2-Con|contact@11||-17|31||||
NMetal-1-Metal-2-Con|contact@12||16|31||||
NN-Transistor|nmos@0||-5|-10.5|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@1||21.5|-11.5|7||R||SIM_spice_model(D5G1;)SNMOS
NPolysilicon-1-Pin|pin@1||-5|0.5||||
NPolysilicon-1-Pin|pin@2||21.5|-20.5||||
NPolysilicon-1-Pin|pin@3||-5|-20.5||||
NPolysilicon-1-Pin|pin@4||21|31.5||||
NMetal-1-Pin|pin@7||-0.5|2||||
NMetal-1-Pin|pin@8||26.5|1.5||||
NPolysilicon-1-Pin|pin@9||21|2||||
NP-Transistor|pmos@0||-5|16.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@1||21|16.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NMetal-1-P-Well-Con|substr@0||15|-26.5|55|||
NMetal-1-N-Well-Con|well@0||10|38.5|45|1||
AN-Active|net@0|||S1800|contact@2||-10|-10.5|nmos@0|diff-top|-8.75|-10.5
AN-Active|net@1|||S0|contact@3||-0.5|-10.5|nmos@0|diff-bottom|-1.25|-10.5
AP-Active|net@2|||S1800|pmos@0|diff-top|-1.25|16.5|contact@0||0|16.5
AP-Active|net@3|||S0|pmos@0|diff-bottom|-8.75|16.5|contact@1||-9.5|16.5
AMetal-1|net@4||1|S2700|contact@1||-9.5|16.5|well@0||-9.5|39
APolysilicon-1|net@5|||S900|pmos@0|poly-right|-5|4.5|pin@1||-5|0.5
APolysilicon-1|net@6|||S900|pin@1||-5|0.5|nmos@0|poly-right|-5|-3.5
APolysilicon-1|net@7|||IJS1800|contact@4||-13.5|0.5|pin@1||-5|0.5
AMetal-1|net@11||1|S900|contact@2||-9.5|-10.5|substr@0||-9.5|-27
AN-Active|net@12|||S0|contact@8||26.5|-10|nmos@1|diff-bottom|25.25|-10
AN-Active|net@13|||S0|nmos@1|diff-top|17.75|-10|contact@7||16.5|-10
AP-Active|net@14|||S0|contact@5||27|17|pmos@1|diff-top|24.75|17
AP-Active|net@15|||S1800|contact@6||16|17|pmos@1|diff-bottom|17.25|17
AMetal-1|net@18||1|S2700|contact@7||16|-10|contact@6||16|17
APolysilicon-1|net@21|||S900|nmos@1|poly-left|21.5|-18.5|pin@2||21.5|-20.5
APolysilicon-1|net@22|||S0|pin@2||21.5|-20.5|pin@3||-5|-20.5
APolysilicon-1|net@23|||S2700|pin@3||-5|-20.5|nmos@0|poly-left|-5|-17.5
APolysilicon-1|net@24|||S2700|pmos@1|poly-left|21|28.5|pin@4||21|31.5
AMetal-1|net@28||1|S900|contact@0||-0.5|16.5|pin@7||-0.5|2
AMetal-1|net@29||1|S900|pin@7||-0.5|2|contact@3||-0.5|-10.5
AMetal-1|net@30||1|S0|contact@9||5.5|2|pin@7||-0.5|2
AMetal-1|net@31||1|S2700|contact@8||26.5|-10|pin@8||26.5|1.5
AMetal-1|net@32||1|S2700|pin@8||26.5|1.5|contact@5||26.5|17
AMetal-1|net@33||1|S0|contact@10||36|1.5|pin@8||26.5|1.5
APolysilicon-1|net@34|||S900|pmos@1|poly-right|21|4.5|pin@9||21|2
APolysilicon-1|net@35|||S0|pin@9||21|2|contact@9||6|2
AMetal-1|net@38||1|S2700|contact@6||16|16.5|contact@12||16|31
AMetal-2|net@39||1|S1800|contact@11||-17|31|contact@12||16|31
Eclk||D5G4;|contact@4||U
Egnd||D5G4;|substr@0||U
Ein||D5G4;|contact@11||U
Eout||D5G3;|contact@10||U
Evdd||D5G4;|well@0||U
X

# Cell TransGate;1{sch}
CTransGate;1{sch}||schematic|1731800362941|1731802326761|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-50.5|10.5||||
NOff-Page|conn@1||-1|-2|||RR|
NOff-Page|conn@2||-34|-2||||
NGround|gnd@0||-26.5|1.5||||
NTransistor|nmos@0||-16.5|-5.5|||RR||ATTR_length(D5G0.5;X-5;Y1.5;)D2.0|ATTR_width(D5G1;X-4;Y1.5;)D10.0|SIM_spice_model(D5G1;X-4.5;)SNMOS
NTransistor|nmos@1||-28.5|7|||R||ATTR_length(D5G0.5;X1;Y-4;)D2.0|ATTR_width(D5G1;X2;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
NWire_Pin|pin@0||-26.5|9.5||||
NWire_Pin|pin@1||-16.5|9.5||||
NWire_Pin|pin@2||-29.5|10.5||||
NWire_Pin|pin@3||-39|10.5||||
NWire_Pin|pin@4||-39|-10.5||||
NWire_Pin|pin@5||-16.5|-10.5||||
NWire_Pin|pin@10||-26.5|17.5||||
Ngeneric:Invisible-Pin|pin@11||-23|25|||||SIM_spice_card(D5G1;)S[vdd vdd 0 DC 5V,* Input signals,vin in 0 PULSE(0 5 0n 1n 1n 20n 40n)   * Input signal to be passed,vclk clk 0 PULSE(0 5 0n 1n 1n 50n 100n) * Clock signal to control the gate,* Simulation commands,.tran 1n 200n,* Include model file,".include D:\\C5_models.txt"]
NWire_Pin|pin@12||-18.5|-2||||
NWire_Pin|pin@13||-14.5|-2||||
NTransistor|pmos@1||-28.5|13|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NTransistor|pmos@2||-16.5|1.5|||XYRR|2|ATTR_length(D5G0.5;X3.5;Y-1.5;)D2.0|ATTR_width(D5G1;X5;Y-1.5;)D20.0|SIM_spice_model(D5G1;X4;Y-0.5;)SPMOS
NPower|pwr@1||-14.5|17.5||||
Awire|net@3|||900|pmos@1|d|-26.5|11|pin@0||-26.5|9.5
Awire|net@4|||900|pin@0||-26.5|9.5|nmos@1|d|-26.5|9
Awire|net@5|||1800|pin@0||-26.5|9.5|pin@1||-16.5|9.5
Awire|net@8|||900|pmos@1|g|-29.5|13|pin@2||-29.5|10.5
Awire|net@9|||900|pin@2||-29.5|10.5|nmos@1|g|-29.5|7
Awire|net@11|||1800|conn@0|y|-48.5|10.5|pin@3||-39|10.5
Awire|net@12|||1800|pin@3||-39|10.5|pin@2||-29.5|10.5
Awire|net@13|||900|pin@3||-39|10.5|pin@4||-39|-10.5
Awire|net@14|||1800|pin@4||-39|-10.5|pin@5||-16.5|-10.5
Awire|net@15|||2700|pin@5||-16.5|-10.5|nmos@0|g|-16.5|-6.5
Awire|net@28|||0|pwr@1||-14.5|17.5|pin@10||-26.5|17.5
Awire|net@29|||900|nmos@1|s|-26.5|5|gnd@0||-26.5|3.5
Awire|net@30|||2700|pmos@1|s|-26.5|15|pin@10||-26.5|17.5
Awire|net@33|||900|pmos@2|s|-18.5|-0.5|pin@12||-18.5|-2
Awire|net@34|||900|pin@12||-18.5|-2|nmos@0|d|-18.5|-3.5
Awire|net@35|||1800|conn@2|y|-32|-2|pin@12||-18.5|-2
Awire|net@36|||900|pmos@2|d|-14.5|-0.5|pin@13||-14.5|-2
Awire|net@37|||900|pin@13||-14.5|-2|nmos@0|s|-14.5|-3.5
Awire|net@38|||0|conn@1|y|-3|-2|pin@13||-14.5|-2
Awire|net@39|||900|pin@1||-16.5|9.5|pmos@2|g|-16.5|2.5
Eclk||D5G2;X1.5;|conn@0|a|U
Ein||D5G2;X-2.5;|conn@2|y|U
Eout||D5G2;X-2.5;|conn@1|y|U
X

# Cell TransGatesim;1{lay}
CTransGatesim;1{lay}||mocmos|1731905843492|1731906014099|
ITransGate;1{lay}|TransGat@0||-15|-6.5|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Pin|pin@0||60|-5||||
NMetal-1-Pin|pin@2||-62|24.5||||
NMetal-1-Pin|pin@3||-63|-6||||
Ngeneric:Invisible-Pin|pin@4||-1.5|56.5|||||SIM_spice_card(D5G3;)S[vdd vdd 0 DC 5V,* Input signals,vin in 0 PULSE(0 5 0n 1n 1n 20n 40n)   * Input signal to be passed,vclk clk 0 PULSE(0 5 0n 1n 1n 50n 100n) * Clock signal to control the gate,* Simulation commands,.tran 1n 200n,* Include model file,".include D:\\C5_models.txt"]
AMetal-1|clk|D5G5;|1|S0|TransGat@0|clk|-28.5|-6|pin@3||-63|-6
AMetal-1|in|D5G5;|1|S0|TransGat@0|in|-32|24.5|pin@2||-62|24.5
AMetal-1|out|D5G5;|1|S1800|TransGat@0|out|21|-5|pin@0||60|-5
Egnd||D5G2;|TransGat@0|gnd|U
Evdd||D5G2;|TransGat@0|vdd|U
X

# Cell TransGatesim;1{sch}
CTransGatesim;1{sch}||schematic|1731905852894|1731905852895|
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell divider;1{lay}
Cdivider;1{lay}||mocmos|1731998915549|1732833832034||DRC_last_good_drc_area_date()G1731999187445|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1731999187445
IDflipflop;1{lay}|Dflipflo@0||-79|-16|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Metal-2-Con|contact@0||112.5|38||||
NMetal-1-Metal-2-Con|contact@1||-169|-29||||
NMetal-1-Pin|pin@0||164.5|-39.5||||
NMetal-1-Pin|pin@2||164.5|49||||
NMetal-1-Pin|pin@3||-180.5|49||||
NMetal-1-Pin|pin@4||-180.5|-15.5||||
AMetal-1|net@2||1|S2700|pin@0||164.5|-39.5|pin@2||164.5|49
AMetal-1|net@3||1|S0|pin@2||164.5|49|pin@3||-180.5|49
AMetal-1|net@4||1|S900|pin@3||-180.5|49|pin@4||-180.5|-15.5
AMetal-2|net@7||1|S1800|contact@1||-169|-28|Dflipflo@0|clk|-158|-28
Eclk||D5G18;|contact@1||U
Egnd||D5G2;|Dflipflo@0|gnd|U
Eout||D5G18;|contact@0||U
Evdd||D5G2;|Dflipflo@0|vdd|U
X

# Cell divider;1{sch}
Cdivider;1{sch}||schematic|1731901492625|1732333924900|
IDflipflop;1{ic}|Dflipflo@0||0.5|0|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||15.5|3||||
NWire_Pin|pin@1||15.5|13||||
NWire_Pin|pin@3||-10|11.5||||
NWire_Pin|pin@4||-10|3||||
NWire_Pin|pin@5||-16|-2.5||||
NWire_Pin|pin@6||21.5|-2.5||||
NWire_Pin|pin@8||21.5|11.5||||
Ngeneric:Invisible-Pin|pin@10||3|16.5|||||SIM_spice_card(D5G1;)S[vdd vdd 0 DC 5V,"* Clock signal (50% duty cycle, period = 100ns)",vclk clk 0 PULSE(0 5 0n 1n 1n 50n 100n),"* Reset signal (low for 50ns, then high for the rest of the simulation)",vres Res 0 PULSE(0 5 0n 1n 1n 50n 500n),.tran 1n 500n 0 1n,* Include the D flip-flop model,".include D:\\C5_models.txt"]
NWire_Pin|pin@11||0.5|-16||||
Awire|Q|D5G1;||2700|pin@0||15.5|3|pin@1||15.5|13
Awire|Res|D5G1;||900|Dflipflo@0|Res|0.5|-8.5|pin@11||0.5|-16
Awire|clk|D5G1;||0|Dflipflo@0|clk|-7.5|-2.5|pin@5||-16|-2.5
Awire|net@0|||1800|Dflipflo@0|Q|8.5|3|pin@0||15.5|3
Awire|net@4|||900|pin@3||-10|11.5|pin@4||-10|3
Awire|net@5|||1800|pin@4||-10|3|Dflipflo@0|D|-7.5|3
Awire|net@7|||1800|Dflipflo@0|notQ|8.5|-2.5|pin@6||21.5|-2.5
Awire|net@11|||1800|pin@3||-10|11.5|pin@8||21.5|11.5
Awire|notQ|D5G1;||2700|pin@6||21.5|-2.5|pin@8||21.5|11.5
X

# Cell divider_monolith;2{sch}
Cdivider_monolith;2{sch}||schematic|1732053259853|1732054132178|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-70|30.5|||RRR|
NOff-Page|conn@3||73.5|0.5|||RR|
NOff-Page|conn@4||40.5|-44|||R|
NGround|gnd@0||-31|-32.5||||
NTransistor|nmos@0||-22.5|-21|||XRR||ATTR_length(D5G1;X4;Y0.5;)D2.0|ATTR_width(D5G1;X5;Y0.5;)D10.0|SIM_spice_model(D5G1;X4.5;Y-1;)SNMOS
NTransistor|nmos@1||-48|-4|||RR||ATTR_length(D5G0.5;X-5;Y1.5;)D2.0|ATTR_width(D5G1;X-4;Y1.5;)D10.0|SIM_spice_model(D5G1;X-4.5;)SNMOS
NTransistor|nmos@2||-19|-3|||R||ATTR_length(D5G0.5;X1;Y-4;)D2.0|ATTR_width(D5G1;X2;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
NTransistor|nmos@3||-60.5|-10|||R||ATTR_length(D5G0.5;X1;Y-4;)D2.0|ATTR_width(D5G1;X2;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
NTransistor|nmos@4||-5|-20.5|||YRRR||ATTR_length(D5G1;X-1.5;Y-5.5;)D2.0|ATTR_width(D5G1;X-0.5;Y-5.5;)D10.0|SIM_spice_model(D5G1;X-1.5;Y-3.5;)SNMOS
NTransistor|nmos@5||23|-4.5|||RR||ATTR_length(D5G0.5;X-5;Y1.5;)D2.0|ATTR_width(D5G1;X-4;Y1.5;)D10.0|SIM_spice_model(D5G1;X-4.5;)SNMOS
NTransistor|nmos@6||7.5|4.5|||R||ATTR_length(D5G0.5;X1;Y-4;)D2.0|ATTR_width(D5G1;X2;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
NTransistor|nmos@7||35|-17|||XRR||ATTR_length(D5G1;X4;Y0.5;)D2.0|ATTR_width(D5G1;X5;Y0.5;)D10.0|SIM_spice_model(D5G1;X4.5;Y-1;)SNMOS
NTransistor|nmos@8||44|-4|||R||ATTR_length(D5G0.5;X1;Y-4;)D2.0|ATTR_width(D5G1;X2;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
NTransistor|nmos@9||59|-15.5|||YRRR||ATTR_length(D5G1;X-1.5;Y-5.5;)D2.0|ATTR_width(D5G1;X-0.5;Y-5.5;)D10.0|SIM_spice_model(D5G1;X-1.5;Y-3.5;)SNMOS
NWire_Pin|pin@0||-20|0.5||||
NWire_Pin|pin@1||-46|0.5||||
NWire_Pin|pin@2||-33.5|-17.5||||
NWire_Pin|pin@3||-17|-29||||
NWire_Pin|pin@4||-31|-29||||
NWire_Pin|pin@5||-58.5|20||||
NWire_Pin|pin@6||-17|20||||
NWire_Pin|pin@7||-58.5|-29||||
NWire_Pin|pin@8||-58.5|-7||||
NWire_Pin|pin@9||-48|-7||||
NWire_Pin|pin@10||-22.5|-7||||
NWire_Pin|pin@11||-48|9.5||||
NWire_Pin|pin@12||-70|-7.5||||
NWire_Pin|pin@13||-61.5|-7.5||||
NWire_Pin|pin@14||-70|-25.5||||
NWire_Pin|pin@15||-22.5|-25.5||||
NWire_Pin|pin@17||-7|20||||
NWire_Pin|pin@18||-7|-29||||
NWire_Pin|pin@19||-24.5|-17.5||||
NWire_Pin|pin@20||-20.5|-17.5||||
NWire_Pin|pin@21||-7|-17.5||||
NWire_Pin|pin@22||-70|9.5||||
NWire_Pin|pin@23||-33.5|0.5||||
NWire_Pin|pin@24||-17|0||||
NWire_Pin|pin@25||1|0||||
NWire_Pin|pin@26||1|-17.5||||
NWire_Pin|pin@27||-4|-17.5||||
NWire_Pin|pin@28||21|0||||
NWire_Pin|pin@29||9.5|20||||
NWire_Pin|pin@30||9.5|-29||||
NWire_Pin|pin@31||23|9||||
NWire_Pin|pin@32||23|-8||||
NWire_Pin|pin@33||25|0.5||||
NWire_Pin|pin@34||43|0.5||||
NWire_Pin|pin@35||46|20||||
NWire_Pin|pin@36||46|-29||||
NWire_Pin|pin@37||46|0.5||||
NWire_Pin|pin@38||57|20||||
NWire_Pin|pin@39||57|-29||||
NWire_Pin|pin@40||65|0.5||||
NWire_Pin|pin@41||65|-12.5||||
NWire_Pin|pin@42||60|-12.5||||
NWire_Pin|pin@44||35|-8||||
NWire_Pin|pin@45||-70|26||||
NWire_Pin|pin@46||3.5|26||||
NWire_Pin|pin@47||35|-21||||
NWire_Pin|pin@48||3.5|9||||
NWire_Pin|pin@49||6.5|9||||
NWire_Pin|pin@50||9.5|9||||
NWire_Pin|pin@51||3.5|-8||||
NWire_Pin|pin@52||16|-21||||
NWire_Pin|pin@53||16|9||||
NWire_Pin|pin@54||37|-13||||
NWire_Pin|pin@55||57|-13||||
NWire_Pin|pin@56||33|-13||||
NWire_Pin|pin@57||30.5|-13||||
NWire_Pin|pin@58||30.5|0.5||||
NWire_Pin|pin@59||40.5|-13||||
NWire_Pin|pin@60||40.5|-36.5||||
NWire_Pin|pin@61||-75|-36.5||||
NWire_Pin|pin@62||-75|1||||
NWire_Pin|pin@63||-50|1||||
NTransistor|pmos@0||-22.5|-14|||YRR|2|ATTR_length(D5G1;X-4;Y-0.5;)D2.0|ATTR_width(D5G1;X-2.5;Y-0.5;)D20.0|SIM_spice_model(D5G1;X-3.5;Y0.5;)SPMOS
NTransistor|pmos@1||-48|5|||XYRR|2|ATTR_length(D5G0.5;X3.5;Y-1.5;)D2.0|ATTR_width(D5G1;X5;Y-1.5;)D20.0|SIM_spice_model(D5G1;X4;Y-0.5;)SPMOS
NTransistor|pmos@2||-19|4|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NTransistor|pmos@3||-60.5|-4|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NTransistor|pmos@4||-5|-14.5|||RRR|2|ATTR_length(D5G1;X-0.5;Y-2;)D2.0|ATTR_width(D5G1;X0.5;Y-2;)D20.0|SIM_spice_model(D5G1;X0.5;Y-4;)SPMOS
NTransistor|pmos@5||23|4.5|||XYRR|2|ATTR_length(D5G0.5;X3.5;Y-1.5;)D2.0|ATTR_width(D5G1;X5;Y-1.5;)D20.0|SIM_spice_model(D5G1;X4;Y-0.5;)SPMOS
NTransistor|pmos@6||7.5|13|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NTransistor|pmos@7||35|-10|||YRR|2|ATTR_length(D5G1;X-4;Y-0.5;)D2.0|ATTR_width(D5G1;X-2.5;Y-0.5;)D20.0|SIM_spice_model(D5G1;X-3.5;Y0.5;)SPMOS
NTransistor|pmos@8||44|4.5|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NTransistor|pmos@9||59|-9.5|||RRR|2|ATTR_length(D5G1;X-0.5;Y-2;)D2.0|ATTR_width(D5G1;X0.5;Y-2;)D20.0|SIM_spice_model(D5G1;X0.5;Y-4;)SPMOS
NPower|pwr@0||-17|29||||
Awire|net@0|||900|nmos@3|s|-58.5|-12|pin@7||-58.5|-29
Awire|net@1|||1800|pin@14||-70|-25.5|pin@15||-22.5|-25.5
Awire|net@2|||900|pmos@4|d|-7|-16.5|pin@21||-7|-17.5
Awire|net@3|||1800|pin@2||-33.5|-17.5|pin@19||-24.5|-17.5
Awire|net@4|||2700|pin@9||-48|-7|nmos@1|g|-48|-5
Awire|net@5|||900|pin@4||-31|-29|gnd@0||-31|-30.5
Awire|net@6|||0|pin@3||-17|-29|pin@4||-31|-29
Awire|net@7|||2700|pmos@3|s|-58.5|-2|pin@5||-58.5|20
Awire|net@8|||900|pwr@0||-17|29|pin@6||-17|20
Awire|net@9|||1800|pin@5||-58.5|20|pin@6||-17|20
Awire|net@10|||1800|pin@9||-48|-7|pin@10||-22.5|-7
Awire|net@11|||900|pin@10||-22.5|-7|pmos@0|g|-22.5|-13
Awire|net@12|||2700|pmos@1|g|-48|6|pin@11||-48|9.5
Awire|net@13|||900|pin@21||-7|-17.5|nmos@4|d|-7|-18.5
Awire|net@14|||900|pmos@3|g|-61.5|-4|pin@13||-61.5|-7.5
Awire|net@15|||900|pin@13||-61.5|-7.5|nmos@3|g|-61.5|-10
Awire|net@16|||1800|pin@12||-70|-7.5|pin@13||-61.5|-7.5
Awire|net@17|||900|pin@12||-70|-7.5|pin@14||-70|-25.5
Awire|net@18|||1800|pin@20||-20.5|-17.5|pin@21||-7|-17.5
Awire|net@19|||900|pin@6||-17|20|pmos@2|s|-17|6
Awire|net@20|||0|pin@9||-48|-7|pin@8||-58.5|-7
Awire|net@21|||900|pin@22||-70|9.5|pin@12||-70|-7.5
Awire|net@22|||0|pin@11||-48|9.5|pin@22||-70|9.5
Awire|net@23|||0|pin@0||-20|0.5|pin@23||-33.5|0.5
Awire|net@24|||900|pmos@2|g|-20|4|pin@0||-20|0.5
Awire|net@25|||0|pin@23||-33.5|0.5|pin@1||-46|0.5
Awire|net@26|||2700|pin@15||-22.5|-25.5|nmos@0|g|-22.5|-22
Awire|net@27|||2700|pin@2||-33.5|-17.5|pin@23||-33.5|0.5
Awire|net@28|||900|pmos@2|d|-17|2|pin@24||-17|0
Awire|net@29|||900|pin@24||-17|0|nmos@2|d|-17|-1
Awire|net@30|||1800|pin@24||-17|0|pin@25||1|0
Awire|net@31|||900|pin@25||1|0|pin@26||1|-17.5
Awire|net@32|||900|pmos@4|g|-4|-14.5|pin@27||-4|-17.5
Awire|net@33|||900|pin@27||-4|-17.5|nmos@4|g|-4|-20.5
Awire|net@34|||0|pin@26||1|-17.5|pin@27||-4|-17.5
Awire|net@35|||900|pmos@5|s|21|2.5|pin@28||21|0
Awire|net@36|||900|pin@28||21|0|nmos@5|d|21|-2.5
Awire|net@37|||1800|pin@7||-58.5|-29|pin@4||-31|-29
Awire|net@38|||2700|pmos@6|s|9.5|15|pin@29||9.5|20
Awire|net@39|||0|pin@29||9.5|20|pin@17||-7|20
Awire|net@40|||900|pmos@3|d|-58.5|-6|pin@8||-58.5|-7
Awire|net@41|||900|nmos@6|s|9.5|2.5|pin@30||9.5|-29
Awire|net@42|||0|pin@30||9.5|-29|pin@18||-7|-29
Awire|net@43|||2700|pmos@5|g|23|5.5|pin@31||23|9
Awire|net@44|||900|nmos@5|g|23|-5.5|pin@32||23|-8
Awire|net@45|||900|pin@0||-20|0.5|nmos@2|g|-20|-3
Awire|net@46|||900|pmos@5|d|25|2.5|pin@33||25|0.5
Awire|net@47|||900|pin@33||25|0.5|nmos@5|s|25|-2.5
Awire|net@49|||900|nmos@4|s|-7|-22.5|pin@18||-7|-29
Awire|net@50|||2700|nmos@8|g|43|-4|pin@34||43|0.5
Awire|net@51|||2700|pin@34||43|0.5|pmos@8|g|43|4.5
Awire|net@52|||1800|pin@29||9.5|20|pin@35||46|20
Awire|net@53|||900|pin@35||46|20|pmos@8|s|46|6.5
Awire|net@54|||900|nmos@8|s|46|-6|pin@36||46|-29
Awire|net@55|||1800|pin@3||-17|-29|pin@18||-7|-29
Awire|net@56|||900|pmos@8|d|46|2.5|pin@37||46|0.5
Awire|net@57|||900|pin@37||46|0.5|nmos@8|d|46|-2
Awire|net@58|||2700|pmos@9|s|57|-7.5|pin@38||57|20
Awire|net@60|||0|pin@38||57|20|pin@35||46|20
Awire|net@61|||900|nmos@9|s|57|-17.5|pin@39||57|-29
Awire|net@62|||0|pin@39||57|-29|pin@36||46|-29
Awire|net@63|||1800|pin@37||46|0.5|pin@40||65|0.5
Awire|net@64|||900|pin@17||-7|20|pmos@4|s|-7|-12.5
Awire|net@65|||900|pin@40||65|0.5|pin@41||65|-12.5
Awire|net@66|||900|pmos@9|g|60|-9.5|pin@42||60|-12.5
Awire|net@67|||900|pin@42||60|-12.5|nmos@9|g|60|-15.5
Awire|net@68|||0|pin@41||65|-12.5|pin@42||60|-12.5
Awire|net@69|||900|pmos@1|d|-46|3|pin@1||-46|0.5
Awire|net@71|||0|pin@36||46|-29|pin@30||9.5|-29
Awire|net@72|||1800|pin@40||65|0.5|conn@3|y|71.5|0.5
Awire|net@74|||1800|pin@25||1|0|pin@28||21|0
Awire|net@75|||900|pin@44||35|-8|pmos@7|g|35|-9
Awire|net@76|||900|conn@0|y|-70|28.5|pin@45||-70|26
Awire|net@77|||900|pin@45||-70|26|pin@22||-70|9.5
Awire|net@78|||1800|pin@45||-70|26|pin@46||3.5|26
Awire|net@79|||2700|pin@47||35|-21|nmos@7|g|35|-18
Awire|net@80|||900|pin@46||3.5|26|pin@48||3.5|9
Awire|net@81|||1800|pin@6||-17|20|pin@17||-7|20
Awire|net@82|||2700|nmos@6|g|6.5|4.5|pin@49||6.5|9
Awire|net@83|||2700|pin@49||6.5|9|pmos@6|g|6.5|13
Awire|net@84|||1800|pin@48||3.5|9|pin@49||6.5|9
Awire|net@85|||900|pin@8||-58.5|-7|nmos@3|d|-58.5|-8
Awire|net@86|||900|pmos@6|d|9.5|11|pin@50||9.5|9
Awire|net@87|||900|pin@50||9.5|9|nmos@6|d|9.5|6.5
Awire|net@88|||900|pin@48||3.5|9|pin@51||3.5|-8
Awire|net@89|||1800|pin@51||3.5|-8|pin@32||23|-8
Awire|net@90|||1800|pin@32||23|-8|pin@44||35|-8
Awire|net@91|||0|pin@47||35|-21|pin@52||16|-21
Awire|net@92|||900|pmos@0|s|-20.5|-16|pin@20||-20.5|-17.5
Awire|net@93|||0|pin@31||23|9|pin@53||16|9
Awire|net@94|||0|pin@53||16|9|pin@50||9.5|9
Awire|net@95|||2700|pin@52||16|-21|pin@53||16|9
Awire|net@96|||900|pmos@7|s|37|-12|pin@54||37|-13
Awire|net@97|||900|pin@54||37|-13|nmos@7|d|37|-15
Awire|net@98|||900|pmos@9|d|57|-11.5|pin@55||57|-13
Awire|net@99|||900|pin@55||57|-13|nmos@9|d|57|-13.5
Awire|net@100|||900|pmos@7|d|33|-12|pin@56||33|-13
Awire|net@101|||900|pin@56||33|-13|nmos@7|s|33|-15
Awire|net@102|||0|pin@56||33|-13|pin@57||30.5|-13
Awire|net@103|||900|pin@20||-20.5|-17.5|nmos@0|d|-20.5|-19
Awire|net@104|||2700|pin@3||-17|-29|nmos@2|s|-17|-5
Awire|net@105|||1800|pin@33||25|0.5|pin@58||30.5|0.5
Awire|net@106|||1800|pin@58||30.5|0.5|pin@34||43|0.5
Awire|net@107|||2700|pin@57||30.5|-13|pin@58||30.5|0.5
Awire|net@108|||1800|pin@54||37|-13|pin@59||40.5|-13
Awire|net@109|||1800|pin@59||40.5|-13|pin@55||57|-13
Awire|net@111|||900|pin@1||-46|0.5|nmos@1|s|-46|-2
Awire|net@112|||900|pmos@0|d|-24.5|-16|pin@19||-24.5|-17.5
Awire|net@113|||900|pin@19||-24.5|-17.5|nmos@0|s|-24.5|-19
Awire|net@116|||0|pin@60||40.5|-36.5|pin@61||-75|-36.5
Awire|net@117|||2700|pin@61||-75|-36.5|pin@62||-75|1
Awire|net@118|||900|pmos@1|s|-50|3|pin@63||-50|1
Awire|net@119|||900|pin@63||-50|1|nmos@1|d|-50|-2
Awire|net@120|||1800|pin@62||-75|1|pin@63||-50|1
Awire|net@121|||900|pin@60||40.5|-36.5|conn@4|y|40.5|-42
Awire|net@122|||900|pin@59||40.5|-13|pin@60||40.5|-36.5
EQ||D5G2;X-2;|conn@3|y|U
Eclk||D5G2;X2;|conn@0|a|U
EnotQ||D5G2;X1.5;|conn@4|a|U
X

# Cell divider_monolith;1{sch}
Cdivider_monolith;1{sch}||schematic|1732053254017|1732053254018|
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell inv_20_10;1{ic}
Cinv_20_10;1{ic}||artwork|1728972542484|1731800582115|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NTriangle|art@1||2|2|6|6|RRR|
NCircle|art@2||5.5|2|1|1||
Nschematic:Bus_Pin|pin@0||-3|2||||
Nschematic:Wire_Pin|pin@1||-1|2||||
Nschematic:Bus_Pin|pin@2||9|2|||RR|
Nschematic:Wire_Pin|pin@3||6|2|||RR|
Aschematic:wire|net@0|||0|pin@1||-1|2|pin@0||-3|2
Aschematic:wire|net@5|||1800|pin@3||6|2|pin@2||9|2
Ein||D5G2;|pin@0||U
Eout||D5G2;|pin@2||U
X

# Cell inv_20_10;1{lay}
Cinv_20_10;1{lay}||mocmos|1728974058239|1729030160027||DRC_last_good_drc_area_date()G1729030165265|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1729030165265
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@4||7.5|-5.5|15||RRR|
NMetal-1-P-Active-Con|contact@5||-1.5|-5.5|15||RRR|
NMetal-1-N-Active-Con|contact@6||-1.5|-32.5|5||R|
NMetal-1-N-Active-Con|contact@7||7.5|-32.5|5||R|
NMetal-1-Polysilicon-1-Con|contact@9||-5.5|-21.5||||
NN-Transistor|nmos@1||3|-32.5|7||R||SIM_spice_model(D5G1;)SNMOS
NMetal-1-Pin|pin@3||12.5|-21.5||||
NPolysilicon-1-Pin|pin@4||3|-21.5||||
NMetal-1-Pin|pin@5||7.5|-21.5||||
NP-Transistor|pmos@1||3|-5.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NMetal-1-P-Well-Con|substr@1||3|-49|15|||
NMetal-1-N-Well-Con|well@2||3|16|15|||
AP-Active|net@8|||S1800|pmos@1|diff-top|6.75|-5.5|contact@4||8|-5.5
AP-Active|net@9|||S0|pmos@1|diff-bottom|-0.75|-5.5|contact@5||-1.5|-5.5
AN-Active|net@10|||S1800|contact@6||-2|-32.5|nmos@1|diff-top|-0.75|-32.5
AN-Active|net@11|||S0|contact@7||7.5|-32.5|nmos@1|diff-bottom|6.75|-32.5
AMetal-1|net@13||1|S2700|contact@5||-1.5|-5.5|well@2||-1.5|16
APolysilicon-1|net@23|||S900|pmos@1|poly-right|3|-17.5|pin@4||3|-21.5
APolysilicon-1|net@24|||S900|pin@4||3|-21.5|nmos@1|poly-right|3|-25.5
APolysilicon-1|net@25|||IJS1800|contact@9||-5.5|-21.5|pin@4||3|-21.5
AMetal-1|net@26||1|S900|contact@4||7.5|-5.5|pin@5||7.5|-21.5
AMetal-1|net@27||1|S900|pin@5||7.5|-21.5|contact@7||7.5|-32.5
AMetal-1|net@28|||IJS0|pin@3||12.5|-21.5|pin@5||7.5|-21.5
AMetal-1|net@29||1|S900|contact@6||-1.5|-32.5|substr@1||-1.5|-49
Egnd||D5G5;|substr@1||U
Ein||D5G5;|contact@9||U
Eout||D5G5;|pin@3||U
Evdd||D5G5;|well@2||U
X

# Cell inv_20_10;1{sch}
Cinv_20_10;1{sch}||schematic|1728971573144|1729029576381|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-14.5|2||||
NOff-Page|conn@1||10.5|2||||
NGround|gnd@0||-2|-6.5|-1|-1||
Iinv_20_10;1{ic}|inv_20_1@0||17|16|||D5G4;
NTransistor|nmos@0||-4|-1|||R||ATTR_length(D5G0.5;X1;Y-4;)D2.0|ATTR_width(D5G1;X2;Y-4;)D10.0|SIM_spice_model(D5G1;X-2;Y-4;)SNMOS
NWire_Pin|pin@1||-7|-1||||
NWire_Pin|pin@2||-7|5||||
NWire_Pin|pin@3||-7|2||||
NWire_Pin|pin@4||-2|2||||
NTransistor|pmos@0||-4|5|||YR|2|ATTR_length(D5G0.5;X0.5;Y-3;)D2.0|ATTR_width(D5G1;X1.5;Y-3;)D20.0|SIM_spice_model(D5G1;X1.5;Y-6.5;)SPMOS
NPower|pwr@0||-2|10|-1|-1||
Awire|net@3|||900|nmos@0|s|-2|-3|gnd@0||-2|-5
Awire|net@4|||2700|pmos@0|s|-2|7|pwr@0||-2|10
Awire|net@5|||0|nmos@0|g|-5|-1|pin@1||-7|-1
Awire|net@7|||1800|pin@2||-7|5|pmos@0|g|-5|5
Awire|net@8|||2700|pin@1||-7|-1|pin@3||-7|2
Awire|net@9|||2700|pin@3||-7|2|pin@2||-7|5
Awire|net@10|||1800|conn@0|y|-12.5|2|pin@3||-7|2
Awire|net@11|||2700|nmos@0|d|-2|1|pin@4||-2|2
Awire|net@12|||2700|pin@4||-2|2|pmos@0|d|-2|3
Awire|net@13|||1800|pin@4||-2|2|conn@1|a|8.5|2
Ein||D5G2;|conn@0|y|U
Eout||D5G2;|conn@1|a|U
X

# Cell inverter_sim;1{lay}
Cinverter_sim;1{lay}||mocmos|1729029651091|1729030358801||DRC_last_good_drc_area_date()G1729030360021|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1729030360021
Ngeneric:Facet-Center|art@0||0|0||||AV
Iinv_20_10;1{lay}|inv_20_1@0||-12.5|-44.5|||D5G4;
Ngeneric:Invisible-Pin|pin@0||-9.5|-3.5|||||SIM_spice_card(D5G5;)S[vdd vdd 0 DC 5,vin in 0 DC 0 ,.dc vin 0 5 1m,".include D:\\C5_models.txt"]
NMetal-1-Pin|pin@1||-53.5|-66||||
NMetal-1-Pin|pin@2||28|-66||||
NMetal-1-Pin|pin@3||-52|-28.5||||
NMetal-1-Pin|pin@5||-59|-93.5||||
AMetal-1|in|D5G5;|1|S0|inv_20_1@0|in|-18|-66|pin@1||-53.5|-66
AMetal-1|net@5||1|S0|inv_20_1@0|vdd|-9.5|-28.5|pin@3||-52|-28.5
AMetal-1|net@6||1|S0|inv_20_1@0|gnd|-9.5|-93.5|pin@5||-59|-93.5
AMetal-1|out|D5G5;||S1800|inv_20_1@0|out|0|-66|pin@2||28|-66
Egnd||D5G5;|pin@5||U
Egnd_1||D5G2;|pin@5||U
Evdd||D5G5;|pin@3||U
X

# Cell inverter_sim;1{sch}
Cinverter_sim;1{sch}||schematic|1728973414326|1728973709811|
Ngeneric:Facet-Center|art@0||0|0||||AV
Iinv_20_10;1{ic}|inv_20_1@0||-13.5|6|||D5G4;
NWire_Pin|pin@0||2|8||||
NWire_Pin|pin@1||-23.5|8||||
Ngeneric:Invisible-Pin|pin@2||-12|18|||||SIM_spice_card(D5G1;)S[vdd vdd 0 DC 5,vin in 0 DC 0 ,.dc vin 0 5 1m,".include D:\\C5_models.txt"]
Awire|in|D5G1;||0|inv_20_1@0|in|-16.5|8|pin@1||-23.5|8
Awire|out|D5G1;||1800|inv_20_1@0|out|-4.5|8|pin@0||2|8
X

# Cell two_one_mux;1{ic}
Ctwo_one_mux;1{ic}||artwork|1733803686067|1733869045450|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NClosed-Polygon|art@2||3.5|-0.75|5|10.5|||trace()V[2.5/-2.25,-2.5/-5.25,-2.5/5.25,2.5/1.75]
Nschematic:Bus_Pin|pin@0||-4|2||||
Nschematic:Wire_Pin|pin@1||-3|2||||
Nschematic:Bus_Pin|pin@2||-4.5|-3.5||||
Nschematic:Bus_Pin|pin@4||3.5|-9||||
Nschematic:Bus_Pin|pin@6||10|-1||||
Nschematic:Wire_Pin|pin@8||1|2||||
Nschematic:Wire_Pin|pin@9||1|-3.5||||
Nschematic:Wire_Pin|pin@10||3.5|-4.5||||
Nschematic:Wire_Pin|pin@11||6|-1||||
Aschematic:wire|net@0|||0|pin@1||-3|2|pin@0||-4|2
Aschematic:wire|net@4|||1800|pin@0||-4|2|pin@8||1|2
Aschematic:wire|net@5|||1800|pin@2||-4.5|-3.5|pin@9||1|-3.5
Aschematic:wire|net@6|||2700|pin@4||3.5|-9|pin@10||3.5|-4.5
Aschematic:wire|net@7|||0|pin@6||10|-1|pin@11||6|-1
EI0||D5G2;X-1;|pin@0||U
EI1||D5G2;X-0.5;|pin@2||U
ES||D5G2;Y-1;|pin@4||U
Eout||D5G2;X1.5;|pin@6||U
X

# Cell two_one_mux;1{lay}
Ctwo_one_mux;1{lay}||mocmos|1733804438773|1733805908962||DRC_last_good_drc_area_date()G1733805913237|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1733805913237
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-P-Active-Con|contact@0||-13.5|11.5|15||RRR|
NMetal-1-P-Active-Con|contact@1||-22.5|11.5|15||RRR|
NMetal-1-N-Active-Con|contact@2||-22.5|-15.5|5||R|
NMetal-1-N-Active-Con|contact@3||-13.5|-15.5|5||R|
NMetal-1-Polysilicon-1-Con|contact@4||-26.5|-4.5||||
NMetal-1-P-Active-Con|contact@5||12.5|11.5|15||RRR|
NMetal-1-P-Active-Con|contact@6||3.5|11.5|15||RRR|
NMetal-1-N-Active-Con|contact@7||3.5|-15.5|5||R|
NMetal-1-N-Active-Con|contact@8||12.5|-15.5|5||R|
NMetal-1-P-Active-Con|contact@10||38.5|11.5|15||RRR|
NMetal-1-P-Active-Con|contact@11||29.5|11.5|15||RRR|
NMetal-1-N-Active-Con|contact@12||29.5|-15.5|5||R|
NMetal-1-N-Active-Con|contact@13||38.5|-15.5|5||R|
NMetal-1-Metal-2-Con|contact@15||18|-3.5||||
NMetal-1-Metal-2-Con|contact@16||52|-3.5||||
NMetal-1-Polysilicon-1-Con|contact@17||-6|-3||||
NMetal-1-Metal-2-Con|contact@18||20.5|-25||||
NMetal-1-Metal-2-Con|contact@19||-35.5|-25||||
NMetal-1-Metal-2-Con|contact@20||3.5|26||||
NMetal-1-Metal-2-Con|contact@21||-37.5|26||||
NMetal-1-Metal-2-Con|contact@22||-36|-4.5||||
NN-Transistor|nmos@0||-18|-15.5|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@1||8|-15.5|7||R||SIM_spice_model(D5G1;)SNMOS
NN-Transistor|nmos@2||34|-15.5|7||R||SIM_spice_model(D5G1;)SNMOS
NPolysilicon-1-Pin|pin@1||-18|-4.5||||
NMetal-1-Pin|pin@9||12.5|-3.5||||
NMetal-1-Pin|pin@10||38.5|-3.5||||
NPolysilicon-1-Pin|pin@14||-18|27.5||||
NPolysilicon-1-Pin|pin@15||8|27.5||||
NPolysilicon-1-Pin|pin@20||-6|-22.5||||
NPolysilicon-1-Pin|pin@21||17|-22.5||||
NPolysilicon-1-Pin|pin@22||17|-3.5||||
NPolysilicon-1-Pin|pin@23||34|-3.5||||
NPolysilicon-1-Pin|pin@24||45|27.5||||
NPolysilicon-1-Pin|pin@25||45|-22.5||||
NMetal-1-Pin|pin@26||-13.5|-3||||
NMetal-1-Pin|pin@28||29.5|-24.5||||
NP-Transistor|pmos@0||-18|11.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@1||8|11.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NP-Transistor|pmos@2||34|11.5|17||RRR||SIM_spice_model(D5G1;)SPMOS
NMetal-1-P-Well-Con|substr@3||7.5|-32.5|75|1||
NMetal-1-N-Well-Con|well@3||8|33.5|75|1||
AP-Active|net@2|||S1800|pmos@0|diff-top|-14.25|11.5|contact@0||-13|11.5
AP-Active|net@3|||S0|pmos@0|diff-bottom|-21.75|11.5|contact@1||-22.5|11.5
AN-Active|net@4|||S1800|contact@2||-23|-15.5|nmos@0|diff-top|-21.75|-15.5
AN-Active|net@5|||S0|contact@3||-13.5|-15.5|nmos@0|diff-bottom|-14.25|-15.5
APolysilicon-1|net@7|||S900|pmos@0|poly-right|-18|-0.5|pin@1||-18|-4.5
APolysilicon-1|net@8|||S900|pin@1||-18|-4.5|nmos@0|poly-right|-18|-8.5
APolysilicon-1|net@9|||IJS1800|contact@4||-26.5|-4.5|pin@1||-18|-4.5
AP-Active|net@16|||S1800|pmos@1|diff-top|11.75|11.5|contact@5||13|11.5
AP-Active|net@17|||S0|pmos@1|diff-bottom|4.25|11.5|contact@6||3.5|11.5
AN-Active|net@18|||S1800|contact@7||3|-15.5|nmos@1|diff-top|4.25|-15.5
AN-Active|net@19|||S0|contact@8||12.5|-15.5|nmos@1|diff-bottom|11.75|-15.5
AP-Active|net@28|||S1800|pmos@2|diff-top|37.75|11.5|contact@10||39|11.5
AP-Active|net@29|||S0|pmos@2|diff-bottom|30.25|11.5|contact@11||29.5|11.5
AN-Active|net@30|||S1800|contact@12||29|-15.5|nmos@2|diff-top|30.25|-15.5
AN-Active|net@31|||S0|contact@13||38.5|-15.5|nmos@2|diff-bottom|37.75|-15.5
AMetal-1|net@40||1|S900|contact@11||29.5|11.5|contact@12||29.5|-15.5
AMetal-1|net@42||1|S900|contact@5||12.5|11.5|pin@9||12.5|-3.5
AMetal-1|net@43||1|S900|pin@9||12.5|-3.5|contact@8||12.5|-15.5
AMetal-1|net@44||1|S0|contact@15||18|-3.5|pin@9||12.5|-3.5
AMetal-1|net@45||1|S900|contact@10||38.5|11.5|pin@10||38.5|-3.5
AMetal-1|net@46||1|S900|pin@10||38.5|-3.5|contact@13||38.5|-15.5
AMetal-1|net@47||1|S0|contact@16||52|-3.5|pin@10||38.5|-3.5
AMetal-1|net@58||1|S900|contact@6||3.5|11.5|contact@7||3.5|-15.5
AMetal-1|net@59||1|S2700|contact@1||-22.5|11.5|well@3||-22.5|33.5
AMetal-1|net@60||1|S900|contact@2||-22.5|-15.5|substr@3||-22.5|-33
APolysilicon-1|net@61|||S2700|pmos@0|poly-left|-18|23.5|pin@14||-18|27.5
APolysilicon-1|net@62|||S1800|pin@14||-18|27.5|pin@15||8|27.5
APolysilicon-1|net@63|||S900|pin@15||8|27.5|pmos@1|poly-left|8|23.5
APolysilicon-1|net@70|||S0|nmos@1|poly-left|8|-22.5|pin@20||-6|-22.5
APolysilicon-1|net@71|||S2700|pin@20||-6|-22.5|contact@17||-6|-3
APolysilicon-1|net@72|||S1800|nmos@1|poly-left|8|-22.5|pin@21||17|-22.5
APolysilicon-1|net@73|||S2700|pin@21||17|-22.5|pin@22||17|-3.5
APolysilicon-1|net@74|||S1800|pin@22||17|-3.5|pin@23||34|-3.5
APolysilicon-1|net@75|||S900|pmos@2|poly-right|34|-0.5|pin@23||34|-3.5
APolysilicon-1|net@76|||S1800|pin@15||8|27.5|pin@24||45|27.5
APolysilicon-1|net@77|||S900|pin@24||45|27.5|pin@25||45|-22.5
APolysilicon-1|net@78|||S0|pin@25||45|-22.5|nmos@2|poly-left|34|-22.5
AMetal-1|net@79||1|S900|contact@0||-13.5|11.5|pin@26||-13.5|-3
AMetal-1|net@80||1|S900|pin@26||-13.5|-3|contact@3||-13.5|-15.5
AMetal-1|net@81||1|S0|contact@17||-6|-3|pin@26||-13.5|-3
AMetal-1|net@85||1|S900|contact@12||29.5|-15.5|pin@28||29.5|-24.5
AMetal-1|net@86||1|S0|pin@28||29.5|-24.5|contact@18||20.5|-24.5
AMetal-2|net@87||1|S1800|contact@19||-35.5|-25|contact@18||20.5|-25
AMetal-1|net@88||1|S2700|contact@6||3.5|11.5|contact@20||3.5|26
AMetal-2|net@89||1|S1800|contact@21||-37.5|26|contact@20||3.5|26
AMetal-1|net@90||1|S1800|contact@22||-36|-4.5|contact@4||-26.5|-4.5
AMetal-2|net@91||1|S1800|contact@15||18|-3.5|contact@16||52|-3.5
EI0||D5G4;|contact@21||U
EI1||D5G4;|contact@19||U
ES||D5G4;|contact@22||U
Egnd||D5G5;|substr@3||U
Eout||D5G4;|contact@16||U
Evdd||D5G5;|well@3||U
X

# Cell two_one_mux;1{sch}
Ctwo_one_mux;1{sch}||schematic|1733802849318|1733803686077|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-34.5|2.5||||
NOff-Page|conn@1||-34.5|-13||||
NOff-Page|conn@2||-25.5|24|||RRR|
NOff-Page|conn@3||7|-5.5|||RR|
NGround|gnd@0||-15|-23||||
NTransistor|nmos@0||-7.5|-2|||RR||ATTR_length(D5G0.5;X1;Y-2.5;)D2.0|ATTR_width(D5G1;Y-2.5;)D10.0|SIM_spice_model(D5G1;Y-1.5;)SNMOS
NTransistor|nmos@1||-7.5|-17|||RR||ATTR_length(D5G0.5;X1;Y-2.5;)D2.0|ATTR_width(D5G1;Y-2.5;)D10.0|SIM_spice_model(D5G1;Y-1.5;)SNMOS
NTransistor|nmos@2||-17|-7.5|||R||ATTR_length(D5G0.5;X1;Y-2.5;)D2.0|ATTR_width(D5G1;X1;Y-3.5;)D10.0|SIM_spice_model(D5G1;X-0.5;Y-2.5;)SNMOS
NWire_Pin|pin@3||-15|-4.5||||
NWire_Pin|pin@4||-7.5|-4.5||||
NWire_Pin|pin@5||-25.5|-5||||
NWire_Pin|pin@6||-18|-5||||
NWire_Pin|pin@7||-7.5|9.5||||
NWire_Pin|pin@8||-25.5|9.5||||
NWire_Pin|pin@9||-7.5|-19.5||||
NWire_Pin|pin@10||-25.5|-19.5||||
NWire_Pin|pin@12||-9.5|2.5||||
NWire_Pin|pin@13||-9.5|-13||||
NWire_Pin|pin@14||-5.5|2||||
NWire_Pin|pin@15||0|2||||
NWire_Pin|pin@16||0|-13||||
NWire_Pin|pin@17||-5.5|-13||||
NWire_Pin|pin@18||0|-5.5||||
NTransistor|pmos@0||-7.5|6|||XYRR|2|ATTR_length(D5G0.5;X-0.5;Y-2;)D2.0|ATTR_width(D5G1;X0.5;Y-2;)D20.0|SIM_spice_model(D5G1;Y-1;)SPMOS
NTransistor|pmos@1||-7.5|-9|||XYRR|2|ATTR_length(D5G0.5;X-0.5;Y-2;)D2.0|ATTR_width(D5G1;X0.5;Y-2;)D20.0|SIM_spice_model(D5G1;Y-1;)SPMOS
NTransistor|pmos@2||-17|-1.5|||XRRR|2|ATTR_length(D5G0.5;X-0.5;Y-2;)D2.0|ATTR_width(D5G1;X-0.5;Y-3;)D20.0|SIM_spice_model(D5G1;X0.5;Y-2;)SPMOS
NPower|pwr@0||-15|22||||
Itwo_one_mux;1{ic}|two_one_@0||13.5|31|||D5G4;
Awire|net@19|||900|pmos@2|d|-15|-3.5|pin@3||-15|-4.5
Awire|net@20|||900|pin@3||-15|-4.5|nmos@2|d|-15|-5.5
Awire|net@21|||900|nmos@0|g|-7.5|-3|pin@4||-7.5|-4.5
Awire|net@22|||900|pin@4||-7.5|-4.5|pmos@1|g|-7.5|-8
Awire|net@23|||1800|pin@3||-15|-4.5|pin@4||-7.5|-4.5
Awire|net@25|||900|pmos@2|g|-18|-1.5|pin@6||-18|-5
Awire|net@26|||900|pin@6||-18|-5|nmos@2|g|-18|-7.5
Awire|net@27|||1800|pin@5||-25.5|-5|pin@6||-18|-5
Awire|net@28|||2700|pmos@0|g|-7.5|7|pin@7||-7.5|9.5
Awire|net@30|||900|pin@8||-25.5|9.5|pin@5||-25.5|-5
Awire|net@31|||0|pin@7||-7.5|9.5|pin@8||-25.5|9.5
Awire|net@32|||900|nmos@1|g|-7.5|-18|pin@9||-7.5|-19.5
Awire|net@33|||0|pin@9||-7.5|-19.5|pin@10||-25.5|-19.5
Awire|net@34|||2700|pin@10||-25.5|-19.5|pin@5||-25.5|-5
Awire|net@37|||900|conn@2|y|-25.5|22|pin@8||-25.5|9.5
Awire|net@38|||2700|pmos@2|s|-15|0.5|pwr@0||-15|22
Awire|net@39|||900|pmos@0|s|-9.5|4|pin@12||-9.5|2.5
Awire|net@40|||900|pin@12||-9.5|2.5|nmos@0|d|-9.5|0
Awire|net@41|||1800|conn@0|y|-32.5|2.5|pin@12||-9.5|2.5
Awire|net@42|||900|pmos@1|s|-9.5|-11|pin@13||-9.5|-13
Awire|net@43|||900|pin@13||-9.5|-13|nmos@1|d|-9.5|-15
Awire|net@44|||1800|conn@1|y|-32.5|-13|pin@13||-9.5|-13
Awire|net@45|||900|pmos@0|d|-5.5|4|pin@14||-5.5|2
Awire|net@46|||900|pin@14||-5.5|2|nmos@0|s|-5.5|0
Awire|net@47|||1800|pin@14||-5.5|2|pin@15||0|2
Awire|net@49|||900|pmos@1|d|-5.5|-11|pin@17||-5.5|-13
Awire|net@50|||900|pin@17||-5.5|-13|nmos@1|s|-5.5|-15
Awire|net@51|||0|pin@16||0|-13|pin@17||-5.5|-13
Awire|net@52|||900|pin@15||0|2|pin@18||0|-5.5
Awire|net@53|||900|pin@18||0|-5.5|pin@16||0|-13
Awire|net@54|||0|conn@3|y|5|-5.5|pin@18||0|-5.5
Awire|net@57|||900|nmos@2|s|-15|-9.5|gnd@0||-15|-21
EI0||D5G2;X1.5;|conn@0|a|U
EI1||D5G2;X2;|conn@1|a|U
ES||D5G2;X2;|conn@2|a|U
Eout||D5G2;X1.5;|conn@3|a|U
X

# Cell two_one_mux_sim;1{lay}
Ctwo_one_mux_sim;1{lay}||mocmos|1733805962597|1733806212640|
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Pin|pin@0||66.5|-5.5||||
NMetal-1-Pin|pin@1||-63.5|24||||
NMetal-1-Pin|pin@2||-65.5|-6.5||||
NMetal-1-Pin|pin@3||-65|-27||||
Ngeneric:Invisible-Pin|pin@4||1.5|64|||||SIM_spice_card(D5G4;)S[* Define power supply,vdd vdd 0 DC 3.3,* Define inputs,"v_i0 I0 0 PULSE(0 3.3 5n 2n 2n 20n 40n)  * Input I0 (starts at 5ns, 3.3V pulse, 20ns on, 20ns off)","v_i1 I1 0 PULSE(0 3.3 10n 1n 1n 30n 60n) * Input I1 (starts at 10ns, 3.3V pulse, 30ns on, 30ns off)","v_s S 0 PULSE(0 3.3 0n 0.5n 0.5n 50n 100n) * Select line S (0.5ns rise/fall, 50ns on, 50ns off)",* Specify transient analysis for 150ns,.tran 1n 150n,* Include model file,".include D:\\C5_models.txt"]
Itwo_one_mux;1{lay}|two_one_@0||-7|-2|||D5G4;
AMetal-1|I0|D5G4;|1|S0|two_one_@0|I0|-44.5|24|pin@1||-63.5|24
AMetal-1|I1|D5G4;|1|S0|two_one_@0|I1|-42.5|-27|pin@3||-65|-27
AMetal-1|S|D5G4;|1|S0|two_one_@0|S|-43|-6.5|pin@2||-65.5|-6.5
AMetal-1|out|D5G4;|1|S1800|two_one_@0|out|45|-5.5|pin@0||66.5|-5.5
Egnd||D5G2;|two_one_@0|gnd|U
Evdd||D5G2;|two_one_@0|vdd|U
X

# Cell two_one_mux_sim;1{sch}
Ctwo_one_mux_sim;1{sch}||schematic|1733803864330|1733869045450|
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@0||17|0||||
NWire_Pin|pin@1||-18.5|3||||
NWire_Pin|pin@2||-18.5|-2.5||||
NWire_Pin|pin@3||0|-19||||
Ngeneric:Invisible-Pin|pin@4||-0.5|11.5|||||SIM_spice_card(D5G1;)S[* Define power supply,vdd vdd 0 DC 3.3,* Define inputs,"v_i0 I0 0 PULSE(0 3.3 0n 1n 1n 10n 20n)  * Input I0 (0 to 3.3V pulse with 10ns on, 10ns off)","v_i1 I1 0 PULSE(0 3.3 0n 1n 1n 15n 30n)  * Input I1 (0 to 3.3V pulse with 15ns on, 15ns off)","v_s S 0 PULSE(0 3.3 0n 1n 1n 25n 50n)   * Select line S (0 to 3.3V pulse with 25ns on, 25ns off)",* Specify transient analysis for 100ns,.tran 1n 100n,* Include model file,".include D:\\C5_models.txt"]
Itwo_one_mux;1{ic}|two_one_@0||-3.5|1|||D5G4;
Awire|I0|D5G2;||0|two_one_@0|I0|-7.5|3|pin@1||-18.5|3
Awire|I1|D5G2;||0|two_one_@0|I1|-8|-2.5|pin@2||-18.5|-2.5
Awire|S|D5G2;||900|two_one_@0|S|0|-8|pin@3||0|-19
Awire|out|D5G2;||1800|two_one_@0|out|6.5|0|pin@0||17|0
X
