ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"lcd_stm32f4.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/lcd_stm32f4.c"
  20              		.section	.text.delay,"ax",%progbits
  21              		.align	1
  22              		.global	delay
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	delay:
  28              	.LVL0:
  29              	.LFB139:
   1:Core/Src/lcd_stm32f4.c **** //********************************************************************
   2:Core/Src/lcd_stm32f4.c **** //*                      EEE2046F STM32F0                            *
   3:Core/Src/lcd_stm32f4.c **** //*                         LCD MODULE                               *
   4:Core/Src/lcd_stm32f4.c **** //*==================================================================*
   5:Core/Src/lcd_stm32f4.c **** //* WRITTEN BY:    Copyright (C) Samuel Ginsberg 2004                *
   6:Core/Src/lcd_stm32f4.c **** //* PORTED TO STM32F0 dev board by James Gowans, 2014                *
   7:Core/Src/lcd_stm32f4.c **** //* MODIFIED BY:   Robyn Verrinder                                   *
   8:Core/Src/lcd_stm32f4.c **** //* DATE CREATED:  2004                                              *
   9:Core/Src/lcd_stm32f4.c **** //* PORTED:	   2014						     *
  10:Core/Src/lcd_stm32f4.c **** //* MODIFIED:      03-08-2015                                        *
  11:Core/Src/lcd_stm32f4.c **** //*==================================================================*
  12:Core/Src/lcd_stm32f4.c **** //* PROGRAMMED IN: ECLIPSE IDE Luna Service Release 1 (4.4.1)        *
  13:Core/Src/lcd_stm32f4.c **** //* DEV. BOARD:    UCT STM32 Development Board                       *
  14:Core/Src/lcd_stm32f4.c **** //* TARGET:	   STMicroelectronics STM32F051C6                    *
  15:Core/Src/lcd_stm32f4.c **** //*==================================================================*
  16:Core/Src/lcd_stm32f4.c **** //* DESCRIPTION:   This code contains common functions to communicate*
  17:Core/Src/lcd_stm32f4.c **** //*                with the LCD module connected to the STM32 uC.    *
  18:Core/Src/lcd_stm32f4.c **** //*==================================================================*
  19:Core/Src/lcd_stm32f4.c **** //* LCD SETUP:     - 4 bit mode      (Upper 4 data lines D4-D7 used) *
  20:Core/Src/lcd_stm32f4.c **** //*                - Two lines used                                  *
  21:Core/Src/lcd_stm32f4.c **** //*                - Flashing cursor                                 *
  22:Core/Src/lcd_stm32f4.c **** //*==================================================================*
  23:Core/Src/lcd_stm32f4.c **** //* CONNECTIONS:                                                     *
  24:Core/Src/lcd_stm32f4.c **** //*------------------------------------------------------------------*
  25:Core/Src/lcd_stm32f4.c **** //* LCD PINS   | NAME                    | CONNECTED TO              *
  26:Core/Src/lcd_stm32f4.c **** //*------------------------------------------------------------------*
  27:Core/Src/lcd_stm32f4.c **** //* 1............VSS.......................GND                       *
  28:Core/Src/lcd_stm32f4.c **** //* 2............VDD.......................+5V                       *
  29:Core/Src/lcd_stm32f4.c **** //* 3............CONTRAST..................POT 2                     *
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 2


  30:Core/Src/lcd_stm32f4.c **** //* 4............RS  - Register Select.....PC14 (LCD_RS)             *
  31:Core/Src/lcd_stm32f4.c **** //* 5............RW  - Read/Write..........GND                       *
  32:Core/Src/lcd_stm32f4.c **** //* 6............E   - Enable..............PC15 (LCD_E)              *
  33:Core/Src/lcd_stm32f4.c **** //* 7............D0  - Data line 0.........GND                       *
  34:Core/Src/lcd_stm32f4.c **** //* 8............D1  - Data line 1.........GND                       *
  35:Core/Src/lcd_stm32f4.c **** //* 9............D2  - Data line 2.........GND                       *
  36:Core/Src/lcd_stm32f4.c **** //* 10...........D3  - Data line 3.........GND                       *
  37:Core/Src/lcd_stm32f4.c **** //* 11...........D4  - Data line 4.........PB8  (LCD_D4)             *
  38:Core/Src/lcd_stm32f4.c **** //* 12...........D5  - Data line 5.........PB9  (LCD_D5)             *
  39:Core/Src/lcd_stm32f4.c **** //* 13...........D6  - Data line 6.........PA12 (LCD_D6)             *
  40:Core/Src/lcd_stm32f4.c **** //* 14...........D7  - Data line 7.........PA15 (LCD_D7)             *
  41:Core/Src/lcd_stm32f4.c **** //* 15...........CATHLED...................NC                        *
  42:Core/Src/lcd_stm32f4.c **** //* 16...........ANODELED..................NC                        *
  43:Core/Src/lcd_stm32f4.c **** //********************************************************************
  44:Core/Src/lcd_stm32f4.c **** // INCLUDE FILES
  45:Core/Src/lcd_stm32f4.c **** //====================================================================
  46:Core/Src/lcd_stm32f4.c **** #include <lcd_stm32f4.h>
  47:Core/Src/lcd_stm32f4.c **** 
  48:Core/Src/lcd_stm32f4.c **** #include "stm32f4xx.h"
  49:Core/Src/lcd_stm32f4.c **** //====================================================================
  50:Core/Src/lcd_stm32f4.c **** // SEND COMMAND CODE TO LCD - LCD_Command(command)
  51:Core/Src/lcd_stm32f4.c **** //====================================================================
  52:Core/Src/lcd_stm32f4.c **** // DESCRIPTION: This function sends a command to the LCD. Care is taken
  53:Core/Src/lcd_stm32f4.c **** //              not to interfere with the other lines on the port.
  54:Core/Src/lcd_stm32f4.c **** //
  55:Core/Src/lcd_stm32f4.c **** //              As we are using a microcontroller to control the LCD
  56:Core/Src/lcd_stm32f4.c **** //              we use 4-bit mode to save on number of lines used to
  57:Core/Src/lcd_stm32f4.c **** //              connect to the LCD. This means that an 8-bit command
  58:Core/Src/lcd_stm32f4.c **** //              must be split into two sets of 4-bits (upper and lower)
  59:Core/Src/lcd_stm32f4.c **** //              These sets must be transmitted
  60:Core/Src/lcd_stm32f4.c **** //====================================================================
  61:Core/Src/lcd_stm32f4.c **** // USEFUL COMMANDS:
  62:Core/Src/lcd_stm32f4.c **** //                  - POWER_UP:      Power up initialization for the lcd
  63:Core/Src/lcd_stm32f4.c **** //                  - FOURBIT_MODE:  Sets LCD for 4-bit mode
  64:Core/Src/lcd_stm32f4.c **** //                  - TWOLINE_MODE:  Sets up 2 lines and character size
  65:Core/Src/lcd_stm32f4.c **** //                  - SETUP_CURSOR:  Turn display on and set up cursor
  66:Core/Src/lcd_stm32f4.c **** //                  - CLEAR:         Clear screen
  67:Core/Src/lcd_stm32f4.c **** //                  - CURSOR_HOME:   Cursor home
  68:Core/Src/lcd_stm32f4.c **** //                  - LINE_TWO:      Line 2
  69:Core/Src/lcd_stm32f4.c **** //
  70:Core/Src/lcd_stm32f4.c **** //====================================================================
  71:Core/Src/lcd_stm32f4.c **** 
  72:Core/Src/lcd_stm32f4.c **** void lcd_command(unsigned char command)
  73:Core/Src/lcd_stm32f4.c **** {
  74:Core/Src/lcd_stm32f4.c ****     GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as com
  75:Core/Src/lcd_stm32f4.c **** 
  76:Core/Src/lcd_stm32f4.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
  77:Core/Src/lcd_stm32f4.c **** // DATALINE 7
  78:Core/Src/lcd_stm32f4.c ****     if ((command & 0x80) != 0)		// Select bit 7 of command, if HIGH set Data line 7 (D7) 
  79:Core/Src/lcd_stm32f4.c ****     {
  80:Core/Src/lcd_stm32f4.c ****     	GPIOA->BSRR |= LCD_D7_SET;
  81:Core/Src/lcd_stm32f4.c ****     }
  82:Core/Src/lcd_stm32f4.c ****     else				// else RESET D7
  83:Core/Src/lcd_stm32f4.c ****     {
  84:Core/Src/lcd_stm32f4.c ****     	GPIOA->BSRR |= LCD_D7_RESET;
  85:Core/Src/lcd_stm32f4.c ****     }
  86:Core/Src/lcd_stm32f4.c **** // DATALINE 6
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 3


  87:Core/Src/lcd_stm32f4.c ****     if ((command & 0x40) != 0)		// Select bit 6 of command, if HIGH set Data line 6 (D6) 
  88:Core/Src/lcd_stm32f4.c ****     {
  89:Core/Src/lcd_stm32f4.c ****         GPIOA->BSRR |= LCD_D6_SET;
  90:Core/Src/lcd_stm32f4.c ****     }
  91:Core/Src/lcd_stm32f4.c ****     else				// else RESET D6
  92:Core/Src/lcd_stm32f4.c ****     {
  93:Core/Src/lcd_stm32f4.c ****         GPIOA->BSRR |= LCD_D6_RESET;
  94:Core/Src/lcd_stm32f4.c ****     }
  95:Core/Src/lcd_stm32f4.c **** // DATALINE 5
  96:Core/Src/lcd_stm32f4.c ****     if ((command & 0x20) != 0)		// Select bit 5 of command, if HIGH set Data line 5 (D5)
  97:Core/Src/lcd_stm32f4.c ****     {
  98:Core/Src/lcd_stm32f4.c ****     	GPIOB->BSRR |= LCD_D5_SET;	
  99:Core/Src/lcd_stm32f4.c ****     }
 100:Core/Src/lcd_stm32f4.c ****     else				// else RESET D5
 101:Core/Src/lcd_stm32f4.c ****     {
 102:Core/Src/lcd_stm32f4.c ****     	GPIOB->BSRR |= LCD_D5_RESET;
 103:Core/Src/lcd_stm32f4.c ****     }
 104:Core/Src/lcd_stm32f4.c **** // DATALINE 4
 105:Core/Src/lcd_stm32f4.c ****     if ((command & 0x10) != 0)		// Select bit 4 of command, if HIGH set Data line 4 (D4)
 106:Core/Src/lcd_stm32f4.c ****     {
 107:Core/Src/lcd_stm32f4.c ****     	GPIOB->BSRR |= LCD_D4_SET;
 108:Core/Src/lcd_stm32f4.c ****     }
 109:Core/Src/lcd_stm32f4.c ****     else				//  else RESET D4
 110:Core/Src/lcd_stm32f4.c ****     {
 111:Core/Src/lcd_stm32f4.c ****     	GPIOB->BSRR |= LCD_D4_RESET;
 112:Core/Src/lcd_stm32f4.c ****     }
 113:Core/Src/lcd_stm32f4.c **** 
 114:Core/Src/lcd_stm32f4.c ****     pulse_strobe ();			// Send data
 115:Core/Src/lcd_stm32f4.c **** 
 116:Core/Src/lcd_stm32f4.c **** // lower nibble to data lines
 117:Core/Src/lcd_stm32f4.c ****     if ((command & 0x08) != 0)		// Select bit 3 of command, if HIGH set Data line 7 (D7) 
 118:Core/Src/lcd_stm32f4.c ****     {
 119:Core/Src/lcd_stm32f4.c ****     	GPIOA->BSRR |= LCD_D7_SET;
 120:Core/Src/lcd_stm32f4.c ****     }
 121:Core/Src/lcd_stm32f4.c ****     else				// else RESET D7
 122:Core/Src/lcd_stm32f4.c ****     {
 123:Core/Src/lcd_stm32f4.c ****     	GPIOA->BSRR |= LCD_D7_RESET;
 124:Core/Src/lcd_stm32f4.c ****     }
 125:Core/Src/lcd_stm32f4.c **** // DATALINE 6
 126:Core/Src/lcd_stm32f4.c ****     if ((command & 0x04) != 0)		// Select bit 2 of command, if HIGH set Data line 6 (D6)
 127:Core/Src/lcd_stm32f4.c ****     {
 128:Core/Src/lcd_stm32f4.c ****         GPIOA->BSRR |= LCD_D6_SET;
 129:Core/Src/lcd_stm32f4.c ****     }
 130:Core/Src/lcd_stm32f4.c ****     else				//  else RESET D6
 131:Core/Src/lcd_stm32f4.c ****     {
 132:Core/Src/lcd_stm32f4.c ****         GPIOA->BSRR |= LCD_D6_RESET;
 133:Core/Src/lcd_stm32f4.c ****     }
 134:Core/Src/lcd_stm32f4.c ****     // DATALINE 5
 135:Core/Src/lcd_stm32f4.c ****     if ((command & 0x02) != 0)		// Select bit 1 of command, if HIGH set Data line 5 (D5)
 136:Core/Src/lcd_stm32f4.c ****     {
 137:Core/Src/lcd_stm32f4.c ****     	GPIOB->BSRR |= LCD_D5_SET;         
 138:Core/Src/lcd_stm32f4.c ****     }
 139:Core/Src/lcd_stm32f4.c ****     else				//  else RESET D5
 140:Core/Src/lcd_stm32f4.c ****     {
 141:Core/Src/lcd_stm32f4.c ****     	GPIOB->BSRR |= LCD_D5_RESET;
 142:Core/Src/lcd_stm32f4.c ****     }
 143:Core/Src/lcd_stm32f4.c ****     // DATALINE 4
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 4


 144:Core/Src/lcd_stm32f4.c ****     if ((command & 0x01) != 0)		// Select bit 0 of command, if HIGH set Data line 4 (D4)
 145:Core/Src/lcd_stm32f4.c ****     {
 146:Core/Src/lcd_stm32f4.c ****     	GPIOB->BSRR |= LCD_D4_SET;
 147:Core/Src/lcd_stm32f4.c ****     }
 148:Core/Src/lcd_stm32f4.c ****     else				//  else RESET D4
 149:Core/Src/lcd_stm32f4.c ****     {
 150:Core/Src/lcd_stm32f4.c ****     	GPIOB->BSRR |= LCD_D4_RESET;
 151:Core/Src/lcd_stm32f4.c ****     }
 152:Core/Src/lcd_stm32f4.c **** 
 153:Core/Src/lcd_stm32f4.c ****     pulse_strobe();			// Send data
 154:Core/Src/lcd_stm32f4.c ****     delay(3000);
 155:Core/Src/lcd_stm32f4.c **** }
 156:Core/Src/lcd_stm32f4.c **** 
 157:Core/Src/lcd_stm32f4.c **** //====================================================================
 158:Core/Src/lcd_stm32f4.c **** // INITIALISE LCD - LCD_Init()
 159:Core/Src/lcd_stm32f4.c **** //====================================================================
 160:Core/Src/lcd_stm32f4.c **** // DESCRIPTION: This function sets up the port lines for the LCD and
 161:Core/Src/lcd_stm32f4.c **** //              intialises the module for use.
 162:Core/Src/lcd_stm32f4.c **** //====================================================================
 163:Core/Src/lcd_stm32f4.c **** // LCD SETUP:     - 4 bit mode      (Upper 4 data lines D4-D7 used)
 164:Core/Src/lcd_stm32f4.c **** //                - Two lines used
 165:Core/Src/lcd_stm32f4.c **** //                - Flashing cursor
 166:Core/Src/lcd_stm32f4.c **** //====================================================================
 167:Core/Src/lcd_stm32f4.c **** 
 168:Core/Src/lcd_stm32f4.c **** void init_LCD(void)
 169:Core/Src/lcd_stm32f4.c **** {
 170:Core/Src/lcd_stm32f4.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 171:Core/Src/lcd_stm32f4.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 172:Core/Src/lcd_stm32f4.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 173:Core/Src/lcd_stm32f4.c **** 
 174:Core/Src/lcd_stm32f4.c ****     GPIOA->MODER |= (GPIO_MODER_MODER12_0|GPIO_MODER_MODER15_0); // D6 and D7
 175:Core/Src/lcd_stm32f4.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 176:Core/Src/lcd_stm32f4.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 177:Core/Src/lcd_stm32f4.c **** 
 178:Core/Src/lcd_stm32f4.c ****     delay(30000);			// Allow the LCD some power up time (~30ms)
 179:Core/Src/lcd_stm32f4.c **** 
 180:Core/Src/lcd_stm32f4.c ****     lcd_command(POWER_UP);		// Power up initialization for the lcd
 181:Core/Src/lcd_stm32f4.c ****     lcd_command(FOURBIT_MODE);		// Set LCD into 4 bit mode
 182:Core/Src/lcd_stm32f4.c ****     lcd_command(DISPLAY_ON);		// Turn display on and set up cursor
 183:Core/Src/lcd_stm32f4.c ****     lcd_command(TWOLINE_MODE);		// Set up 2 lines and character size
 184:Core/Src/lcd_stm32f4.c ****     lcd_command(CLEAR);			// Clear display
 185:Core/Src/lcd_stm32f4.c **** }
 186:Core/Src/lcd_stm32f4.c **** 
 187:Core/Src/lcd_stm32f4.c **** //====================================================================
 188:Core/Src/lcd_stm32f4.c **** // WRITE A SINGLE CHARACTER TO THE LCD - LCD_PutChar(character)
 189:Core/Src/lcd_stm32f4.c **** //====================================================================
 190:Core/Src/lcd_stm32f4.c **** // DESCRIPTION: Puts a single character on the LCD at the next position
 191:Core/Src/lcd_stm32f4.c **** //              on the screen. The character to be printed is in the input
 192:Core/Src/lcd_stm32f4.c **** //              parameter. For numbers, letters and other common characters
 193:Core/Src/lcd_stm32f4.c **** //              the ASCII code will produce correct display.
 194:Core/Src/lcd_stm32f4.c **** //
 195:Core/Src/lcd_stm32f4.c **** //              Refer to the Hitachi HD44780 datasheet for full character
 196:Core/Src/lcd_stm32f4.c **** //              set information.
 197:Core/Src/lcd_stm32f4.c **** //====================================================================
 198:Core/Src/lcd_stm32f4.c **** 
 199:Core/Src/lcd_stm32f4.c ****  void lcd_putchar(unsigned char character)
 200:Core/Src/lcd_stm32f4.c **** {
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 5


 201:Core/Src/lcd_stm32f4.c **** 	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 202:Core/Src/lcd_stm32f4.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 203:Core/Src/lcd_stm32f4.c **** // DATALINE 7
 204:Core/Src/lcd_stm32f4.c ****         if ((character & 0x80) != 0) 	// Select bit 7 of command, if HIGH set Data line 7 (D7)
 205:Core/Src/lcd_stm32f4.c ****         {
 206:Core/Src/lcd_stm32f4.c ****         	GPIOA->BSRR |= LCD_D7_SET;
 207:Core/Src/lcd_stm32f4.c ****         }
 208:Core/Src/lcd_stm32f4.c ****         else				//  else RESET D7
 209:Core/Src/lcd_stm32f4.c ****         {
 210:Core/Src/lcd_stm32f4.c ****         	GPIOA->BSRR |= LCD_D7_RESET;
 211:Core/Src/lcd_stm32f4.c ****         }
 212:Core/Src/lcd_stm32f4.c ****         // DATALINE 6
 213:Core/Src/lcd_stm32f4.c ****         if ((character & 0x40) != 0)	// Select bit 6 of command, if HIGH set Data line 6 (D6)      
 214:Core/Src/lcd_stm32f4.c **** 	{
 215:Core/Src/lcd_stm32f4.c ****             GPIOA->BSRR |= LCD_D6_SET;
 216:Core/Src/lcd_stm32f4.c ****         }
 217:Core/Src/lcd_stm32f4.c ****         else				//  else RESET D6
 218:Core/Src/lcd_stm32f4.c **** 
 219:Core/Src/lcd_stm32f4.c ****         {
 220:Core/Src/lcd_stm32f4.c ****             GPIOA->BSRR |= LCD_D6_RESET;
 221:Core/Src/lcd_stm32f4.c ****         }
 222:Core/Src/lcd_stm32f4.c **** // DATALINE 5
 223:Core/Src/lcd_stm32f4.c ****         if ((character & 0x20) != 0)	// Select bit 5 of command, if HIGH set Data line 5 (D5)
 224:Core/Src/lcd_stm32f4.c **** 
 225:Core/Src/lcd_stm32f4.c ****         {
 226:Core/Src/lcd_stm32f4.c ****         	GPIOB->BSRR |= LCD_D5_SET;                 
 227:Core/Src/lcd_stm32f4.c **** 	}
 228:Core/Src/lcd_stm32f4.c ****         else				//  else RESET D5
 229:Core/Src/lcd_stm32f4.c ****         {
 230:Core/Src/lcd_stm32f4.c ****         	GPIOB->BSRR |= LCD_D5_RESET;
 231:Core/Src/lcd_stm32f4.c ****         }
 232:Core/Src/lcd_stm32f4.c **** // DATALINE 4
 233:Core/Src/lcd_stm32f4.c ****         if ((character & 0x10) != 0)	// Select bit 4 of command, if HIGH set Data line 4 (D4) 
 234:Core/Src/lcd_stm32f4.c ****         {
 235:Core/Src/lcd_stm32f4.c ****         	GPIOB->BSRR |= LCD_D4_SET;
 236:Core/Src/lcd_stm32f4.c ****         }
 237:Core/Src/lcd_stm32f4.c ****         else				// else RESET D4
 238:Core/Src/lcd_stm32f4.c ****         {
 239:Core/Src/lcd_stm32f4.c ****         	GPIOB->BSRR |= LCD_D4_RESET;
 240:Core/Src/lcd_stm32f4.c ****         }
 241:Core/Src/lcd_stm32f4.c **** 
 242:Core/Src/lcd_stm32f4.c ****         pulse_strobe ();		// Send data
 243:Core/Src/lcd_stm32f4.c **** 
 244:Core/Src/lcd_stm32f4.c **** // lower nibble to data lines
 245:Core/Src/lcd_stm32f4.c ****         if ((character & 0x08) != 0)	// Select bit 3 of command, if HIGH set Data line 7 (D7) 
 246:Core/Src/lcd_stm32f4.c ****         {
 247:Core/Src/lcd_stm32f4.c ****         	GPIOA->BSRR |= LCD_D7_SET;
 248:Core/Src/lcd_stm32f4.c ****         }
 249:Core/Src/lcd_stm32f4.c ****         else				// else RESET D7
 250:Core/Src/lcd_stm32f4.c ****         {
 251:Core/Src/lcd_stm32f4.c ****         	GPIOA->BSRR |= LCD_D7_RESET;
 252:Core/Src/lcd_stm32f4.c ****         }
 253:Core/Src/lcd_stm32f4.c **** // DATALINE 6
 254:Core/Src/lcd_stm32f4.c ****         if ((character & 0x04) != 0)	// Select bit 2 of command, if HIGH set Data line 6 (D6)      
 255:Core/Src/lcd_stm32f4.c **** 	{
 256:Core/Src/lcd_stm32f4.c ****             GPIOA->BSRR |= LCD_D6_SET;
 257:Core/Src/lcd_stm32f4.c ****         }
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 6


 258:Core/Src/lcd_stm32f4.c ****         else				// else RESET D6
 259:Core/Src/lcd_stm32f4.c **** 
 260:Core/Src/lcd_stm32f4.c ****         {
 261:Core/Src/lcd_stm32f4.c ****             GPIOA->BSRR |= LCD_D6_RESET;
 262:Core/Src/lcd_stm32f4.c ****         }
 263:Core/Src/lcd_stm32f4.c **** // DATALINE 5
 264:Core/Src/lcd_stm32f4.c ****         if ((character & 0x02) != 0)	// Select bit 1 of command, if HIGH set Data line 5 (D5)  
 265:Core/Src/lcd_stm32f4.c ****         {
 266:Core/Src/lcd_stm32f4.c ****         	GPIOB->BSRR |= LCD_D5_SET;       
 267:Core/Src/lcd_stm32f4.c **** 	}
 268:Core/Src/lcd_stm32f4.c ****         else				// else RESET D5
 269:Core/Src/lcd_stm32f4.c ****         {
 270:Core/Src/lcd_stm32f4.c ****         	GPIOB->BSRR |= LCD_D5_RESET;
 271:Core/Src/lcd_stm32f4.c ****         }
 272:Core/Src/lcd_stm32f4.c **** // DATALINE 4
 273:Core/Src/lcd_stm32f4.c ****         if ((character & 0x01) != 0)	// Select bit 0 of command, if HIGH set Data line 4 (D4)
 274:Core/Src/lcd_stm32f4.c ****         {
 275:Core/Src/lcd_stm32f4.c ****         	GPIOB->BSRR |= LCD_D4_SET;
 276:Core/Src/lcd_stm32f4.c ****         }
 277:Core/Src/lcd_stm32f4.c ****         else				//  else RESET D4
 278:Core/Src/lcd_stm32f4.c ****         {
 279:Core/Src/lcd_stm32f4.c ****         	GPIOB->BSRR |= LCD_D4_RESET;
 280:Core/Src/lcd_stm32f4.c ****         }
 281:Core/Src/lcd_stm32f4.c **** 
 282:Core/Src/lcd_stm32f4.c ****         pulse_strobe();			// Send data
 283:Core/Src/lcd_stm32f4.c **** }
 284:Core/Src/lcd_stm32f4.c **** 
 285:Core/Src/lcd_stm32f4.c **** //====================================================================
 286:Core/Src/lcd_stm32f4.c **** // WRITE A STRING TO THE LCD - LCD_PutString(ptr_String)
 287:Core/Src/lcd_stm32f4.c **** //====================================================================
 288:Core/Src/lcd_stm32f4.c **** // DESCRIPTION: Writes a string to the LCD
 289:Core/Src/lcd_stm32f4.c **** //====================================================================
 290:Core/Src/lcd_stm32f4.c **** 
 291:Core/Src/lcd_stm32f4.c **** void lcd_putstring(char *instring)
 292:Core/Src/lcd_stm32f4.c **** {
 293:Core/Src/lcd_stm32f4.c ****     unsigned char count = 0;
 294:Core/Src/lcd_stm32f4.c **** 
 295:Core/Src/lcd_stm32f4.c ****     while (instring[count])		// Until the null terminator is reached
 296:Core/Src/lcd_stm32f4.c ****     {
 297:Core/Src/lcd_stm32f4.c ****     	lcd_putchar(instring[count]);	// Write each character to LCD
 298:Core/Src/lcd_stm32f4.c **** 	    count++;
 299:Core/Src/lcd_stm32f4.c **** 	 }
 300:Core/Src/lcd_stm32f4.c **** }
 301:Core/Src/lcd_stm32f4.c **** 
 302:Core/Src/lcd_stm32f4.c **** 
 303:Core/Src/lcd_stm32f4.c **** //====================================================================
 304:Core/Src/lcd_stm32f4.c **** // PULSE STROBE - Pulse_Strobe()
 305:Core/Src/lcd_stm32f4.c **** //====================================================================
 306:Core/Src/lcd_stm32f4.c **** // DESCRIPTION: Pulse the strobe line of the LCD to indicate that data is ready.
 307:Core/Src/lcd_stm32f4.c **** //====================================================================
 308:Core/Src/lcd_stm32f4.c **** 
 309:Core/Src/lcd_stm32f4.c **** void pulse_strobe(void)
 310:Core/Src/lcd_stm32f4.c **** {
 311:Core/Src/lcd_stm32f4.c ****     delay(20);				// Delay
 312:Core/Src/lcd_stm32f4.c **** 
 313:Core/Src/lcd_stm32f4.c ****     GPIOC->BSRR |= LCD_EN_SET;		// pull E (PC15) HIGH
 314:Core/Src/lcd_stm32f4.c **** 
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 7


 315:Core/Src/lcd_stm32f4.c ****     delay(20);				// Delay
 316:Core/Src/lcd_stm32f4.c **** 
 317:Core/Src/lcd_stm32f4.c ****     GPIOC->BSRR |= LCD_EN_RESET;	// Take EN LOW
 318:Core/Src/lcd_stm32f4.c **** 
 319:Core/Src/lcd_stm32f4.c ****     delay(20);				// Delay
 320:Core/Src/lcd_stm32f4.c **** 
 321:Core/Src/lcd_stm32f4.c ****     GPIOC->BSRR |= LCD_EN_SET;		// Take EN HIGH
 322:Core/Src/lcd_stm32f4.c **** }
 323:Core/Src/lcd_stm32f4.c **** 
 324:Core/Src/lcd_stm32f4.c **** 
 325:Core/Src/lcd_stm32f4.c **** //====================================================================
 326:Core/Src/lcd_stm32f4.c **** // LOOP DELAY - delay(microseconds)
 327:Core/Src/lcd_stm32f4.c **** //====================================================================
 328:Core/Src/lcd_stm32f4.c **** // DESCRIPTION: A delay used by the LCD functions.
 329:Core/Src/lcd_stm32f4.c **** //====================================================================
 330:Core/Src/lcd_stm32f4.c **** 
 331:Core/Src/lcd_stm32f4.c **** void delay(unsigned int microseconds)
 332:Core/Src/lcd_stm32f4.c **** {
  30              		.loc 1 332 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 332 1 is_stmt 0 view .LVU1
  36 0000 82B0     		sub	sp, sp, #8
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
 333:Core/Src/lcd_stm32f4.c **** 	  volatile unsigned int counter;
  39              		.loc 1 333 4 is_stmt 1 view .LVU2
 334:Core/Src/lcd_stm32f4.c **** 	  microseconds *= 3;
  40              		.loc 1 334 4 view .LVU3
  41              		.loc 1 334 17 is_stmt 0 view .LVU4
  42 0002 00EB4000 		add	r0, r0, r0, lsl #1
  43              	.LVL1:
 335:Core/Src/lcd_stm32f4.c **** 	  for(counter = 0; counter<microseconds; counter++)
  44              		.loc 1 335 4 is_stmt 1 view .LVU5
  45              		.loc 1 335 16 is_stmt 0 view .LVU6
  46 0006 0023     		movs	r3, #0
  47 0008 0193     		str	r3, [sp, #4]
  48              		.loc 1 335 4 view .LVU7
  49 000a 04E0     		b	.L2
  50              	.L3:
 336:Core/Src/lcd_stm32f4.c **** 	  {
 337:Core/Src/lcd_stm32f4.c **** 	    __asm("nop");
  51              		.loc 1 337 6 is_stmt 1 view .LVU8
  52              		.syntax unified
  53              	@ 337 "Core/Src/lcd_stm32f4.c" 1
  54 000c 00BF     		nop
  55              	@ 0 "" 2
 338:Core/Src/lcd_stm32f4.c **** 	    __asm("nop");
  56              		.loc 1 338 6 view .LVU9
  57              	@ 338 "Core/Src/lcd_stm32f4.c" 1
  58 000e 00BF     		nop
  59              	@ 0 "" 2
 335:Core/Src/lcd_stm32f4.c **** 	  for(counter = 0; counter<microseconds; counter++)
  60              		.loc 1 335 50 discriminator 3 view .LVU10
  61              		.thumb
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 8


  62              		.syntax unified
  63 0010 019B     		ldr	r3, [sp, #4]
  64 0012 0133     		adds	r3, r3, #1
  65 0014 0193     		str	r3, [sp, #4]
  66              	.L2:
 335:Core/Src/lcd_stm32f4.c **** 	  for(counter = 0; counter<microseconds; counter++)
  67              		.loc 1 335 28 discriminator 1 view .LVU11
  68 0016 019B     		ldr	r3, [sp, #4]
  69 0018 8342     		cmp	r3, r0
  70 001a F7D3     		bcc	.L3
 339:Core/Src/lcd_stm32f4.c **** 	  }
 340:Core/Src/lcd_stm32f4.c **** }
  71              		.loc 1 340 1 is_stmt 0 view .LVU12
  72 001c 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 001e 7047     		bx	lr
  77              		.cfi_endproc
  78              	.LFE139:
  80              		.section	.text.pulse_strobe,"ax",%progbits
  81              		.align	1
  82              		.global	pulse_strobe
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  87              	pulse_strobe:
  88              	.LFB138:
 310:Core/Src/lcd_stm32f4.c ****     delay(20);				// Delay
  89              		.loc 1 310 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93 0000 10B5     		push	{r4, lr}
  94              	.LCFI2:
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
 311:Core/Src/lcd_stm32f4.c **** 
  98              		.loc 1 311 5 view .LVU14
  99 0002 1420     		movs	r0, #20
 100 0004 FFF7FEFF 		bl	delay
 101              	.LVL2:
 313:Core/Src/lcd_stm32f4.c **** 
 102              		.loc 1 313 5 view .LVU15
 313:Core/Src/lcd_stm32f4.c **** 
 103              		.loc 1 313 10 is_stmt 0 view .LVU16
 104 0008 094C     		ldr	r4, .L7
 105 000a A369     		ldr	r3, [r4, #24]
 313:Core/Src/lcd_stm32f4.c **** 
 106              		.loc 1 313 17 view .LVU17
 107 000c 43F40043 		orr	r3, r3, #32768
 108 0010 A361     		str	r3, [r4, #24]
 315:Core/Src/lcd_stm32f4.c **** 
 109              		.loc 1 315 5 is_stmt 1 view .LVU18
 110 0012 1420     		movs	r0, #20
 111 0014 FFF7FEFF 		bl	delay
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 9


 112              	.LVL3:
 317:Core/Src/lcd_stm32f4.c **** 
 113              		.loc 1 317 5 view .LVU19
 317:Core/Src/lcd_stm32f4.c **** 
 114              		.loc 1 317 10 is_stmt 0 view .LVU20
 115 0018 A369     		ldr	r3, [r4, #24]
 317:Core/Src/lcd_stm32f4.c **** 
 116              		.loc 1 317 17 view .LVU21
 117 001a 43F00043 		orr	r3, r3, #-2147483648
 118 001e A361     		str	r3, [r4, #24]
 319:Core/Src/lcd_stm32f4.c **** 
 119              		.loc 1 319 5 is_stmt 1 view .LVU22
 120 0020 1420     		movs	r0, #20
 121 0022 FFF7FEFF 		bl	delay
 122              	.LVL4:
 321:Core/Src/lcd_stm32f4.c **** }
 123              		.loc 1 321 5 view .LVU23
 321:Core/Src/lcd_stm32f4.c **** }
 124              		.loc 1 321 10 is_stmt 0 view .LVU24
 125 0026 A369     		ldr	r3, [r4, #24]
 321:Core/Src/lcd_stm32f4.c **** }
 126              		.loc 1 321 17 view .LVU25
 127 0028 43F40043 		orr	r3, r3, #32768
 128 002c A361     		str	r3, [r4, #24]
 322:Core/Src/lcd_stm32f4.c **** 
 129              		.loc 1 322 1 view .LVU26
 130 002e 10BD     		pop	{r4, pc}
 131              	.L8:
 132              		.align	2
 133              	.L7:
 134 0030 00080240 		.word	1073874944
 135              		.cfi_endproc
 136              	.LFE138:
 138              		.section	.text.lcd_putchar,"ax",%progbits
 139              		.align	1
 140              		.global	lcd_putchar
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	lcd_putchar:
 146              	.LVL5:
 147              	.LFB136:
 200:Core/Src/lcd_stm32f4.c **** 	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 148              		.loc 1 200 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 200:Core/Src/lcd_stm32f4.c **** 	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 152              		.loc 1 200 1 is_stmt 0 view .LVU28
 153 0000 10B5     		push	{r4, lr}
 154              	.LCFI3:
 155              		.cfi_def_cfa_offset 8
 156              		.cfi_offset 4, -8
 157              		.cfi_offset 14, -4
 158 0002 0446     		mov	r4, r0
 201:Core/Src/lcd_stm32f4.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 159              		.loc 1 201 2 is_stmt 1 view .LVU29
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 10


 201:Core/Src/lcd_stm32f4.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 160              		.loc 1 201 7 is_stmt 0 view .LVU30
 161 0004 3D4A     		ldr	r2, .L28
 162 0006 9369     		ldr	r3, [r2, #24]
 201:Core/Src/lcd_stm32f4.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 163              		.loc 1 201 14 view .LVU31
 164 0008 43F48043 		orr	r3, r3, #16384
 165 000c 9361     		str	r3, [r2, #24]
 204:Core/Src/lcd_stm32f4.c ****         {
 166              		.loc 1 204 9 is_stmt 1 view .LVU32
 204:Core/Src/lcd_stm32f4.c ****         {
 167              		.loc 1 204 12 is_stmt 0 view .LVU33
 168 000e 10F0800F 		tst	r0, #128
 169 0012 41D1     		bne	.L27
 210:Core/Src/lcd_stm32f4.c ****         }
 170              		.loc 1 210 10 is_stmt 1 view .LVU34
 210:Core/Src/lcd_stm32f4.c ****         }
 171              		.loc 1 210 15 is_stmt 0 view .LVU35
 172 0014 3A4A     		ldr	r2, .L28+4
 173 0016 9369     		ldr	r3, [r2, #24]
 210:Core/Src/lcd_stm32f4.c ****         }
 174              		.loc 1 210 22 view .LVU36
 175 0018 43F00043 		orr	r3, r3, #-2147483648
 176 001c 9361     		str	r3, [r2, #24]
 177              	.L11:
 213:Core/Src/lcd_stm32f4.c **** 	{
 178              		.loc 1 213 9 is_stmt 1 view .LVU37
 213:Core/Src/lcd_stm32f4.c **** 	{
 179              		.loc 1 213 12 is_stmt 0 view .LVU38
 180 001e 14F0400F 		tst	r4, #64
 181 0022 40D0     		beq	.L12
 215:Core/Src/lcd_stm32f4.c ****         }
 182              		.loc 1 215 13 is_stmt 1 view .LVU39
 215:Core/Src/lcd_stm32f4.c ****         }
 183              		.loc 1 215 18 is_stmt 0 view .LVU40
 184 0024 364A     		ldr	r2, .L28+4
 185 0026 9369     		ldr	r3, [r2, #24]
 215:Core/Src/lcd_stm32f4.c ****         }
 186              		.loc 1 215 25 view .LVU41
 187 0028 43F48053 		orr	r3, r3, #4096
 188 002c 9361     		str	r3, [r2, #24]
 189              	.L13:
 223:Core/Src/lcd_stm32f4.c **** 
 190              		.loc 1 223 9 is_stmt 1 view .LVU42
 223:Core/Src/lcd_stm32f4.c **** 
 191              		.loc 1 223 12 is_stmt 0 view .LVU43
 192 002e 14F0200F 		tst	r4, #32
 193 0032 3ED0     		beq	.L14
 226:Core/Src/lcd_stm32f4.c **** 	}
 194              		.loc 1 226 10 is_stmt 1 view .LVU44
 226:Core/Src/lcd_stm32f4.c **** 	}
 195              		.loc 1 226 15 is_stmt 0 view .LVU45
 196 0034 334A     		ldr	r2, .L28+8
 197 0036 9369     		ldr	r3, [r2, #24]
 226:Core/Src/lcd_stm32f4.c **** 	}
 198              		.loc 1 226 22 view .LVU46
 199 0038 43F40073 		orr	r3, r3, #512
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 11


 200 003c 9361     		str	r3, [r2, #24]
 201              	.L15:
 233:Core/Src/lcd_stm32f4.c ****         {
 202              		.loc 1 233 9 is_stmt 1 view .LVU47
 233:Core/Src/lcd_stm32f4.c ****         {
 203              		.loc 1 233 12 is_stmt 0 view .LVU48
 204 003e 14F0100F 		tst	r4, #16
 205 0042 3CD0     		beq	.L16
 235:Core/Src/lcd_stm32f4.c ****         }
 206              		.loc 1 235 10 is_stmt 1 view .LVU49
 235:Core/Src/lcd_stm32f4.c ****         }
 207              		.loc 1 235 15 is_stmt 0 view .LVU50
 208 0044 2F4A     		ldr	r2, .L28+8
 209 0046 9369     		ldr	r3, [r2, #24]
 235:Core/Src/lcd_stm32f4.c ****         }
 210              		.loc 1 235 22 view .LVU51
 211 0048 43F48073 		orr	r3, r3, #256
 212 004c 9361     		str	r3, [r2, #24]
 213              	.L17:
 242:Core/Src/lcd_stm32f4.c **** 
 214              		.loc 1 242 9 is_stmt 1 view .LVU52
 215 004e FFF7FEFF 		bl	pulse_strobe
 216              	.LVL6:
 245:Core/Src/lcd_stm32f4.c ****         {
 217              		.loc 1 245 9 view .LVU53
 245:Core/Src/lcd_stm32f4.c ****         {
 218              		.loc 1 245 12 is_stmt 0 view .LVU54
 219 0052 14F0080F 		tst	r4, #8
 220 0056 38D0     		beq	.L18
 247:Core/Src/lcd_stm32f4.c ****         }
 221              		.loc 1 247 10 is_stmt 1 view .LVU55
 247:Core/Src/lcd_stm32f4.c ****         }
 222              		.loc 1 247 15 is_stmt 0 view .LVU56
 223 0058 294A     		ldr	r2, .L28+4
 224 005a 9369     		ldr	r3, [r2, #24]
 247:Core/Src/lcd_stm32f4.c ****         }
 225              		.loc 1 247 22 view .LVU57
 226 005c 43F40043 		orr	r3, r3, #32768
 227 0060 9361     		str	r3, [r2, #24]
 228              	.L19:
 254:Core/Src/lcd_stm32f4.c **** 	{
 229              		.loc 1 254 9 is_stmt 1 view .LVU58
 254:Core/Src/lcd_stm32f4.c **** 	{
 230              		.loc 1 254 12 is_stmt 0 view .LVU59
 231 0062 14F0040F 		tst	r4, #4
 232 0066 36D0     		beq	.L20
 256:Core/Src/lcd_stm32f4.c ****         }
 233              		.loc 1 256 13 is_stmt 1 view .LVU60
 256:Core/Src/lcd_stm32f4.c ****         }
 234              		.loc 1 256 18 is_stmt 0 view .LVU61
 235 0068 254A     		ldr	r2, .L28+4
 236 006a 9369     		ldr	r3, [r2, #24]
 256:Core/Src/lcd_stm32f4.c ****         }
 237              		.loc 1 256 25 view .LVU62
 238 006c 43F48053 		orr	r3, r3, #4096
 239 0070 9361     		str	r3, [r2, #24]
 240              	.L21:
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 12


 264:Core/Src/lcd_stm32f4.c ****         {
 241              		.loc 1 264 9 is_stmt 1 view .LVU63
 264:Core/Src/lcd_stm32f4.c ****         {
 242              		.loc 1 264 12 is_stmt 0 view .LVU64
 243 0072 14F0020F 		tst	r4, #2
 244 0076 34D0     		beq	.L22
 266:Core/Src/lcd_stm32f4.c **** 	}
 245              		.loc 1 266 10 is_stmt 1 view .LVU65
 266:Core/Src/lcd_stm32f4.c **** 	}
 246              		.loc 1 266 15 is_stmt 0 view .LVU66
 247 0078 224A     		ldr	r2, .L28+8
 248 007a 9369     		ldr	r3, [r2, #24]
 266:Core/Src/lcd_stm32f4.c **** 	}
 249              		.loc 1 266 22 view .LVU67
 250 007c 43F40073 		orr	r3, r3, #512
 251 0080 9361     		str	r3, [r2, #24]
 252              	.L23:
 273:Core/Src/lcd_stm32f4.c ****         {
 253              		.loc 1 273 9 is_stmt 1 view .LVU68
 273:Core/Src/lcd_stm32f4.c ****         {
 254              		.loc 1 273 12 is_stmt 0 view .LVU69
 255 0082 14F0010F 		tst	r4, #1
 256 0086 32D0     		beq	.L24
 275:Core/Src/lcd_stm32f4.c ****         }
 257              		.loc 1 275 10 is_stmt 1 view .LVU70
 275:Core/Src/lcd_stm32f4.c ****         }
 258              		.loc 1 275 15 is_stmt 0 view .LVU71
 259 0088 1E4A     		ldr	r2, .L28+8
 260 008a 9369     		ldr	r3, [r2, #24]
 275:Core/Src/lcd_stm32f4.c ****         }
 261              		.loc 1 275 22 view .LVU72
 262 008c 43F48073 		orr	r3, r3, #256
 263 0090 9361     		str	r3, [r2, #24]
 264              	.L25:
 282:Core/Src/lcd_stm32f4.c **** }
 265              		.loc 1 282 9 is_stmt 1 view .LVU73
 266 0092 FFF7FEFF 		bl	pulse_strobe
 267              	.LVL7:
 283:Core/Src/lcd_stm32f4.c **** 
 268              		.loc 1 283 1 is_stmt 0 view .LVU74
 269 0096 10BD     		pop	{r4, pc}
 270              	.LVL8:
 271              	.L27:
 206:Core/Src/lcd_stm32f4.c ****         }
 272              		.loc 1 206 10 is_stmt 1 view .LVU75
 206:Core/Src/lcd_stm32f4.c ****         }
 273              		.loc 1 206 15 is_stmt 0 view .LVU76
 274 0098 A2F50062 		sub	r2, r2, #2048
 275 009c 9369     		ldr	r3, [r2, #24]
 206:Core/Src/lcd_stm32f4.c ****         }
 276              		.loc 1 206 22 view .LVU77
 277 009e 43F40043 		orr	r3, r3, #32768
 278 00a2 9361     		str	r3, [r2, #24]
 279 00a4 BBE7     		b	.L11
 280              	.L12:
 220:Core/Src/lcd_stm32f4.c ****         }
 281              		.loc 1 220 13 is_stmt 1 view .LVU78
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 13


 220:Core/Src/lcd_stm32f4.c ****         }
 282              		.loc 1 220 18 is_stmt 0 view .LVU79
 283 00a6 164A     		ldr	r2, .L28+4
 284 00a8 9369     		ldr	r3, [r2, #24]
 220:Core/Src/lcd_stm32f4.c ****         }
 285              		.loc 1 220 25 view .LVU80
 286 00aa 43F08053 		orr	r3, r3, #268435456
 287 00ae 9361     		str	r3, [r2, #24]
 288 00b0 BDE7     		b	.L13
 289              	.L14:
 230:Core/Src/lcd_stm32f4.c ****         }
 290              		.loc 1 230 10 is_stmt 1 view .LVU81
 230:Core/Src/lcd_stm32f4.c ****         }
 291              		.loc 1 230 15 is_stmt 0 view .LVU82
 292 00b2 144A     		ldr	r2, .L28+8
 293 00b4 9369     		ldr	r3, [r2, #24]
 230:Core/Src/lcd_stm32f4.c ****         }
 294              		.loc 1 230 22 view .LVU83
 295 00b6 43F00073 		orr	r3, r3, #33554432
 296 00ba 9361     		str	r3, [r2, #24]
 297 00bc BFE7     		b	.L15
 298              	.L16:
 239:Core/Src/lcd_stm32f4.c ****         }
 299              		.loc 1 239 10 is_stmt 1 view .LVU84
 239:Core/Src/lcd_stm32f4.c ****         }
 300              		.loc 1 239 15 is_stmt 0 view .LVU85
 301 00be 114A     		ldr	r2, .L28+8
 302 00c0 9369     		ldr	r3, [r2, #24]
 239:Core/Src/lcd_stm32f4.c ****         }
 303              		.loc 1 239 22 view .LVU86
 304 00c2 43F08073 		orr	r3, r3, #16777216
 305 00c6 9361     		str	r3, [r2, #24]
 306 00c8 C1E7     		b	.L17
 307              	.LVL9:
 308              	.L18:
 251:Core/Src/lcd_stm32f4.c ****         }
 309              		.loc 1 251 10 is_stmt 1 view .LVU87
 251:Core/Src/lcd_stm32f4.c ****         }
 310              		.loc 1 251 15 is_stmt 0 view .LVU88
 311 00ca 0D4A     		ldr	r2, .L28+4
 312 00cc 9369     		ldr	r3, [r2, #24]
 251:Core/Src/lcd_stm32f4.c ****         }
 313              		.loc 1 251 22 view .LVU89
 314 00ce 43F00043 		orr	r3, r3, #-2147483648
 315 00d2 9361     		str	r3, [r2, #24]
 316 00d4 C5E7     		b	.L19
 317              	.L20:
 261:Core/Src/lcd_stm32f4.c ****         }
 318              		.loc 1 261 13 is_stmt 1 view .LVU90
 261:Core/Src/lcd_stm32f4.c ****         }
 319              		.loc 1 261 18 is_stmt 0 view .LVU91
 320 00d6 0A4A     		ldr	r2, .L28+4
 321 00d8 9369     		ldr	r3, [r2, #24]
 261:Core/Src/lcd_stm32f4.c ****         }
 322              		.loc 1 261 25 view .LVU92
 323 00da 43F08053 		orr	r3, r3, #268435456
 324 00de 9361     		str	r3, [r2, #24]
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 14


 325 00e0 C7E7     		b	.L21
 326              	.L22:
 270:Core/Src/lcd_stm32f4.c ****         }
 327              		.loc 1 270 10 is_stmt 1 view .LVU93
 270:Core/Src/lcd_stm32f4.c ****         }
 328              		.loc 1 270 15 is_stmt 0 view .LVU94
 329 00e2 084A     		ldr	r2, .L28+8
 330 00e4 9369     		ldr	r3, [r2, #24]
 270:Core/Src/lcd_stm32f4.c ****         }
 331              		.loc 1 270 22 view .LVU95
 332 00e6 43F00073 		orr	r3, r3, #33554432
 333 00ea 9361     		str	r3, [r2, #24]
 334 00ec C9E7     		b	.L23
 335              	.L24:
 279:Core/Src/lcd_stm32f4.c ****         }
 336              		.loc 1 279 10 is_stmt 1 view .LVU96
 279:Core/Src/lcd_stm32f4.c ****         }
 337              		.loc 1 279 15 is_stmt 0 view .LVU97
 338 00ee 054A     		ldr	r2, .L28+8
 339 00f0 9369     		ldr	r3, [r2, #24]
 279:Core/Src/lcd_stm32f4.c ****         }
 340              		.loc 1 279 22 view .LVU98
 341 00f2 43F08073 		orr	r3, r3, #16777216
 342 00f6 9361     		str	r3, [r2, #24]
 343 00f8 CBE7     		b	.L25
 344              	.L29:
 345 00fa 00BF     		.align	2
 346              	.L28:
 347 00fc 00080240 		.word	1073874944
 348 0100 00000240 		.word	1073872896
 349 0104 00040240 		.word	1073873920
 350              		.cfi_endproc
 351              	.LFE136:
 353              		.section	.text.lcd_putstring,"ax",%progbits
 354              		.align	1
 355              		.global	lcd_putstring
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	lcd_putstring:
 361              	.LVL10:
 362              	.LFB137:
 292:Core/Src/lcd_stm32f4.c ****     unsigned char count = 0;
 363              		.loc 1 292 1 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 292:Core/Src/lcd_stm32f4.c ****     unsigned char count = 0;
 367              		.loc 1 292 1 is_stmt 0 view .LVU100
 368 0000 38B5     		push	{r3, r4, r5, lr}
 369              	.LCFI4:
 370              		.cfi_def_cfa_offset 16
 371              		.cfi_offset 3, -16
 372              		.cfi_offset 4, -12
 373              		.cfi_offset 5, -8
 374              		.cfi_offset 14, -4
 375 0002 0546     		mov	r5, r0
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 15


 293:Core/Src/lcd_stm32f4.c **** 
 376              		.loc 1 293 5 is_stmt 1 view .LVU101
 377              	.LVL11:
 295:Core/Src/lcd_stm32f4.c ****     {
 378              		.loc 1 295 5 view .LVU102
 293:Core/Src/lcd_stm32f4.c **** 
 379              		.loc 1 293 19 is_stmt 0 view .LVU103
 380 0004 0024     		movs	r4, #0
 295:Core/Src/lcd_stm32f4.c ****     {
 381              		.loc 1 295 11 view .LVU104
 382 0006 03E0     		b	.L31
 383              	.LVL12:
 384              	.L32:
 297:Core/Src/lcd_stm32f4.c **** 	    count++;
 385              		.loc 1 297 6 is_stmt 1 view .LVU105
 386 0008 FFF7FEFF 		bl	lcd_putchar
 387              	.LVL13:
 298:Core/Src/lcd_stm32f4.c **** 	 }
 388              		.loc 1 298 6 view .LVU106
 298:Core/Src/lcd_stm32f4.c **** 	 }
 389              		.loc 1 298 11 is_stmt 0 view .LVU107
 390 000c 0134     		adds	r4, r4, #1
 391              	.LVL14:
 298:Core/Src/lcd_stm32f4.c **** 	 }
 392              		.loc 1 298 11 view .LVU108
 393 000e E4B2     		uxtb	r4, r4
 394              	.LVL15:
 395              	.L31:
 295:Core/Src/lcd_stm32f4.c ****     {
 396              		.loc 1 295 12 is_stmt 1 view .LVU109
 295:Core/Src/lcd_stm32f4.c ****     {
 397              		.loc 1 295 20 is_stmt 0 view .LVU110
 398 0010 285D     		ldrb	r0, [r5, r4]	@ zero_extendqisi2
 295:Core/Src/lcd_stm32f4.c ****     {
 399              		.loc 1 295 12 view .LVU111
 400 0012 0028     		cmp	r0, #0
 401 0014 F8D1     		bne	.L32
 300:Core/Src/lcd_stm32f4.c **** 
 402              		.loc 1 300 1 view .LVU112
 403 0016 38BD     		pop	{r3, r4, r5, pc}
 300:Core/Src/lcd_stm32f4.c **** 
 404              		.loc 1 300 1 view .LVU113
 405              		.cfi_endproc
 406              	.LFE137:
 408              		.section	.text.lcd_command,"ax",%progbits
 409              		.align	1
 410              		.global	lcd_command
 411              		.syntax unified
 412              		.thumb
 413              		.thumb_func
 415              	lcd_command:
 416              	.LVL16:
 417              	.LFB134:
  73:Core/Src/lcd_stm32f4.c ****     GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as com
 418              		.loc 1 73 1 is_stmt 1 view -0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 16


 421              		@ frame_needed = 0, uses_anonymous_args = 0
  73:Core/Src/lcd_stm32f4.c ****     GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as com
 422              		.loc 1 73 1 is_stmt 0 view .LVU115
 423 0000 10B5     		push	{r4, lr}
 424              	.LCFI5:
 425              		.cfi_def_cfa_offset 8
 426              		.cfi_offset 4, -8
 427              		.cfi_offset 14, -4
 428 0002 0446     		mov	r4, r0
  74:Core/Src/lcd_stm32f4.c **** 
 429              		.loc 1 74 5 is_stmt 1 view .LVU116
  74:Core/Src/lcd_stm32f4.c **** 
 430              		.loc 1 74 10 is_stmt 0 view .LVU117
 431 0004 3F4A     		ldr	r2, .L53
 432 0006 9369     		ldr	r3, [r2, #24]
  74:Core/Src/lcd_stm32f4.c **** 
 433              		.loc 1 74 17 view .LVU118
 434 0008 43F08043 		orr	r3, r3, #1073741824
 435 000c 9361     		str	r3, [r2, #24]
  78:Core/Src/lcd_stm32f4.c ****     {
 436              		.loc 1 78 5 is_stmt 1 view .LVU119
  78:Core/Src/lcd_stm32f4.c ****     {
 437              		.loc 1 78 8 is_stmt 0 view .LVU120
 438 000e 10F0800F 		tst	r0, #128
 439 0012 45D1     		bne	.L52
  84:Core/Src/lcd_stm32f4.c ****     }
 440              		.loc 1 84 6 is_stmt 1 view .LVU121
  84:Core/Src/lcd_stm32f4.c ****     }
 441              		.loc 1 84 11 is_stmt 0 view .LVU122
 442 0014 3C4A     		ldr	r2, .L53+4
 443 0016 9369     		ldr	r3, [r2, #24]
  84:Core/Src/lcd_stm32f4.c ****     }
 444              		.loc 1 84 18 view .LVU123
 445 0018 43F00043 		orr	r3, r3, #-2147483648
 446 001c 9361     		str	r3, [r2, #24]
 447              	.L36:
  87:Core/Src/lcd_stm32f4.c ****     {
 448              		.loc 1 87 5 is_stmt 1 view .LVU124
  87:Core/Src/lcd_stm32f4.c ****     {
 449              		.loc 1 87 8 is_stmt 0 view .LVU125
 450 001e 14F0400F 		tst	r4, #64
 451 0022 44D0     		beq	.L37
  89:Core/Src/lcd_stm32f4.c ****     }
 452              		.loc 1 89 9 is_stmt 1 view .LVU126
  89:Core/Src/lcd_stm32f4.c ****     }
 453              		.loc 1 89 14 is_stmt 0 view .LVU127
 454 0024 384A     		ldr	r2, .L53+4
 455 0026 9369     		ldr	r3, [r2, #24]
  89:Core/Src/lcd_stm32f4.c ****     }
 456              		.loc 1 89 21 view .LVU128
 457 0028 43F48053 		orr	r3, r3, #4096
 458 002c 9361     		str	r3, [r2, #24]
 459              	.L38:
  96:Core/Src/lcd_stm32f4.c ****     {
 460              		.loc 1 96 5 is_stmt 1 view .LVU129
  96:Core/Src/lcd_stm32f4.c ****     {
 461              		.loc 1 96 8 is_stmt 0 view .LVU130
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 17


 462 002e 14F0200F 		tst	r4, #32
 463 0032 42D0     		beq	.L39
  98:Core/Src/lcd_stm32f4.c ****     }
 464              		.loc 1 98 6 is_stmt 1 view .LVU131
  98:Core/Src/lcd_stm32f4.c ****     }
 465              		.loc 1 98 11 is_stmt 0 view .LVU132
 466 0034 354A     		ldr	r2, .L53+8
 467 0036 9369     		ldr	r3, [r2, #24]
  98:Core/Src/lcd_stm32f4.c ****     }
 468              		.loc 1 98 18 view .LVU133
 469 0038 43F40073 		orr	r3, r3, #512
 470 003c 9361     		str	r3, [r2, #24]
 471              	.L40:
 105:Core/Src/lcd_stm32f4.c ****     {
 472              		.loc 1 105 5 is_stmt 1 view .LVU134
 105:Core/Src/lcd_stm32f4.c ****     {
 473              		.loc 1 105 8 is_stmt 0 view .LVU135
 474 003e 14F0100F 		tst	r4, #16
 475 0042 40D0     		beq	.L41
 107:Core/Src/lcd_stm32f4.c ****     }
 476              		.loc 1 107 6 is_stmt 1 view .LVU136
 107:Core/Src/lcd_stm32f4.c ****     }
 477              		.loc 1 107 11 is_stmt 0 view .LVU137
 478 0044 314A     		ldr	r2, .L53+8
 479 0046 9369     		ldr	r3, [r2, #24]
 107:Core/Src/lcd_stm32f4.c ****     }
 480              		.loc 1 107 18 view .LVU138
 481 0048 43F48073 		orr	r3, r3, #256
 482 004c 9361     		str	r3, [r2, #24]
 483              	.L42:
 114:Core/Src/lcd_stm32f4.c **** 
 484              		.loc 1 114 5 is_stmt 1 view .LVU139
 485 004e FFF7FEFF 		bl	pulse_strobe
 486              	.LVL17:
 117:Core/Src/lcd_stm32f4.c ****     {
 487              		.loc 1 117 5 view .LVU140
 117:Core/Src/lcd_stm32f4.c ****     {
 488              		.loc 1 117 8 is_stmt 0 view .LVU141
 489 0052 14F0080F 		tst	r4, #8
 490 0056 3CD0     		beq	.L43
 119:Core/Src/lcd_stm32f4.c ****     }
 491              		.loc 1 119 6 is_stmt 1 view .LVU142
 119:Core/Src/lcd_stm32f4.c ****     }
 492              		.loc 1 119 11 is_stmt 0 view .LVU143
 493 0058 2B4A     		ldr	r2, .L53+4
 494 005a 9369     		ldr	r3, [r2, #24]
 119:Core/Src/lcd_stm32f4.c ****     }
 495              		.loc 1 119 18 view .LVU144
 496 005c 43F40043 		orr	r3, r3, #32768
 497 0060 9361     		str	r3, [r2, #24]
 498              	.L44:
 126:Core/Src/lcd_stm32f4.c ****     {
 499              		.loc 1 126 5 is_stmt 1 view .LVU145
 126:Core/Src/lcd_stm32f4.c ****     {
 500              		.loc 1 126 8 is_stmt 0 view .LVU146
 501 0062 14F0040F 		tst	r4, #4
 502 0066 3AD0     		beq	.L45
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 18


 128:Core/Src/lcd_stm32f4.c ****     }
 503              		.loc 1 128 9 is_stmt 1 view .LVU147
 128:Core/Src/lcd_stm32f4.c ****     }
 504              		.loc 1 128 14 is_stmt 0 view .LVU148
 505 0068 274A     		ldr	r2, .L53+4
 506 006a 9369     		ldr	r3, [r2, #24]
 128:Core/Src/lcd_stm32f4.c ****     }
 507              		.loc 1 128 21 view .LVU149
 508 006c 43F48053 		orr	r3, r3, #4096
 509 0070 9361     		str	r3, [r2, #24]
 510              	.L46:
 135:Core/Src/lcd_stm32f4.c ****     {
 511              		.loc 1 135 5 is_stmt 1 view .LVU150
 135:Core/Src/lcd_stm32f4.c ****     {
 512              		.loc 1 135 8 is_stmt 0 view .LVU151
 513 0072 14F0020F 		tst	r4, #2
 514 0076 38D0     		beq	.L47
 137:Core/Src/lcd_stm32f4.c ****     }
 515              		.loc 1 137 6 is_stmt 1 view .LVU152
 137:Core/Src/lcd_stm32f4.c ****     }
 516              		.loc 1 137 11 is_stmt 0 view .LVU153
 517 0078 244A     		ldr	r2, .L53+8
 518 007a 9369     		ldr	r3, [r2, #24]
 137:Core/Src/lcd_stm32f4.c ****     }
 519              		.loc 1 137 18 view .LVU154
 520 007c 43F40073 		orr	r3, r3, #512
 521 0080 9361     		str	r3, [r2, #24]
 522              	.L48:
 144:Core/Src/lcd_stm32f4.c ****     {
 523              		.loc 1 144 5 is_stmt 1 view .LVU155
 144:Core/Src/lcd_stm32f4.c ****     {
 524              		.loc 1 144 8 is_stmt 0 view .LVU156
 525 0082 14F0010F 		tst	r4, #1
 526 0086 36D0     		beq	.L49
 146:Core/Src/lcd_stm32f4.c ****     }
 527              		.loc 1 146 6 is_stmt 1 view .LVU157
 146:Core/Src/lcd_stm32f4.c ****     }
 528              		.loc 1 146 11 is_stmt 0 view .LVU158
 529 0088 204A     		ldr	r2, .L53+8
 530 008a 9369     		ldr	r3, [r2, #24]
 146:Core/Src/lcd_stm32f4.c ****     }
 531              		.loc 1 146 18 view .LVU159
 532 008c 43F48073 		orr	r3, r3, #256
 533 0090 9361     		str	r3, [r2, #24]
 534              	.L50:
 153:Core/Src/lcd_stm32f4.c ****     delay(3000);
 535              		.loc 1 153 5 is_stmt 1 view .LVU160
 536 0092 FFF7FEFF 		bl	pulse_strobe
 537              	.LVL18:
 154:Core/Src/lcd_stm32f4.c **** }
 538              		.loc 1 154 5 view .LVU161
 539 0096 40F6B830 		movw	r0, #3000
 540 009a FFF7FEFF 		bl	delay
 541              	.LVL19:
 155:Core/Src/lcd_stm32f4.c **** 
 542              		.loc 1 155 1 is_stmt 0 view .LVU162
 543 009e 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 19


 544              	.LVL20:
 545              	.L52:
  80:Core/Src/lcd_stm32f4.c ****     }
 546              		.loc 1 80 6 is_stmt 1 view .LVU163
  80:Core/Src/lcd_stm32f4.c ****     }
 547              		.loc 1 80 11 is_stmt 0 view .LVU164
 548 00a0 A2F50062 		sub	r2, r2, #2048
 549 00a4 9369     		ldr	r3, [r2, #24]
  80:Core/Src/lcd_stm32f4.c ****     }
 550              		.loc 1 80 18 view .LVU165
 551 00a6 43F40043 		orr	r3, r3, #32768
 552 00aa 9361     		str	r3, [r2, #24]
 553 00ac B7E7     		b	.L36
 554              	.L37:
  93:Core/Src/lcd_stm32f4.c ****     }
 555              		.loc 1 93 9 is_stmt 1 view .LVU166
  93:Core/Src/lcd_stm32f4.c ****     }
 556              		.loc 1 93 14 is_stmt 0 view .LVU167
 557 00ae 164A     		ldr	r2, .L53+4
 558 00b0 9369     		ldr	r3, [r2, #24]
  93:Core/Src/lcd_stm32f4.c ****     }
 559              		.loc 1 93 21 view .LVU168
 560 00b2 43F08053 		orr	r3, r3, #268435456
 561 00b6 9361     		str	r3, [r2, #24]
 562 00b8 B9E7     		b	.L38
 563              	.L39:
 102:Core/Src/lcd_stm32f4.c ****     }
 564              		.loc 1 102 6 is_stmt 1 view .LVU169
 102:Core/Src/lcd_stm32f4.c ****     }
 565              		.loc 1 102 11 is_stmt 0 view .LVU170
 566 00ba 144A     		ldr	r2, .L53+8
 567 00bc 9369     		ldr	r3, [r2, #24]
 102:Core/Src/lcd_stm32f4.c ****     }
 568              		.loc 1 102 18 view .LVU171
 569 00be 43F00073 		orr	r3, r3, #33554432
 570 00c2 9361     		str	r3, [r2, #24]
 571 00c4 BBE7     		b	.L40
 572              	.L41:
 111:Core/Src/lcd_stm32f4.c ****     }
 573              		.loc 1 111 6 is_stmt 1 view .LVU172
 111:Core/Src/lcd_stm32f4.c ****     }
 574              		.loc 1 111 11 is_stmt 0 view .LVU173
 575 00c6 114A     		ldr	r2, .L53+8
 576 00c8 9369     		ldr	r3, [r2, #24]
 111:Core/Src/lcd_stm32f4.c ****     }
 577              		.loc 1 111 18 view .LVU174
 578 00ca 43F08073 		orr	r3, r3, #16777216
 579 00ce 9361     		str	r3, [r2, #24]
 580 00d0 BDE7     		b	.L42
 581              	.LVL21:
 582              	.L43:
 123:Core/Src/lcd_stm32f4.c ****     }
 583              		.loc 1 123 6 is_stmt 1 view .LVU175
 123:Core/Src/lcd_stm32f4.c ****     }
 584              		.loc 1 123 11 is_stmt 0 view .LVU176
 585 00d2 0D4A     		ldr	r2, .L53+4
 586 00d4 9369     		ldr	r3, [r2, #24]
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 20


 123:Core/Src/lcd_stm32f4.c ****     }
 587              		.loc 1 123 18 view .LVU177
 588 00d6 43F00043 		orr	r3, r3, #-2147483648
 589 00da 9361     		str	r3, [r2, #24]
 590 00dc C1E7     		b	.L44
 591              	.L45:
 132:Core/Src/lcd_stm32f4.c ****     }
 592              		.loc 1 132 9 is_stmt 1 view .LVU178
 132:Core/Src/lcd_stm32f4.c ****     }
 593              		.loc 1 132 14 is_stmt 0 view .LVU179
 594 00de 0A4A     		ldr	r2, .L53+4
 595 00e0 9369     		ldr	r3, [r2, #24]
 132:Core/Src/lcd_stm32f4.c ****     }
 596              		.loc 1 132 21 view .LVU180
 597 00e2 43F08053 		orr	r3, r3, #268435456
 598 00e6 9361     		str	r3, [r2, #24]
 599 00e8 C3E7     		b	.L46
 600              	.L47:
 141:Core/Src/lcd_stm32f4.c ****     }
 601              		.loc 1 141 6 is_stmt 1 view .LVU181
 141:Core/Src/lcd_stm32f4.c ****     }
 602              		.loc 1 141 11 is_stmt 0 view .LVU182
 603 00ea 084A     		ldr	r2, .L53+8
 604 00ec 9369     		ldr	r3, [r2, #24]
 141:Core/Src/lcd_stm32f4.c ****     }
 605              		.loc 1 141 18 view .LVU183
 606 00ee 43F00073 		orr	r3, r3, #33554432
 607 00f2 9361     		str	r3, [r2, #24]
 608 00f4 C5E7     		b	.L48
 609              	.L49:
 150:Core/Src/lcd_stm32f4.c ****     }
 610              		.loc 1 150 6 is_stmt 1 view .LVU184
 150:Core/Src/lcd_stm32f4.c ****     }
 611              		.loc 1 150 11 is_stmt 0 view .LVU185
 612 00f6 054A     		ldr	r2, .L53+8
 613 00f8 9369     		ldr	r3, [r2, #24]
 150:Core/Src/lcd_stm32f4.c ****     }
 614              		.loc 1 150 18 view .LVU186
 615 00fa 43F08073 		orr	r3, r3, #16777216
 616 00fe 9361     		str	r3, [r2, #24]
 617 0100 C7E7     		b	.L50
 618              	.L54:
 619 0102 00BF     		.align	2
 620              	.L53:
 621 0104 00080240 		.word	1073874944
 622 0108 00000240 		.word	1073872896
 623 010c 00040240 		.word	1073873920
 624              		.cfi_endproc
 625              	.LFE134:
 627              		.section	.text.init_LCD,"ax",%progbits
 628              		.align	1
 629              		.global	init_LCD
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 634              	init_LCD:
 635              	.LFB135:
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 21


 169:Core/Src/lcd_stm32f4.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 636              		.loc 1 169 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 0
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640 0000 08B5     		push	{r3, lr}
 641              	.LCFI6:
 642              		.cfi_def_cfa_offset 8
 643              		.cfi_offset 3, -8
 644              		.cfi_offset 14, -4
 170:Core/Src/lcd_stm32f4.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 645              		.loc 1 170 2 view .LVU188
 170:Core/Src/lcd_stm32f4.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 646              		.loc 1 170 5 is_stmt 0 view .LVU189
 647 0002 194B     		ldr	r3, .L57
 648 0004 1A6B     		ldr	r2, [r3, #48]
 170:Core/Src/lcd_stm32f4.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 649              		.loc 1 170 15 view .LVU190
 650 0006 42F00102 		orr	r2, r2, #1
 651 000a 1A63     		str	r2, [r3, #48]
 171:Core/Src/lcd_stm32f4.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 652              		.loc 1 171 2 is_stmt 1 view .LVU191
 171:Core/Src/lcd_stm32f4.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 653              		.loc 1 171 5 is_stmt 0 view .LVU192
 654 000c 1A6B     		ldr	r2, [r3, #48]
 171:Core/Src/lcd_stm32f4.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 655              		.loc 1 171 15 view .LVU193
 656 000e 42F00202 		orr	r2, r2, #2
 657 0012 1A63     		str	r2, [r3, #48]
 172:Core/Src/lcd_stm32f4.c **** 
 658              		.loc 1 172 2 is_stmt 1 view .LVU194
 172:Core/Src/lcd_stm32f4.c **** 
 659              		.loc 1 172 5 is_stmt 0 view .LVU195
 660 0014 1A6B     		ldr	r2, [r3, #48]
 172:Core/Src/lcd_stm32f4.c **** 
 661              		.loc 1 172 15 view .LVU196
 662 0016 42F00402 		orr	r2, r2, #4
 663 001a 1A63     		str	r2, [r3, #48]
 174:Core/Src/lcd_stm32f4.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 664              		.loc 1 174 5 is_stmt 1 view .LVU197
 174:Core/Src/lcd_stm32f4.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 665              		.loc 1 174 10 is_stmt 0 view .LVU198
 666 001c 134A     		ldr	r2, .L57+4
 667 001e 1368     		ldr	r3, [r2]
 174:Core/Src/lcd_stm32f4.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 668              		.loc 1 174 18 view .LVU199
 669 0020 43F08243 		orr	r3, r3, #1090519040
 670 0024 1360     		str	r3, [r2]
 175:Core/Src/lcd_stm32f4.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 671              		.loc 1 175 5 is_stmt 1 view .LVU200
 175:Core/Src/lcd_stm32f4.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 672              		.loc 1 175 10 is_stmt 0 view .LVU201
 673 0026 02F58062 		add	r2, r2, #1024
 674 002a 1368     		ldr	r3, [r2]
 175:Core/Src/lcd_stm32f4.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 675              		.loc 1 175 18 view .LVU202
 676 002c 43F4A023 		orr	r3, r3, #327680
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 22


 677 0030 1360     		str	r3, [r2]
 176:Core/Src/lcd_stm32f4.c **** 
 678              		.loc 1 176 5 is_stmt 1 view .LVU203
 176:Core/Src/lcd_stm32f4.c **** 
 679              		.loc 1 176 10 is_stmt 0 view .LVU204
 680 0032 02F58062 		add	r2, r2, #1024
 681 0036 1368     		ldr	r3, [r2]
 176:Core/Src/lcd_stm32f4.c **** 
 682              		.loc 1 176 18 view .LVU205
 683 0038 43F0A043 		orr	r3, r3, #1342177280
 684 003c 1360     		str	r3, [r2]
 178:Core/Src/lcd_stm32f4.c **** 
 685              		.loc 1 178 5 is_stmt 1 view .LVU206
 686 003e 47F23050 		movw	r0, #30000
 687 0042 FFF7FEFF 		bl	delay
 688              	.LVL22:
 180:Core/Src/lcd_stm32f4.c ****     lcd_command(FOURBIT_MODE);		// Set LCD into 4 bit mode
 689              		.loc 1 180 5 view .LVU207
 690 0046 3320     		movs	r0, #51
 691 0048 FFF7FEFF 		bl	lcd_command
 692              	.LVL23:
 181:Core/Src/lcd_stm32f4.c ****     lcd_command(DISPLAY_ON);		// Turn display on and set up cursor
 693              		.loc 1 181 5 view .LVU208
 694 004c 3220     		movs	r0, #50
 695 004e FFF7FEFF 		bl	lcd_command
 696              	.LVL24:
 182:Core/Src/lcd_stm32f4.c ****     lcd_command(TWOLINE_MODE);		// Set up 2 lines and character size
 697              		.loc 1 182 5 view .LVU209
 698 0052 0C20     		movs	r0, #12
 699 0054 FFF7FEFF 		bl	lcd_command
 700              	.LVL25:
 183:Core/Src/lcd_stm32f4.c ****     lcd_command(CLEAR);			// Clear display
 701              		.loc 1 183 5 view .LVU210
 702 0058 2820     		movs	r0, #40
 703 005a FFF7FEFF 		bl	lcd_command
 704              	.LVL26:
 184:Core/Src/lcd_stm32f4.c **** }
 705              		.loc 1 184 5 view .LVU211
 706 005e 0120     		movs	r0, #1
 707 0060 FFF7FEFF 		bl	lcd_command
 708              	.LVL27:
 185:Core/Src/lcd_stm32f4.c **** 
 709              		.loc 1 185 1 is_stmt 0 view .LVU212
 710 0064 08BD     		pop	{r3, pc}
 711              	.L58:
 712 0066 00BF     		.align	2
 713              	.L57:
 714 0068 00380240 		.word	1073887232
 715 006c 00000240 		.word	1073872896
 716              		.cfi_endproc
 717              	.LFE135:
 719              		.section	.rodata.lcd_clear_line.str1.4,"aMS",%progbits,1
 720              		.align	2
 721              	.LC0:
 722 0000 20202020 		.ascii	"                \000"
 722      20202020 
 722      20202020 
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 23


 722      20202020 
 722      00
 723              		.section	.text.lcd_clear_line,"ax",%progbits
 724              		.align	1
 725              		.global	lcd_clear_line
 726              		.syntax unified
 727              		.thumb
 728              		.thumb_func
 730              	lcd_clear_line:
 731              	.LFB140:
 341:Core/Src/lcd_stm32f4.c **** 
 342:Core/Src/lcd_stm32f4.c **** void lcd_clear_line(void) {
 732              		.loc 1 342 27 is_stmt 1 view -0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 0
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736 0000 08B5     		push	{r3, lr}
 737              	.LCFI7:
 738              		.cfi_def_cfa_offset 8
 739              		.cfi_offset 3, -8
 740              		.cfi_offset 14, -4
 343:Core/Src/lcd_stm32f4.c ****     lcd_putstring("                "); // Assuming a 16x2 LCD, write 16 spaces
 741              		.loc 1 343 5 view .LVU214
 742 0002 0248     		ldr	r0, .L61
 743 0004 FFF7FEFF 		bl	lcd_putstring
 744              	.LVL28:
 344:Core/Src/lcd_stm32f4.c **** }
 745              		.loc 1 344 1 is_stmt 0 view .LVU215
 746 0008 08BD     		pop	{r3, pc}
 747              	.L62:
 748 000a 00BF     		.align	2
 749              	.L61:
 750 000c 00000000 		.word	.LC0
 751              		.cfi_endproc
 752              	.LFE140:
 754              		.section	.text.lcd_update_line,"ax",%progbits
 755              		.align	1
 756              		.global	lcd_update_line
 757              		.syntax unified
 758              		.thumb
 759              		.thumb_func
 761              	lcd_update_line:
 762              	.LVL29:
 763              	.LFB141:
 345:Core/Src/lcd_stm32f4.c **** 
 346:Core/Src/lcd_stm32f4.c **** void lcd_update_line(char* new_string) {
 764              		.loc 1 346 40 is_stmt 1 view -0
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 0
 767              		@ frame_needed = 0, uses_anonymous_args = 0
 768              		.loc 1 346 40 is_stmt 0 view .LVU217
 769 0000 10B5     		push	{r4, lr}
 770              	.LCFI8:
 771              		.cfi_def_cfa_offset 8
 772              		.cfi_offset 4, -8
 773              		.cfi_offset 14, -4
 774 0002 0446     		mov	r4, r0
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 24


 347:Core/Src/lcd_stm32f4.c ****     lcd_command(0x80); // Set cursor to the beginning of the line (first line)
 775              		.loc 1 347 5 is_stmt 1 view .LVU218
 776 0004 8020     		movs	r0, #128
 777              	.LVL30:
 778              		.loc 1 347 5 is_stmt 0 view .LVU219
 779 0006 FFF7FEFF 		bl	lcd_command
 780              	.LVL31:
 348:Core/Src/lcd_stm32f4.c ****     lcd_clear_line();  // Clear the line
 781              		.loc 1 348 5 is_stmt 1 view .LVU220
 782 000a FFF7FEFF 		bl	lcd_clear_line
 783              	.LVL32:
 349:Core/Src/lcd_stm32f4.c ****     lcd_command(0x80); // Return cursor to the beginning again
 784              		.loc 1 349 5 view .LVU221
 785 000e 8020     		movs	r0, #128
 786 0010 FFF7FEFF 		bl	lcd_command
 787              	.LVL33:
 350:Core/Src/lcd_stm32f4.c ****     lcd_putstring(new_string); // Write new content
 788              		.loc 1 350 5 view .LVU222
 789 0014 2046     		mov	r0, r4
 790 0016 FFF7FEFF 		bl	lcd_putstring
 791              	.LVL34:
 351:Core/Src/lcd_stm32f4.c **** }
 792              		.loc 1 351 1 is_stmt 0 view .LVU223
 793 001a 10BD     		pop	{r4, pc}
 794              		.loc 1 351 1 view .LVU224
 795              		.cfi_endproc
 796              	.LFE141:
 798              		.text
 799              	.Letext0:
 800              		.file 2 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 801              		.file 3 "C:\\ST\\STM32CubeIDE_1.19.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 802              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
ARM GAS  C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 lcd_stm32f4.c
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:21     .text.delay:00000000 $t
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:27     .text.delay:00000000 delay
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:81     .text.pulse_strobe:00000000 $t
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:87     .text.pulse_strobe:00000000 pulse_strobe
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:134    .text.pulse_strobe:00000030 $d
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:139    .text.lcd_putchar:00000000 $t
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:145    .text.lcd_putchar:00000000 lcd_putchar
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:347    .text.lcd_putchar:000000fc $d
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:354    .text.lcd_putstring:00000000 $t
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:360    .text.lcd_putstring:00000000 lcd_putstring
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:409    .text.lcd_command:00000000 $t
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:415    .text.lcd_command:00000000 lcd_command
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:621    .text.lcd_command:00000104 $d
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:628    .text.init_LCD:00000000 $t
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:634    .text.init_LCD:00000000 init_LCD
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:714    .text.init_LCD:00000068 $d
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:720    .rodata.lcd_clear_line.str1.4:00000000 $d
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:724    .text.lcd_clear_line:00000000 $t
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:730    .text.lcd_clear_line:00000000 lcd_clear_line
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:750    .text.lcd_clear_line:0000000c $d
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:755    .text.lcd_update_line:00000000 $t
C:\Users\BANELE~1\AppData\Local\Temp\ccJzOBuD.s:761    .text.lcd_update_line:00000000 lcd_update_line

NO UNDEFINED SYMBOLS
