# rv32IM_OOO_Processor
A high performance explicit register renaming out-of-order CPU core implementing the RISC-V RV32IM instruction set. Features include early branch recovery, g-share branch predictor, return address stack, split load store queue, and pipelined instruction/data caches.
[Open PDF](./ECE411_Out_Of_Order_Processor_Final_Report.pdf)
