"Address","LoBit","HiBit","Permission","Name","Description","Mode","Size","P_Status","P_Show","P_Table","P_Row","P_Column","P_Format","P_Repeat","P_Offset"
"0x00000000",0,0,"w","ACTION.RESETS.GENERAL","general reset (ddr3 memory controller not included)",,,0,,"Actions","Resets","General",,,
"0x00000000",0,0,"r","STATUS.SFP.ANY_DOWN","reads '1' when any of the enabled SFP ports is down",,,2,"nz","Slink_Express","Any_Down","L",,,
"0x00000000",1,1,"w","ACTION.RESETS.COUNTER","counter reset",,,0,,"Actions","Resets","Counter",,,
"0x00000000",1,1,"r","STATUS.MONITOR_BUFFER.OVERFLOW","monitor buffer overflow",,,1,"nz","Monitor_Buffer","Overflow_Warning","Value",,,
"0x00000000",2,2,"w","ACTION.RESETS.DAQ","DAQLSC reset",,,0,,"Actions","Resets","DAQLSC",,,
"0x00000000",2,2,"r","STATUS.MONITOR_BUFFER.FULL","monitor buffer full",,,1,"nz","Monitor_Buffer","Full","Value",,,
"0x00000000",3,3,"r","STATUS.MONITOR_BUFFER.EMPTY","monitor buffer empty",,,2,,"Monitor_Buffer","Empty","Value",,,
"0x00000000",5,5,"r","STATUS.TTC.NOT_READY","TTC not ready",,,1,"nz","TTC_Rx","State","nRDY",,,
"0x00000000",5,5,"w","ACTION.RESETS.SDRAM","reset ddr3 memory controller",,,0,,"Actions","Resets","SDRAM",,,
"0x00000000",6,6,"r","STATUS.TTC.BCNT_ERROR","TTC bcnt error",,,1,"nz","TTC_Rx","State","BCNT",,,
"0x00000000",7,7,"r","STATUS.TTC.SGL_BIT_ERROR","TTC single bit error",,,1,"nz","TTC_Rx","State","SGL",,,
"0x00000000",8,8,"r","STATUS.TTC.MULT_BIT_ERROR","TTC multi-bit error",,,1,"nz","TTC_Rx","State","MULT",,,
"0x00000000",9,9,"r","STATUS.EVB.SYNC_LOST","TTC sync lost (L1A buffer overflow)",,,1,"nz","TTC_Rx","State","SYN",,,
"0x00000000",10,10,"w","ACTION.LOCAL_TRIG.SEND_BURST","Send burst (possibly single) local L1A",,,0,,"Actions","Local_Trigger","Send_Burst",,,
"0x00000000",10,10,"r","STATUS.LOCAL_TRIG.CONTINUOUS_ON","continous local L1A on (setup with register 0x1c)",,,3,,"Local_Trigger","Continuous_On","Value",,,
"0x00000000",11,11,"w","ACTION.RESETS.EVN","reset event number",,,0,,"Actions","Resets","EvN",,,
"0x00000000",11,11,"w","ACTION.LOCAL_TRIG.SEND_ECR","sends event number reset thru TTC when in local L1A mode",,,0,,"Actions","Local_Trigger","Send_ECR",,,
"0x00000000",12,12,"w","ACTION.RESETS.ORN","reset orbit number",,,0,,"Actions","Resets","OrN",,,
"0x00000000",12,12,"w","ACTION.LOCAL_TRIG.SEND_OCR","sends orbit number reset thru TTC when in local L1A mode",,,0,,"Actions","Local_Trigger","Send_BCR",,,
"0x00000000",13,13,"r","STATUS.EVB.OVERFLOW_WARNING","L1A overflow warning",,,1,"nz","TTC_Rx","State","OFW",,,
"0x00000000",15,15,"r","STATUS.DIAG.DDR_RESET_DONE","if 0, DDR memory reset done",,,1,"nz","AMC13_Errors","DDR_Not_Ready","V",,,
"0x00000000",24,31,"r","STATUS.SERIAL_NO","T1 board SN",,,1,,"0_Board","Info","SerialNo",,,
"0x00000000",26,26,"w","ACTION.LOCAL_TRIG.CONTINUOUS","set continuous local L1A (setup with register 0x1c)",,,0,,"Actions","Local_Trigger","Continuous",,,
"0x00000001",0,0,"rw","CONF.RUN","run mode",,,1,,"2_Control","Reg_1","Run",,,
"0x00000001",1,1,"rw","CONF.EVB.ENABLE_DAQLSC","'1' enables DAQLSC",,,1,,"2_Control","Reg_1","DAQ",,,
"0x00000001",2,2,"rw","CONF.TTC.ENABLE_INTERNAL_L1A","if '1', uses internally generated L1A",,,1,,"2_Control","Reg_1","LTrig",,,
"0x00000001",3,3,"rw","CONF.DIAG.DISABLE_EVB","if '1', pauses event building. For debugging only",,,1,"nz","2_Control","Reg_1","Stop",,,
"0x00000001",4,4,"rw","CONF.DIAG.ENABLE_MEMTEST","'1' enables memory self test",,,1,"nz","2_Control","Reg_1","MemTest",,,
"0x00000001",5,5,"rw","CONF.TTC.ENABLE_BGO","'1' enables locally generated 'BGO' commands",,,1,"nz","2_Control","Reg_1","BGO",,,
"0x00000001",6,6,"rw","CONF.DIAG.MEMTEST_COUNTER","if '0', memory test uses 64bit PRBS. If '1', uses 32 bit sequencial numbers.",,,1,"nz","2_Control","Reg_1","MT32",,,
"0x00000001",7,7,"rw","CONF.LOCAL_TRIG.FAKE_DATA_ENABLE","if '1', generate fake event upon receiving L1A",,,1,,"2_Control","Reg_1","Fake",,,
"0x00000001",8,8,"rw","CONF.DIAG.FAKE_TTC_ENABLE","if '1', TTS output is 80MHz clock which can be looped back to TTC input",,,1,,"2_Control","Reg_1","TTCLoop",,,
"0x00000001",12,12,"rw","CONF.DIAG.TTS_TEST_ENABLE","if '1', TTS test mode (outputs from TTS_TEST_PATTERN)",,,1,"nz","2_Control","Reg_1","TTSTest",,,
"0x00000001",13,13,"rw","CONF.EVB.FLUSH_ON_RESYNC","if '1', send all data to downstream when ttc reset is received\n if '0', flush all data when ttc reset is received.",,,1,"nz","2_Control","Reg_1","ResyncFlush",,,
"0x00000001",14,14,"rw","CONF.EVB.MON_FULL_STOP_EVB","if '1', monitor buffer full will stop event builder",,,1,"nz","2_Control","Reg_1","MonBP",,,
"0x00000001",16,31,"r","STATUS.FIRMWARE_VERS","read only Virtex firmware version",,,1,,"0_Board","Info","T1_Ver",,,
"0x00000002",0,15,"w","CONF.EVB.SET_MON_PRESCALE","scale factor( = contents + 1). Note: if bit 18 is set to '1', these bits are ignored.",,,0,,"2_Control","Reg_2","Prescale",,,
"0x00000002",19,22,"rw","CONF.EVB.SELECT_MASKED_EVN","Value n=0..15, save events with EvN low (20-n) bits '0'",,,0,,"2_Control","Reg_2","SelMaskedEvn",,,
"0x00000002",23,23,"rw","CONF.EVB.ENABLE_MASKED_EVN","If set to '1', bit 22-19 determine which events will be saved",,,0,,"2_Control","Reg_1","EnaMaskedEvn",,,
"0x00000003",0,0,"rw","CONF.AMC01.ENABLE_MASK","'1' enables AMC1..12",,,,,,,,,,
"0x00000003",0,11,"rw","CONF.AMC.ENABLE_MASK","'1' enables AMC1..12",,,0,,"1_Config","AMC_Links","Enable_Mask",,,
"0x00000003",1,1,"rw","CONF.AMC02.ENABLE_MASK","'1' enables AMC1..12",,,,,,,,,,
"0x00000003",2,2,"rw","CONF.AMC03.ENABLE_MASK","'1' enables AMC1..12",,,,,,,,,,
"0x00000003",3,3,"rw","CONF.AMC04.ENABLE_MASK","'1' enables AMC1..12",,,,,,,,,,
"0x00000003",4,4,"rw","CONF.AMC05.ENABLE_MASK","'1' enables AMC1..12",,,,,,,,,,
"0x00000003",5,5,"rw","CONF.AMC06.ENABLE_MASK","'1' enables AMC1..12",,,,,,,,,,
"0x00000003",6,6,"rw","CONF.AMC07.ENABLE_MASK","'1' enables AMC1..12",,,,,,,,,,
"0x00000003",7,7,"rw","CONF.AMC08.ENABLE_MASK","'1' enables AMC1..12",,,,,,,,,,
"0x00000003",8,8,"rw","CONF.AMC09.ENABLE_MASK","'1' enables AMC1..12",,,,,,,,,,
"0x00000003",9,9,"rw","CONF.AMC10.ENABLE_MASK","'1' enables AMC1..12",,,,,,,,,,
"0x00000003",10,10,"rw","CONF.AMC11.ENABLE_MASK","'1' enables AMC1..12",,,,,,,,,,
"0x00000003",12,14,"rw","CONF.SFP.ENABLE_MASK","'1' enables SFP0..2",,,0,,"1_Config","SFP","Enable",,,
"0x00000003",16,16,"r","STATUS.AMC01.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC01",,,
"0x00000003",16,27,"r","STATUS.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,,,,,,,,
"0x00000003",17,17,"r","STATUS.AMC02.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC02",,,
"0x00000003",18,18,"r","STATUS.AMC03.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC03",,,
"0x00000003",19,19,"r","STATUS.AMC04.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC04",,,
"0x00000003",20,20,"r","STATUS.AMC05.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC05",,,
"0x00000003",21,21,"r","STATUS.AMC06.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC06",,,
"0x00000003",22,22,"r","STATUS.AMC07.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC07",,,
"0x00000003",23,23,"r","STATUS.AMC08.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC08",,,
"0x00000003",24,24,"r","STATUS.AMC09.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC09",,,
"0x00000003",25,25,"r","STATUS.AMC10.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC10",,,
"0x00000003",26,26,"r","STATUS.AMC11.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC11",,,
"0x00000003",27,27,"r","STATUS.AMC12.AMC_LINK_READY_MASK","'1' indicates AMC1..12 Link Ready",,,1,,"AMC_Links","AMC_LINK_READY","AMC12",,,
"0x00000003",28,28,"r","STATUS.SFP0.SFP_LSC_DOWN_MASK","'1' when DAQLSC of SFP0..2 is down",,,1,,"Slink_Express","SFP_LSC_DOWN","SFP0",,,
"0x00000003",28,30,"r","STATUS.SFP_LSC_DOWN_MASK","'1' when DAQLSC of SFP0..2 is down",,,,,,,,,,
"0x00000003",29,29,"r","STATUS.SFP1.SFP_LSC_DOWN_MASK","'1' when DAQLSC of SFP0..2 is down",,,1,,"Slink_Express","SFP_LSC_DOWN","SFP1",,,
"0x00000003",30,30,"r","STATUS.SFP2.SFP_LSC_DOWN_MASK","'1' when DAQLSC of SFP0..2 is down",,,1,,"Slink_Express","SFP_LSC_DOWN","SFP2",,,
"0x00000004",0,0,"r","STATUS.SFP0.SFP_ABSENT_MASK","'1' indicates SFP0..2 absent",,,1,"nz","Slink_Express","SFP_ABSENT","SFP0",,,
"0x00000004",0,2,"r","STATUS.SFP.SFP_ABSENT_MASK","'1' indicates SFP0..2 absent",,,,,,,,,,
"0x00000004",1,1,"r","STATUS.SFP1.SFP_ABSENT_MASK","'1' indicates SFP0..2 absent",,,1,"nz","Slink_Express","SFP_ABSENT","SFP1",,,
"0x00000004",2,2,"r","STATUS.SFP2.SFP_ABSENT_MASK","'1' indicates SFP0..2 absent",,,1,"nz","Slink_Express","SFP_ABSENT","SFP2",,,
"0x00000004",3,3,"r","STATUS.SFP.TTS_SFP_ABSENT","'1' indicates TTC/TTS SFP absent",,,2,"nz","Slink_Express","SFP_ABSENT","TTC",,,
"0x00000004",4,4,"r","STATUS.SFP0.RX_SIG_LOST_MASK","'1' indicates SFP0..2 Receiver signal lost",,,2,"nz","Slink_Express","RX_SIG_LOST","SFP0",,,
"0x00000004",4,6,"r","STATUS.SFP.RX_SIG_LOST_MASK","'1' indicates SFP0..2 Receiver signal lost",,,,,,,,,,
"0x00000004",5,5,"r","STATUS.SFP1.RX_SIG_LOST_MASK","'1' indicates SFP0..2 Receiver signal lost",,,2,"nz","Slink_Express","RX_SIG_LOST","SFP1",,,
"0x00000004",6,6,"r","STATUS.SFP2.RX_SIG_LOST_MASK","'1' indicates SFP0..2 Receiver signal lost",,,2,"nz","Slink_Express","RX_SIG_LOST","SFP2",,,
"0x00000004",7,7,"r","STATUS.SFP.TTS_LOS_LOL","'1' indicates TTC_LOS or TTC_LOL",,,2,"nz","Slink_Express","LOS_or_LOL","TTC",,,
"0x00000004",8,8,"r","STATUS.SFP0.TX_FAULT_MASK","'1' indicates SFP0..2 TxFault",,,2,"nz","Slink_Express","TX_FAULT","SFP0",,,
"0x00000004",8,10,"r","STATUS.SFP.TX_FAULT_MASK","'1' indicates SFP0..2 TxFault",,,,,,,,,,
"0x00000004",9,9,"r","STATUS.SFP1.TX_FAULT_MASK","'1' indicates SFP0..2 TxFault",,,2,"nz","Slink_Express","TX_FAULT","SFP1",,,
"0x00000004",10,10,"r","STATUS.SFP2.TX_FAULT_MASK","'1' indicates SFP0..2 TxFault",,,2,"nz","Slink_Express","TX_FAULT","SFP2",,,
"0x00000004",11,11,"r","STATUS.SFP.TTS_TX_FAULT","'1' indicates TTS TxFault",,,2,"nz","Slink_Express","TX_FAULT","TTC",,,
"0x00000004",12,14,"rw","CONF.SFP.DISABLE_TX_MASK","'1' disables SFP0..2 transmitter",,,0,,"1_Config","SFP","DisableTX",,,
"0x00000004",15,15,"rw","CONF.SFP.DISABLE_TTS","'1' disables TTS transmitter",,,0,,"1_Config","SFP","DisableTTS",,,
"0x00000004",16,31,"rw","CONF.ID.FED_ID","SLINK ID(bits 15-14 always '0')",,,1,,"0_Board","Output","FED",,,
"0x00000005",0,0,"r","STATUS.AMC01.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC01",,,
"0x00000005",0,11,"r","STATUS.AMC.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,,,,,,,,
"0x00000005",1,1,"r","STATUS.AMC02.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC02",,,
"0x00000005",2,2,"r","STATUS.AMC03.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC03",,,
"0x00000005",3,3,"r","STATUS.AMC04.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC04",,,
"0x00000005",4,4,"r","STATUS.AMC05.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC05",,,
"0x00000005",5,5,"r","STATUS.AMC06.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC06",,,
"0x00000005",6,6,"r","STATUS.AMC07.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC07",,,
"0x00000005",7,7,"r","STATUS.AMC08.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC08",,,
"0x00000005",8,8,"r","STATUS.AMC09.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC09",,,
"0x00000005",9,9,"r","STATUS.AMC10.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC10",,,
"0x00000005",10,10,"r","STATUS.AMC11.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC11",,,
"0x00000005",11,11,"r","STATUS.AMC12.LINK_VERS_WRONG_MASK","'1' AMC1..12 link version wrong",,,1,"nz","AMC_Links","LINK_VERS_WRONG","AMC12",,,
"0x00000005",16,16,"r","STATUS.AMC01.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC01",,,
"0x00000005",16,27,"r","STATUS.AMC.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,,,,,,,,
"0x00000005",17,17,"r","STATUS.AMC02.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC02",,,
"0x00000005",18,18,"r","STATUS.AMC03.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC03",,,
"0x00000005",19,19,"r","STATUS.AMC04.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC04",,,
"0x00000005",20,20,"r","STATUS.AMC05.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC05",,,
"0x00000005",21,21,"r","STATUS.AMC06.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC06",,,
"0x00000005",22,22,"r","STATUS.AMC07.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC07",,,
"0x00000005",23,23,"r","STATUS.AMC08.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC08",,,
"0x00000005",24,24,"r","STATUS.AMC09.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC09",,,
"0x00000005",25,25,"r","STATUS.AMC10.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC10",,,
"0x00000005",26,26,"r","STATUS.AMC11.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC11",,,
"0x00000005",27,27,"r","STATUS.AMC12.LOSS_OF_SYNC_MASK","'0' AMC1..12 loss of sync",,,1,,"AMC_Links","LINK_OK","AMC12",,,
"0x00000006",0,4,"rw","CONF.AMC.BC0_COMPENSATION","AMC set BC0 compensation, default to 0x18",,,0,,"1_Config","AMC_Links","BC0_Offset",,,
"0x00000006",16,16,"r","STATUS.AMC01.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC01",,,
"0x00000006",16,27,"r","STATUS.AMC.BC0_LOCKED_MASK","AMC1..12 BC0 locked",,,,,,,,,,
"0x00000006",17,17,"r","STATUS.AMC02.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC02",,,
"0x00000006",18,18,"r","STATUS.AMC03.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC03",,,
"0x00000006",19,19,"r","STATUS.AMC04.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC04",,,
"0x00000006",20,20,"r","STATUS.AMC05.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC05",,,
"0x00000006",21,21,"r","STATUS.AMC06.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC06",,,
"0x00000006",22,22,"r","STATUS.AMC07.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC07",,,
"0x00000006",23,23,"r","STATUS.AMC08.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC08",,,
"0x00000006",24,24,"r","STATUS.AMC09.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC09",,,
"0x00000006",25,25,"r","STATUS.AMC10.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC10",,,
"0x00000006",26,26,"r","STATUS.AMC11.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC11",,,
"0x00000006",27,27,"r","STATUS.AMC12.BC0_LOCKED_MASK","AMC1..12 BC0 locked (local trigger only)",,,3,,"AMC_Links","BC0_LOCKED","AMC12",,,
"0x00000007",0,11,"rw","CONF.ID.SOURCE_ID","CMS Source ID for output data",,,1,,"1_Config","Output","SrcID",,,
"0x00000007",12,19,"rw","CONF.ID.EVT_STAT","CMS evt_stat for output data",,,0,,"1_Config","Output","EvtStat",,,
"0x00000007",20,23,"rw","CONF.ID.EVT_TY","CMS evt_ty for output data",,,0,,"1_Config","Output","EvtTyp",,,
"0x00000008",0,11,"rw","CONF.BCN_OFFSET","BcN offset",,,0,,"1_Config","General","BC0_Offset",,,
"0x00000008",12,12,"rw","CONF.BC0_WORKS_ONLY_ONCE","if '1'', TTC BC0 command works only once after reset",,,0,,"1_Config","General","BC0_Once",,,
"0x00000008",16,19,"rw","CONF.ORN_OFFSET","OrN offset",,,0,,"1_Config","General","OrN_Offset",,,
"0x00000009",0,5,"rw","CONF.CAL_WINDOW_LOWER_PROG","settable part of calibration window lower limit,3456 minimum(not included), default to '011101'",,,,,,,,,,
"0x00000009",0,11,"r","CONF.CAL_WINDOW_LOWER","read only entire lower window limit",,,0,,"1_Config","Calib_Trig","Lower_BX",,,
"0x00000009",6,11,"r","CONF.CAL_WINDOW_LOWER_FIXED","fixed as '110110'",,,,,,,,,,
"0x00000009",16,21,"rw","CONF.CAL_WINDOW_UPPER_PROG","settable part of calibration window upper limit,3519 maximum(included), default to '100110'",,,,,,,,,,
"0x00000009",16,27,"r","CONF.CAL_WINDOW_UPPER","read only entire upper window limit",,,0,,"1_Config","Calib_Trig","Upper_BX",,,
"0x00000009",22,27,"r","CONF.CAL_WINDOW_UPPER_FIXED","fixed as '110110'",,,,,,,,,,
"0x00000009",31,31,"rw","CONF.CAL_ENABLE","Enable calibration events in orbit gap (HCAL), default '1'",,,0,,"1_Config","Calib_Trig","Enable",,,
"0x0000000a",0,31,"r","STATUS.DIAG.DDR_STATUS_LO","memory status register lower word (debug only, read only)",,,,,,,,,,
"0x0000000b",0,31,"r","STATUS.DIAG.DDR_STATUS_HI","memory status register upper word (debug only, read only), bits 0-10 SDRAM write page address (?)",,,,,,,,,,
"0x0000000c",0,0,"w","ACTION.MONITOR_BUFFER.NEXT_PAGE","SDRAM increment page number by 1 in run mode",,,0,,"Actions","Monitor_Buffer","Next_Page",,,
"0x0000000c",0,12,"rw","STATUS.MONITOR_BUFFER.PAGE_NO","SDRAM page number (r/w only when not in run mode)",,,,,,,,,,
"0x0000000d",0,16,"r","STATUS.MONITOR_BUFFER.WORDS_SFP0","SFP 0 monitored event size in 32-bit word. 0 if no data available",,,1,"nz","Monitor_Buffer","Words","SFP0",,,
"0x0000000d",16,23,"r","STATUS.MONITOR_BUFFER.EOI_TYPE","all 0 if not in catch mode, otherwise gives the type of error of the bad event",,,9,,"Monitor_Buffer","EOI_Type","Value",,,
"0x0000000d",24,30,"r","STATUS.MONITOR_BUFFER.EVENTS_AFTER_EOI","all 0 if not in catch mode, otherwise gives the number of events stored after the bad event",,,9,,"Monitor_Buffer","Evt_After_EOI","Value",,,
"0x0000000e",0,9,"r","STATUS.MONITOR_BUFFER.UNREAD_EVENTS","number of unread events captured by monitor",,,1,"nz","Monitor_Buffer","Unread_Evt","Count",,,
"0x0000000f",0,16,"r","STATUS.MONITOR_BUFFER.WORDS_SFP1","SFP 1 monitored event size in 32-bit word. 0 if no data available",,,1,"nz","Monitor_Buffer","Words","SFP1",,,
"0x00000010",0,0,"r","STATUS.SFP0.DATA_READY_MASK","event data ready in event buffer of event builders",,,9,,"Event_Builder","DATA_READY","SFP0",,,
"0x00000010",0,2,"r","STATUS.EVB.DATA_READY_MASK","event data ready in event buffer of event builders",,,,,,,,,,
"0x00000010",1,1,"r","STATUS.SFP1.DATA_READY_MASK","event data ready in event buffer of event builders",,,9,,"Event_Builder","DATA_READY","SFP1",,,
"0x00000010",2,2,"r","STATUS.SFP2.DATA_READY_MASK","event data ready in event buffer of event builders",,,9,,"Event_Builder","DATA_READY","SFP2",,,
"0x00000010",4,4,"r","STATUS.SFP0.EVENT_SIZE_MASK","event size in event buffer of event builders",,,9,,"Event_Builder","EvSiz_in_buffer","SFP0",,,
"0x00000010",4,6,"r","STATUS.EVB.EVENT_SIZE_MASK","event size in event buffer of event builders",,,,,,,,,,
"0x00000010",5,5,"r","STATUS.SFP1.EVENT_SIZE_MASK","event size in event buffer of event builders",,,9,,"Event_Builder","EvSiz_in_buffer","SFP1",,,
"0x00000010",6,6,"r","STATUS.SFP2.EVENT_SIZE_MASK","event size in event buffer of event builders",,,9,,"Event_Builder","EvSiz_in_buffer","SFP2",,,
"0x00000010",8,8,"r","STATUS.SFP0.DDR3_WRITE_PORT_READY_MASK","ddr3 event data write port ready",,,9,,"Event_Builder","DDR3_WRITE_PORT_READY","SFP0",,,
"0x00000010",8,10,"r","STATUS.EVB.DDR3_WRITE_PORT_READY_MASK","ddr3 event data write port ready",,,,,,,,,,
"0x00000010",9,9,"r","STATUS.SFP1.DDR3_WRITE_PORT_READY_MASK","ddr3 event data write port ready",,,9,,"Event_Builder","DDR3_WRITE_PORT_READY","SFP1",,,
"0x00000010",10,10,"r","STATUS.SFP2.DDR3_WRITE_PORT_READY_MASK","ddr3 event data write port ready",,,9,,"Event_Builder","DDR3_WRITE_PORT_READY","SFP2",,,
"0x00000010",12,12,"r","STATUS.SFP0.DDR3_WRITE_PORT_FULL","ddr3 event data write port input FIFO full",,,9,"nz","Event_Builder","DDR3_FIFO_full","SFP0",,,
"0x00000010",12,14,"r","STATUS.EVB.DDR3_WRITE_PORT_FULL_MASK","ddr3 event data write port input FIFO full",,,,,,,,,,
"0x00000010",13,13,"r","STATUS.SFP1.DDR3_WRITE_PORT_FULL","ddr3 event data write port input FIFO full",,,9,"nz","Event_Builder","DDR3_FIFO_full","SFP1",,,
"0x00000010",14,14,"r","STATUS.SFP2.DDR3_WRITE_PORT_FULL","ddr3 event data write port input FIFO full",,,9,"nz","Event_Builder","DDR3_FIFO_full","SFP2",,,
"0x00000010",16,16,"r","STATUS.EVB.TCP_BUFFER_AVAILABLE","TCP buffer available",,,,,,,,,,
"0x00000010",17,17,"r","STATUS.MONITOR_BUFFER.AVAILABLE","monitor buffer available",,,2,,"Monitor_Buffer","Available","Value",,,
"0x00000018",0,17,"rw","CONF.AMC.FAKE_DATA_SIZE","scale factor( = contents + 1). Note: if bit 18 is set to '1', these bits are ignored.",,,0,,"1_Config","AMC_Links","Fake_size",,,
"0x00000019",0,7,"rw","CONF.LTRIG.AMC.TRIGGER_MASK","AMC Trigger Mask Register",,,0,,"1_Config","HCAL_Trigger","Trigger_Mask",,,
"0x00000019",8,11,"rw","CONF.TTS_TEST_PATTERN","TTS output test pattern",,,0,,"1_Config","TTS","TestPatt","TTSRaw",,
"0x00000019",12,15,"r","STATUS.T1_TTS_STATE","Current T1 overall TTS state",,,1,"nz","TTC_Rx","State","Raw","TTSRaw",,
"0x00000019",16,20,"r","STATUS.AMC_TTS_STATE","encoded TTS from enabled AMCs",,,1,,"TTC_Rx","State","Enc","TTSEnc",,
"0x0000001a",0,11,"rw","CONF.AMC.TTS_DISABLE_MASK","Disable corresponding AMCs TTS input signal",,,0,,"1_Config","HCAL_Trigger","TTS_Disable",,,
"0x0000001c",0,15,"rw","CONF.LOCAL_TRIG.RATE","Local L1A rate. L1A every N+1 orbits@BcN=0x1f4, N+1 BX or 2*N's random",,,0,,"2_Control","Local_Trigger","Rate",,,
"0x0000001c",16,27,"rw","CONF.LOCAL_TRIG.NUM_TRIG","Local L1A burst length (N+1) so =0 means 1 L1A",,,0,,"2_Control","Local_Trigger","BurstN",,,
"0x0000001c",28,29,"rw","CONF.LOCAL_TRIG.RULES","Local L1A trig rules: 0=all, 1=all but rule 4, 2=rules 1+2, 3=only rule 1",,,0,,"2_Control","Local_Trigger","Rules",,,
"0x0000001c",30,31,"rw","CONF.LOCAL_TRIG.TYPE","Local L1A type: 0=per orbit 2=per BX 3=random",,,0,,"2_Control","Local_Trigger","Mode",,,
"0x0000001d",0,16,"r","STATUS.MONITOR_BUFFER.WORDS_SFP2","SFP 2 monitored event size in 32-bit word. 0 if no data available",,,1,"nz","Monitor_Buffer","Words","SFP2",,,
"0x0000001e",0,31,"r","STATUS.FPGA.DNA_LO","Kintex FPGA DNA",,,3,,"0_Board","Info","DNA",,,
"0x0000001f",0,24,"r","STATUS.FPGA.DNA_HI",,,,3,,"0_Board","Info","DNA",,,
"0x00000020",0,31,"rw","CONF.TTC.BGO0.COMMAND","Short or long TTC command for BGO channel 0",,,1,"nz","TTC_BGO","Command","BGO0",,,
"0x00000021",0,31,"rw","CONF.TTC.BGO1.COMMAND","Short or long TTC command for BGO channel 1",,,1,"nz","TTC_BGO","Command","BGO1",,,
"0x00000022",0,31,"rw","CONF.TTC.BGO2.COMMAND","Short or long TTC command for BGO channel 2",,,1,"nz","TTC_BGO","Command","BGO2",,,
"0x00000023",0,31,"rw","CONF.TTC.BGO3.COMMAND","Short or long TTC command for BGO channel 3",,,1,"nz","TTC_BGO","Command","BGO3",,,
"0x00000024",0,15,"rw","CONF.TTC.BGO0.ORBIT_PRESCALE","Orbit prescale-1 for BGO channel 0",,,1,"nz","TTC_BGO","Orbit_Prescale","BGO0",,,
"0x00000024",16,27,"rw","CONF.TTC.BGO0.BX","Starting BX for BGO channel 0",,,1,"nz","TTC_BGO","Starting_BX","BGO0",,,
"0x00000024",28,28,"rw","CONF.TTC.BGO0.LONG_CMD","'1' for long command on BGO channel 0",,,1,"nz","TTC_BGO","Long_Command","BGO0",,,
"0x00000024",29,29,"rw","CONF.TTC.BGO0.ENABLE","Enable BGO channel 0",,,1,"nz","TTC_BGO","Enable","BGO0",,,
"0x00000025",0,15,"rw","CONF.TTC.BGO1.ORBIT_PRESCALE","Orbit prescale-1 for BGO channel 1",,,1,"nz","TTC_BGO","Orbit_Prescale","BGO1",,,
"0x00000025",16,27,"rw","CONF.TTC.BGO1.BX","Starting BX for BGO channel 1",,,1,"nz","TTC_BGO","Starting_BX","BGO1",,,
"0x00000025",28,28,"rw","CONF.TTC.BGO1.LONG_CMD","'1' for long command on BGO channel 1",,,1,"nz","TTC_BGO","Long_Command","BGO1",,,
"0x00000025",29,29,"rw","CONF.TTC.BGO1.ENABLE","Enable BGO channel 1",,,1,"nz","TTC_BGO","Enable","BGO1",,,
"0x00000026",0,15,"rw","CONF.TTC.BGO2.ORBIT_PRESCALE","Orbit prescale-1 for BGO channel 2",,,1,"nz","TTC_BGO","Orbit_Prescale","BGO2",,,
"0x00000026",16,27,"rw","CONF.TTC.BGO2.BX","Starting BX for BGO channel 2",,,1,"nz","TTC_BGO","Starting_BX","BGO2",,,
"0x00000026",28,28,"rw","CONF.TTC.BGO2.LONG_CMD","'1' for long command on BGO channel 2",,,1,"nz","TTC_BGO","Long_Command","BGO2",,,
"0x00000026",29,29,"rw","CONF.TTC.BGO2.ENABLE","Enable BGO channel 2",,,1,"nz","TTC_BGO","Enable","BGO2",,,
"0x00000027",0,15,"rw","CONF.TTC.BGO3.ORBIT_PRESCALE","Orbit prescale-1 for BGO channel 3",,,1,"nz","TTC_BGO","Orbit_Prescale","BGO3",,,
"0x00000027",16,27,"rw","CONF.TTC.BGO3.BX","Starting BX for BGO channel 3",,,1,"nz","TTC_BGO","Starting_BX","BGO3",,,
"0x00000027",28,28,"rw","CONF.TTC.BGO3.LONG_CMD","'1' for long command on BGO channel 3",,,1,"nz","TTC_BGO","Long_Command","BGO3",,,
"0x00000027",29,29,"rw","CONF.TTC.BGO3.ENABLE","Enable BGO channel 3",,,1,"nz","TTC_BGO","Enable","BGO3",,,
"0x00000028",0,11,"rw","CONF.LOCAL_TRIG.GAP_BEGIN","Beginning of orbit gap; triggers excluded",,,2,,"Local_Trigger","Orbit_Gap","Begin",,,
"0x00000029",0,11,"rw","CONF.LOCAL_TRIG.GAP_END","End of orbit gap; triggers excluded",,,2,,"Local_Trigger","Orbit_Gap","End",,,
"0x0000002a",0,7,"rw","CONF.TTC.OCR_COMMAND","Orbit count reset TTC command",,,1,,"TTC_Rx","OCR_command","Value",,,
"0x00000030",0,31,"r","STATUS.FPGA.DIE_TEMP","V6 die temperature in unit of 0.1 degree Celsius",,,3,,"Temps_Voltages","T_Die_Temp","Deg_C","d",,
"0x00000031",0,31,"r","STATUS.FPGA.MV_1V0","1.0V analog power voltage in millivolt",,,3,,"Temps_Voltages","1V0a","mV","d",,
"0x00000032",0,31,"r","STATUS.FPGA.MV_1V2","1.2V analog power voltage in millivolt",,,3,,"Temps_Voltages","1V2","mV","d",,
"0x00000033",0,31,"r","STATUS.FPGA.MV_1V0_INT","1.0V Vccint power voltage in millivolt",,,3,,"Temps_Voltages","1V0c","mV","d",,
"0x00000034",0,31,"r","STATUS.FPGA.MV_1V5","1.5V power voltage in millivolt",,,3,,"Temps_Voltages","1V5","mV","d",,
"0x00000035",0,31,"r","STATUS.FPGA.MV_2V5","2.5V power voltage in millivolt",,,3,,"Temps_Voltages","2V5","mV","d",,
"0x00000036",0,31,"r","STATUS.FPGA.MV_3V3","3.3V power voltage in millivolt",,,3,,"Temps_Voltages","3V3","mV","d",,
"0x00000038",0,31,"r","STATUS.FPGA.MV_12V0","12V power voltage in millivolt",,,3,,"Temps_Voltages","12V0","mV","d",,
"0x00000039",0,31,"r","STATUS.FPGA.MV_1V8_GTX","1.8V VccAuxGTX power voltage in millivolt",,,3,,"Temps_Voltages","1V8b","mV","d",,
"0x0000003a",0,31,"r","STATUS.FPGA.MV_2V0","2.0V VccAuxIO power voltage in millivolt",,,3,,"Temps_Voltages","2V0","mV","d",,
"0x0000003b",0,31,"r","STATUS.FPGA.MV_0V75_VTT","0.75V DDR3_Vtt power voltage in millivolt",,,3,,"Temps_Voltages","0V75b","mV","d",,
"0x0000003c",0,31,"r","STATUS.FPGA.MV_0V75_VREF","0.75V DDR3_Vref power voltage in millivolt",,,3,,"Temps_Voltages","0V75a","mV","d",,
"0x0000003d",0,31,"r","STATUS.FPGA.MV_1V8_AUX","1.8V VccAux power voltage in millivolt",,,3,,"Temps_Voltages","1V8a","mV","d",,
"0x0000003e",0,31,"r","STATUS.FPGA.MV_1V0_BRAM","1.0V VccBRAM power voltage in millivolt",,,3,,"Temps_Voltages","1V0b","mV","d",,
"0x00000040",0,31,"r","STATUS.TTC.SGL_BIT_ERRORS_LO","TTC single bit error counter",,,1,"nz","TTC_Rx","Sgl_Bit_Error","Count",,,
"0x00000041",0,15,"r","STATUS.TTC.SGL_BIT_ERRORS_HI",,,,1,"nz","TTC_Rx","Sgl_Bit_Error","Count",,,
"0x00000042",0,31,"r","STATUS.TTC.MULT_BIT_ERRORS_LO","TTC multi-bit error counter",,,1,"nz","TTC_Rx","Mult_Bit_error","Count",,,
"0x00000043",0,15,"r","STATUS.TTC.MULT_BIT_ERRORS_HI",,,,1,"nz","TTC_Rx","Mult_Bit_error","Count",,,
"0x00000044",0,31,"r","STATUS.TTC.BCNT_ERRORS_LO","TTC BC0 error counter",,,1,"nz","TTC_Rx","Bcnt_Error","Count",,,
"0x00000045",0,15,"r","STATUS.TTC.BCNT_ERRORS_HI",,,,1,"nz","TTC_Rx","Bcnt_Error","Count",,,
"0x00000046",0,31,"r","STATUS.GENERAL.L1A_COUNT_LO","L1A counter",,,1,,"Event_Builder","L1A","Count",,,
"0x00000047",0,15,"r","STATUS.GENERAL.L1A_COUNT_HI",,,,1,,"Event_Builder","L1A","Count",,,
"0x00000048",0,31,"r","STATUS.GENERAL.RUN_TIME_LO","run time counter",,,1,,"State_Timers","Run","Count",,,
"0x00000049",0,15,"r","STATUS.GENERAL.RUN_TIME_HI",,,,1,,"State_Timers","Run","Count",,,
"0x0000004a",0,31,"r","STATUS.GENERAL.READY_TIME_LO","ready time counter",,,1,,"State_Timers","Ready","Count",,,
"0x0000004b",0,15,"r","STATUS.GENERAL.READY_TIME_HI",,,,1,,"State_Timers","Ready","Count",,,
"0x0000004c",0,31,"r","STATUS.GENERAL.BUSY_TIME_LO","busy time counter",,,1,"nz","State_Timers","Busy","Count",,,
"0x0000004d",0,15,"r","STATUS.GENERAL.BUSY_TIME_HI",,,,1,"nz","State_Timers","Busy","Count",,,
"0x0000004e",0,31,"r","STATUS.GENERAL.SYNC_LOST_TIME_LO","L1A sync lost time counter",,,1,"nz","State_Timers","Sync_Lost","Count",,,
"0x0000004f",0,15,"r","STATUS.GENERAL.SYNC_LOST_TIME_HI",,,,1,"nz","State_Timers","Sync_Lost","Count",,,
"0x00000050",0,31,"r","STATUS.GENERAL.OF_WARN_TIME_LO","L1A overflow warning time counter",,,1,"nz","State_Timers","Overflow_Warning","Count",,,
"0x00000051",0,15,"r","STATUS.GENERAL.OF_WARN_TIME_HI",,,,1,"nz","State_Timers","Overflow_Warning","Count",,,
"0x00000081",0,31,"r","STATUS.SFP.SFP0.LSC.LINK_Status","SFP0 DAQ sender core status register 0",,,3,"nz","Slink_Express","Status_d","SFP0",,,
"0x00000081",0,0,"r","STATUS.SFP.SFP0.LSC.FSM_IDLE","FED state machine: 'idle'",,,3,"nz","Slink_Express","FSM_idle","SFP0",,,
"0x00000081",1,1,"r","STATUS.SFP.SFP0.LSC.FSM_READ","FED state machine: 'read data from FED'",,,3,"nz","Slink_Express","FSM_read","SFP0",,,
"0x00000081",2,2,"r","STATUS.SFP.SFP0.LSC.FSM_CLOSE","FED state machine: 'close the block'",,,3,"nz","Slink_Express","FSM_close","SFP0",,,
"0x00000081",28,28,"r","STATUS.SFP.SFP0.LSC.BLOCKS_FREE","'1' at least one block is free to receive data",,,2,,"Slink_Express","Blocks_Free","SFP0",,,
"0x00000081",29,29,"r","STATUS.SFP.SFP0.LSC.NO_BACKPRESSURE","'0' means link is in backpressure",,,1,,"Slink_Express","No_Backpressure","SFP0",,,
"0x00000081",30,30,"r","STATUS.SFP.SFP0.LSC.LINK_UP","'1' means link is up, '0' link is down",,,1,,"Slink_Express","Link_Up","SFP0",,,
"0x00000081",31,31,"r","STATUS.SFP.SFP0.LSC.TEST_MODE","'1' means link is in test mode, '0' for FED data",,,1,,"Slink_Express","Test_Mode","SFP0",,,
"0x00000082",0,31,"r","STATUS.SFP.SFP0.LSC.WORDS_SENT","Number of 64 bit words sent by the core",,,1,"nz","Slink_Express","Words_Sent","SFP0",,,
"0x00000083",0,31,"r","STATUS.SFP.SFP0.LSC.EVENTS_SENT","Number of events sent by the core",,,1,"nz","Slink_Express","Events_Sent","SFP0",,,
"0x00000084",0,31,"r","STATUS.SFP.SFP0.LSC.BLOCKS_SENT","Number of blocks sent by the core",,,1,"nz","Slink_Express","Blocks_Sent","SFP0",,,
"0x00000085",0,31,"r","STATUS.SFP.SFP0.LSC.PACKETS_RCVD","Number of packets received",,,1,"nz","Slink_Express","Packets_Rcvd","SFP0",,,
"0x00000086",0,31,"r","STATUS.SFP.SFP0.LSC.CORE_STATUS","Core status",,,3,,"Slink_Express","Core_Status","SFP0",,,
"0x00000086",0,3,"r","STATUS.SFP.SFP0.LSC.BLOCK_USED_MASK","'1' if block is used",,,3,,"Slink_Express","Block_Used_Mask","SFP0",,,
"0x00000086",4,7,"r","STATUS.SFP.SFP0.LSC.BLOCK_READY_MASK","'1' if block is ready to be sent",,,3,,"Slink_Express","Block_Ready_Mask","SFP0",,,
"0x00000086",31,31,"r","STATUS.SFP.SFP0.LSC.INITIALIZED","'1' indicates the core is initialized",,,1,,"Slink_Express","Initialized","SFP0",,,
"0x00000087",0,31,"r","STATUS.SFP.SFP0.LSC.PACKETS_SENT","Packets sent count",,,1,"nz","Slink_Express","Packets_Sent","SFP0",,,
"0x00000088",0,31,"r","STATUS.SFP.SFP0.LSC.STATUS_BUILD","For expert:  See docs for details",,,3,,"Slink_Express","Expert_1","SFP0",,,
"0x00000089",0,31,"r","STATUS.SFP.SFP0.LSC.BACKP_COUNTER","Number of clocks in the LinkFull state",,,1,"nz","Slink_Express","Backpressure_Time","SFP0",,,
"0x0000008a",0,31,"r","STATUS.SFP.SFP0.LSC.VERSION","Core version",,,1,,"Slink_Express","Revision","SFP0",,,
"0x0000008b",0,31,"r","STATUS.SFP.SFP0.LSC.EXPERT","For expert",,,3,,"Slink_Express","Expert_2","SFP0",,,
"0x00000091",0,31,"r","STATUS.SFP.SFP1.LSC.LINK_Status","DAQ sender core status register 0",,,3,"nz","Slink_Express","Status_d","SFP1",,,
"0x00000091",0,0,"r","STATUS.SFP.SFP1.LSC.FSM_IDLE","FED state machine: 'idle'",,,3,"nz","Slink_Express","FSM_idle","SFP1",,,
"0x00000091",1,1,"r","STATUS.SFP.SFP1.LSC.FSM_READ","FED state machine: 'read data from FED'",,,3,"nz","Slink_Express","FSM_read","SFP1",,,
"0x00000091",2,2,"r","STATUS.SFP.SFP1.LSC.FSM_CLOSE","FED state machine: 'close the block'",,,3,"nz","Slink_Express","FSM_close","SFP1",,,
"0x00000091",28,28,"r","STATUS.SFP.SFP1.LSC.BLOCKS_FREE","'1' at least one block is free to receive data",,,2,,"Slink_Express","Blocks_Free","SFP1",,,
"0x00000091",29,29,"r","STATUS.SFP.SFP1.LSC.NO_BACKPRESSURE","'0' means link is in backpressure",,,1,,"Slink_Express","No_Backpressure","SFP1",,,
"0x00000091",30,30,"r","STATUS.SFP.SFP1.LSC.LINK_UP","'1' means link is up, '0' link is down",,,1,,"Slink_Express","Link_Up","SFP1",,,
"0x00000091",31,31,"r","STATUS.SFP.SFP1.LSC.TEST_MODE","'1' means link is in test mode, '0' for FED data",,,1,,"Slink_Express","Test_Mode","SFP1",,,
"0x00000092",0,31,"r","STATUS.SFP.SFP1.LSC.WORDS_SENT","Number of 64 bit words sent by the core",,,1,"nz","Slink_Express","Words_Sent","SFP1",,,
"0x00000093",0,31,"r","STATUS.SFP.SFP1.LSC.EVENTS_SENT","Number of events sent by the core",,,1,"nz","Slink_Express","Events_Sent","SFP1",,,
"0x00000094",0,31,"r","STATUS.SFP.SFP1.LSC.BLOCKS_SENT","Number of blocks sent by the core",,,1,"nz","Slink_Express","Blocks_Sent","SFP1",,,
"0x00000095",0,31,"r","STATUS.SFP.SFP1.LSC.PACKETS_RCVD","Number of packets received",,,1,"nz","Slink_Express","Packets_Rcvd","SFP1",,,
"0x00000096",0,31,"r","STATUS.SFP.SFP1.LSC.CORE_STATUS","Core status",,,3,,"Slink_Express","Core_Status","SFP1",,,
"0x00000096",0,3,"r","STATUS.SFP.SFP1.LSC.BLOCK_USED_MASK","'1' if block is used",,,3,,"Slink_Express","Block_Used_Mask","SFP1",,,
"0x00000096",4,7,"r","STATUS.SFP.SFP1.LSC.BLOCK_READY_MASK","'1' if block is ready to be sent",,,3,,"Slink_Express","Block_Ready_Mask","SFP1",,,
"0x00000096",31,31,"r","STATUS.SFP.SFP1.LSC.INITIALIZED","'1' indicates the core is initialized",,,1,,"Slink_Express","Initialized","SFP1",,,
"0x00000097",0,31,"r","STATUS.SFP.SFP1.LSC.PACKETS_SENT","Packets sent count",,,1,"nz","Slink_Express","Packets_Sent","SFP1",,,
"0x00000098",0,31,"r","STATUS.SFP.SFP1.LSC.STATUS_BUILD","For expert:  See docs for details",,,3,,"Slink_Express","Expert_1","SFP1",,,
"0x00000099",0,31,"r","STATUS.SFP.SFP1.LSC.BACKP_COUNTER","Number of clocks in the LinkFull state",,,1,"nz","Slink_Express","Backpressure_Time","SFP1",,,
"0x0000009a",0,31,"r","STATUS.SFP.SFP1.LSC.VERSION","Core version",,,1,,"Slink_Express","Revision","SFP1",,,
"0x0000009b",0,31,"r","STATUS.SFP.SFP1.LSC.EXPERT","For expert",,,3,,"Slink_Express","Expert_2","SFP1",,,
"0x000000a1",0,31,"r","STATUS.SFP.SFP2.LSC.LINK_Status","DAQ sender core status register 0",,,3,"nz","Slink_Express","Status_d","SFP2",,,
"0x000000a1",0,0,"r","STATUS.SFP.SFP2.LSC.FSM_IDLE","FED state machine: 'idle'",,,3,"nz","Slink_Express","FSM_idle","SFP2",,,
"0x000000a1",1,1,"r","STATUS.SFP.SFP2.LSC.FSM_READ","FED state machine: 'read data from FED'",,,3,"nz","Slink_Express","FSM_read","SFP2",,,
"0x000000a1",2,2,"r","STATUS.SFP.SFP2.LSC.FSM_CLOSE","FED state machine: 'close the block'",,,3,"nz","Slink_Express","FSM_close","SFP2",,,
"0x000000a1",28,28,"r","STATUS.SFP.SFP2.LSC.BLOCKS_FREE","'1' at least one block is free to receive data",,,2,,"Slink_Express","Blocks_Free","SFP2",,,
"0x000000a1",29,29,"r","STATUS.SFP.SFP2.LSC.NO_BACKPRESSURE","'0' means link is in backpressure",,,1,,"Slink_Express","No_Backpressure","SFP2",,,
"0x000000a1",30,30,"r","STATUS.SFP.SFP2.LSC.LINK_UP","'1' means link is up, '0' link is down",,,1,,"Slink_Express","Link_Up","SFP2",,,
"0x000000a1",31,31,"r","STATUS.SFP.SFP2.LSC.TEST_MODE","'1' means link is in test mode, '0' for FED data",,,1,,"Slink_Express","Test_Mode","SFP2",,,
"0x000000a2",0,31,"r","STATUS.SFP.SFP2.LSC.WORDS_SENT","Number of 64 bit words sent by the core",,,1,"nz","Slink_Express","Words_Sent","SFP2",,,
"0x000000a3",0,31,"r","STATUS.SFP.SFP2.LSC.EVENTS_SENT","Number of events sent by the core",,,1,"nz","Slink_Express","Events_Sent","SFP2",,,
"0x000000a4",0,31,"r","STATUS.SFP.SFP2.LSC.BLOCKS_SENT","Number of blocks sent by the core",,,1,"nz","Slink_Express","Blocks_Sent","SFP2",,,
"0x000000a5",0,31,"r","STATUS.SFP.SFP2.LSC.PACKETS_RCVD","Number of packets received",,,1,"nz","Slink_Express","Packets_Rcvd","SFP2",,,
"0x000000a6",0,31,"r","STATUS.SFP.SFP2.LSC.CORE_STATUS","Core status",,,3,,"Slink_Express","Core_Status","SFP2",,,
"0x000000a6",0,3,"r","STATUS.SFP.SFP2.LSC.BLOCK_USED_MASK","'1' if block is used",,,3,,"Slink_Express","Block_Used_Mask","SFP2",,,
"0x000000a6",4,7,"r","STATUS.SFP.SFP2.LSC.BLOCK_READY_MASK","'1' if block is ready to be sent",,,3,,"Slink_Express","Block_Ready_Mask","SFP2",,,
"0x000000a6",31,31,"r","STATUS.SFP.SFP2.LSC.INITIALIZED","'1' indicates the core is initialized",,,1,,"Slink_Express","Initialized","SFP2",,,
"0x000000a7",0,31,"r","STATUS.SFP.SFP2.LSC.PACKETS_SENT","Packets sent count",,,1,"nz","Slink_Express","Packets_Sent","SFP2",,,
"0x000000a8",0,31,"r","STATUS.SFP.SFP2.LSC.STATUS_BUILD","For expert:  See docs for details",,,3,,"Slink_Express","Expert_1","SFP2",,,
"0x000000a9",0,31,"r","STATUS.SFP.SFP2.LSC.BACKP_COUNTER","Number of clocks in the LinkFull state",,,1,"nz","Slink_Express","Backpressure_Time","SFP2",,,
"0x000000aa",0,31,"r","STATUS.SFP.SFP2.LSC.VERSION","Core version",,,1,,"Slink_Express","Revision","SFP2",,,
"0x000000ab",0,31,"r","STATUS.SFP.SFP2.LSC.EXPERT","For expert",,,3,,"Slink_Express","Expert_2","SFP2",,,
"0x000000b0",0,31,"r","STATUS.LSC.SFP0.SYNC_LOSS_COUNT","SFP0 sync loss count",,,2,"nz","Slink_Express","Sync_Loss","SFP0",,,
"0x000000b1",0,31,"r","STATUS.LSC.SFP1.SYNC_LOSS_COUNT","SFP1 sync loss count",,,2,"nz","Slink_Express","Sync_Loss","SFP1",,,
"0x000000b2",0,31,"r","STATUS.LSC.SFP2.SYNC_LOSS_COUNT","SFP2 sync loss count",,,2,"nz","Slink_Express","Sync_Loss","SFP2",,,
"0x000000d4",18,18,"r","STATUS.LSC.SFP2.LINK_FULL","SFP2 link full signal from sender core",,,1,,"Slink_Express","Link_full","SFP2",,,
"0x000000d4",17,17,"r","STATUS.LSC.SFP1.LINK_FULL","SFP1 link full signal from sender core",,,1,,"Slink_Express","Link_full","SFP1",,,
"0x000000d4",16,16,"r","STATUS.LSC.SFP0.LINK_FULL","SFP0 link full signal from sender core",,,1,,"Slink_Express","Link_full","SFP0",,,
"0x000000c0",0,31,"r","STATUS.LSC.SFP0.BUILT_EVENT_COUNT","SFP0 built event count",,,2,"nz","Slink_Express","Events","SFP0",,,
"0x000000c1",0,31,"r","STATUS.LSC.SFP1.BUILT_EVENT_COUNT","SFP1 built event count",,,2,"nz","Slink_Express","Events","SFP1",,,
"0x000000c2",0,31,"r","STATUS.LSC.SFP2.BUILT_EVENT_COUNT","SFP2 built event count",,,2,"nz","Slink_Express","Events","SFP2",,,
"0x000000c4",0,31,"r","STATUS.LSC.SFP0.WORD_COUNT","event count for SFP0",,,1,"nz","Slink_Express","Words","SFP0",,,
"0x000000c5",0,31,"r","STATUS.LSC.SFP1.WORD_COUNT","event count for SFP1",,,1,"nz","Slink_Express","Words","SFP1",,,
"0x000000c6",0,31,"r","STATUS.LSC.SFP2.WORD_COUNT","event count for SFP2",,,1,"nz","Slink_Express","Words","SFP2",,,
"0x000000c8",0,31,"r","STATUS.LSC.SFP0.BLOCK_COUNT","word count for SFP0",,,1,"nz","Slink_Express","Blocks","SFP0",,,
"0x000000c9",0,31,"r","STATUS.LSC.SFP1.BLOCK_COUNT","word count for SFP1",,,1,"nz","Slink_Express","Blocks","SFP1",,,
"0x000000ca",0,31,"r","STATUS.LSC.SFP2.BLOCK_COUNT","word count for SFP2",,,1,"nz","Slink_Express","Blocks","SFP2",,,
"0x00000100",0,31,"r","STATUS.SFP0.ROM","SFP0 ROM data(first 128 bytes, little endian)",,"0x1f",9,,"SFP_ROM","ROM_Data","SFP0",,,
"0x00000120",0,31,"r","STATUS.SFP1.ROM","SFP1 ROM data(first 128 bytes, little endian)",,"0x1f",9,,"SFP_ROM","ROM_Data","SFP1",,,
"0x00000140",0,31,"r","STATUS.SFP2.ROM","SFP2 ROM data(first 128 bytes, little endian)",,"0x1f",9,,"SFP_ROM","ROM_Data","SFP2",,,
"0x00000160",0,31,"r","STATUS.TTC.ROM","TTC/TTS SFP ROM data(first 128 bytes, little endian)",,,9,,"SFP_ROM","ROM_Data","TTC",,,
"0x00000800",,,,"STATUS.AMC01.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000880",,,,"STATUS.AMC02.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000900",,,,"STATUS.AMC03.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000980",,,,"STATUS.AMC04.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000a00",,,,"STATUS.AMC05.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000a80",,,,"STATUS.AMC06.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000b00",,,,"STATUS.AMC07.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000b80",,,,"STATUS.AMC08.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000c00",,,,"STATUS.AMC09.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000c80",,,,"STATUS.AMC10.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000d00",,,,"STATUS.AMC11.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000d80",,,,"STATUS.AMC12.COUNTERS","module=file://AMCCounters.xml",,,,,,,,,,
"0x00000e0c",16,16,,"STATUS.AMC01.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC01",,,
"0x00000e0c",17,17,,"STATUS.AMC02.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC02",,,
"0x00000e0c",18,18,,"STATUS.AMC03.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC03",,,
"0x00000e0c",19,19,,"STATUS.AMC04.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC04",,,
"0x00000e0c",20,20,,"STATUS.AMC05.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC05",,,
"0x00000e0c",21,21,,"STATUS.AMC06.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC06",,,
"0x00000e0c",22,22,,"STATUS.AMC07.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC07",,,
"0x00000e0c",23,23,,"STATUS.AMC08.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC08",,,
"0x00000e0c",24,24,,"STATUS.AMC09.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC09",,,
"0x00000e0c",25,25,,"STATUS.AMC10.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC10",,,
"0x00000e0c",26,26,,"STATUS.AMC11.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC11",,,
"0x00000e0c",27,27,,"STATUS.AMC12.LINK_BUFFER_FULL","AMC_LINK buffer is full",,,2,"nz","AMC_Links","Link_Buffer_Full","AMC12",,,
"0x00000e0d",0,0,"r","STATUS.AMC01.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC01",,,
"0x00000e0d",0,11,"r","STATUS.AMC_TTC.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,,,,,,,,
"0x00000e0d",1,1,"r","STATUS.AMC02.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC02",,,
"0x00000e0d",2,2,"r","STATUS.AMC03.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC03",,,
"0x00000e0d",3,3,"r","STATUS.AMC04.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC04",,,
"0x00000e0d",4,4,"r","STATUS.AMC05.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC05",,,
"0x00000e0d",5,5,"r","STATUS.AMC06.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC06",,,
"0x00000e0d",6,6,"r","STATUS.AMC07.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC07",,,
"0x00000e0d",7,7,"r","STATUS.AMC08.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC08",,,
"0x00000e0d",8,8,"r","STATUS.AMC09.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC09",,,
"0x00000e0d",9,9,"r","STATUS.AMC10.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC10",,,
"0x00000e0d",10,10,"r","STATUS.AMC11.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC11",,,
"0x00000e0d",11,11,"r","STATUS.AMC12.BC0_LOCKED_MASK","1 if corresponding AMC enabled and BC0 locked",,,2,"z","AMC_Trigger","BC0_LOCKED","AMC12",,,
"0x00000e0d",16,16,"r","STATUS.AMC01.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC01",,,
"0x00000e0d",16,27,"r","STATUS.AMC_TTC.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,,,,,,,,
"0x00000e0d",17,17,"r","STATUS.AMC02.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC02",,,
"0x00000e0d",18,18,"r","STATUS.AMC03.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC03",,,
"0x00000e0d",19,19,"r","STATUS.AMC04.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC04",,,
"0x00000e0d",20,20,"r","STATUS.AMC05.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC05",,,
"0x00000e0d",21,21,"r","STATUS.AMC06.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC06",,,
"0x00000e0d",22,22,"r","STATUS.AMC07.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC07",,,
"0x00000e0d",23,23,"r","STATUS.AMC08.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC08",,,
"0x00000e0d",24,24,"r","STATUS.AMC09.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC09",,,
"0x00000e0d",25,25,"r","STATUS.AMC10.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC10",,,
"0x00000e0d",26,26,"r","STATUS.AMC11.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC11",,,
"0x00000e0d",27,27,"r","STATUS.AMC12.TTC_LOCKED_MASK","1 if corresponding AMC enabled and TTC locked",,,2,"z","AMC_Trigger","TTC_LOCKED","AMC12",,,
"0x00000e1a",0,4,"r","STATUS.AMC01.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC01","TTSEnc",,
"0x00000e1a",8,12,"r","STATUS.AMC03.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC02","TTSEnc",,
"0x00000e1a",16,20,"r","STATUS.AMC03.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC03","TTSEnc",,
"0x00000e1a",24,28,"r","STATUS.AMC04.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC04","TTSEnc",,
"0x00000e1b",0,4,"r","STATUS.AMC05.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC05","TTSEnc",,
"0x00000e1b",8,12,"r","STATUS.AMC06.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC06","TTSEnc",,
"0x00000e1b",16,20,"r","STATUS.AMC07.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC07","TTSEnc",,
"0x00000e1b",24,28,"r","STATUS.AMC08.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC08","TTSEnc",,
"0x00000e1c",0,4,"r","STATUS.AMC09.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC09","TTSEnc",,
"0x00000e1c",8,12,"r","STATUS.AMC10.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC10","TTSEnc",,
"0x00000e1c",16,20,"r","STATUS.AMC11.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC11","TTSEnc",,
"0x00000e1c",24,28,"r","STATUS.AMC12.TTS_ENCODED","MSB..LSB: DIS,ERR,SYN,BSY,OFW",,,2,"nz","AMC_Links","TTS_Encoded","AMC12","TTSEnc",,
"0x00000e47",3,0,"r","STATUS.AMC01.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC01","TTSRaw",,
"0x00000e57",3,0,"r","STATUS.AMC02.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC02","TTSRaw",,
"0x00000e67",3,0,"r","STATUS.AMC03.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC03","TTSRaw",,
"0x00000e77",3,0,"r","STATUS.AMC04.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC04","TTSRaw",,
"0x00000e87",3,0,"r","STATUS.AMC05.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC05","TTSRaw",,
"0x00000e97",3,0,"r","STATUS.AMC06.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC06","TTSRaw",,
"0x00000ea7",3,0,"r","STATUS.AMC07.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC07","TTSRaw",,
"0x00000eb7",3,0,"r","STATUS.AMC08.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC08","TTSRaw",,
"0x00000ec7",3,0,"r","STATUS.AMC09.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC09","TTSRaw",,
"0x00000ed7",3,0,"r","STATUS.AMC10.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC10","TTSRaw",,
"0x00000ee7",3,0,"r","STATUS.AMC11.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC11","TTSRaw",,
"0x00000ef7",3,0,"r","STATUS.AMC12.TTS_RAW","Raw TTS from AMC13 card",,,2,,"AMC_Links","TTS_Raw","AMC12","TTSRaw",,
"0x00001000",0,7,"rw","CONF.LTRIG.AMC01.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC01 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC01",,,
"0x00001000",8,15,"rw","CONF.LTRIG.AMC02.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC02 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC02",,,
"0x00001000",16,23,"rw","CONF.LTRIG.AMC03.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC03 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC03",,,
"0x00001000",24,31,"rw","CONF.LTRIG.AMC04.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC04 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC04",,,
"0x00001001",0,7,"rw","CONF.LTRIG.AMC05.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC05 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC05",,,
"0x00001001",8,15,"rw","CONF.LTRIG.AMC06.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC06 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC06",,,
"0x00001001",16,23,"rw","CONF.LTRIG.AMC07.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC07 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC07",,,
"0x00001001",24,31,"rw","CONF.LTRIG.AMC08.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC08 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC08",,,
"0x00001002",0,7,"rw","CONF.LTRIG.AMC09.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC09 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC09",,,
"0x00001002",8,15,"rw","CONF.LTRIG.AMC10.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC10 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC10",,,
"0x00001002",16,23,"rw","CONF.LTRIG.AMC11.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC11 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC11",,,
"0x00001002",24,31,"rw","CONF.LTRIG.AMC12.BIT0.TRIGGER_MASK","HCAL Trigger mask AMC12 Bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","AMC12",,,
"0x00001003",0,7,"rw","CONF.LTRIG.AMC01.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC01 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC01",,,
"0x00001003",8,15,"rw","CONF.LTRIG.AMC02.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC02 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC02",,,
"0x00001003",16,23,"rw","CONF.LTRIG.AMC03.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC03 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC03",,,
"0x00001003",24,31,"rw","CONF.LTRIG.AMC04.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC04 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC04",,,
"0x00001004",0,7,"rw","CONF.LTRIG.AMC05.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC05 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC05",,,
"0x00001004",8,15,"rw","CONF.LTRIG.AMC06.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC06 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC06",,,
"0x00001004",16,23,"rw","CONF.LTRIG.AMC07.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC07 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC07",,,
"0x00001004",24,31,"rw","CONF.LTRIG.AMC08.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC08 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC08",,,
"0x00001005",0,7,"rw","CONF.LTRIG.AMC09.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC09 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC09",,,
"0x00001005",8,15,"rw","CONF.LTRIG.AMC10.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC10 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC10",,,
"0x00001005",16,23,"rw","CONF.LTRIG.AMC11.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC11 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC11",,,
"0x00001005",24,31,"rw","CONF.LTRIG.AMC12.BIT1.TRIGGER_MASK","HCAL Trigger mask AMC12 Bit 1",,,0,,"HCAL_Trigger_Mask","Bit 1","AMC12",,,
"0x00001006",0,7,"rw","CONF.LTRIG.AMC01.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC01 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC01",,,
"0x00001006",8,15,"rw","CONF.LTRIG.AMC02.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC02 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC02",,,
"0x00001006",16,23,"rw","CONF.LTRIG.AMC03.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC03 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC03",,,
"0x00001006",24,31,"rw","CONF.LTRIG.AMC04.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC04 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC04",,,
"0x00001007",0,7,"rw","CONF.LTRIG.AMC05.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC05 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC05",,,
"0x00001007",8,15,"rw","CONF.LTRIG.AMC06.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC06 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC06",,,
"0x00001007",16,23,"rw","CONF.LTRIG.AMC07.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC07 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC07",,,
"0x00001007",24,31,"rw","CONF.LTRIG.AMC08.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC08 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC08",,,
"0x00001008",0,7,"rw","CONF.LTRIG.AMC09.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC09 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC09",,,
"0x00001008",8,15,"rw","CONF.LTRIG.AMC10.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC10 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC10",,,
"0x00001008",16,23,"rw","CONF.LTRIG.AMC11.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC11 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC11",,,
"0x00001008",24,31,"rw","CONF.LTRIG.AMC12.BIT2.TRIGGER_MASK","HCAL Trigger mask AMC12 Bit 2",,,0,,"HCAL_Trigger_Mask","Bit 2","AMC12",,,
"0x00001009",0,7,"rw","CONF.LTRIG.AMC01.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC01 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC01",,,
"0x00001009",8,15,"rw","CONF.LTRIG.AMC02.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC02 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC02",,,
"0x00001009",16,23,"rw","CONF.LTRIG.AMC03.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC03 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC03",,,
"0x00001009",24,31,"rw","CONF.LTRIG.AMC04.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC04 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC04",,,
"0x0000100a",0,7,"rw","CONF.LTRIG.AMC05.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC05 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC05",,,
"0x0000100a",8,15,"rw","CONF.LTRIG.AMC06.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC06 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC06",,,
"0x0000100a",16,23,"rw","CONF.LTRIG.AMC07.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC07 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC07",,,
"0x0000100a",24,31,"rw","CONF.LTRIG.AMC08.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC08 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC08",,,
"0x0000100b",0,7,"rw","CONF.LTRIG.AMC09.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC09 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC09",,,
"0x0000100b",8,15,"rw","CONF.LTRIG.AMC10.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC10 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC10",,,
"0x0000100b",16,23,"rw","CONF.LTRIG.AMC11.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC11 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC11",,,
"0x0000100b",24,31,"rw","CONF.LTRIG.AMC12.BIT3.TRIGGER_MASK","HCAL Trigger mask AMC12 Bit 3",,,0,,"HCAL_Trigger_Mask","Bit 3","AMC12",,,
"0x0000100c",0,7,"rw","CONF.LTRIG.AMC01.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC01 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC01",,,
"0x0000100c",8,15,"rw","CONF.LTRIG.AMC02.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC02 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC02",,,
"0x0000100c",16,23,"rw","CONF.LTRIG.AMC03.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC03 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC03",,,
"0x0000100c",24,31,"rw","CONF.LTRIG.AMC04.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC04 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC04",,,
"0x0000100d",0,7,"rw","CONF.LTRIG.AMC05.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC05 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC05",,,
"0x0000100d",8,15,"rw","CONF.LTRIG.AMC06.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC06 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC06",,,
"0x0000100d",16,23,"rw","CONF.LTRIG.AMC07.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC07 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC07",,,
"0x0000100d",24,31,"rw","CONF.LTRIG.AMC08.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC08 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC08",,,
"0x0000100e",0,7,"rw","CONF.LTRIG.AMC09.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC09 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC09",,,
"0x0000100e",8,15,"rw","CONF.LTRIG.AMC10.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC10 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC10",,,
"0x0000100e",16,23,"rw","CONF.LTRIG.AMC11.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC11 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC11",,,
"0x0000100e",24,31,"rw","CONF.LTRIG.AMC12.BIT4.TRIGGER_MASK","HCAL Trigger mask AMC12 Bit 4",,,0,,"HCAL_Trigger_Mask","Bit 4","AMC12",,,
"0x0000100f",0,7,"rw","CONF.LTRIG.AMC01.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC01 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC01",,,
"0x0000100f",8,15,"rw","CONF.LTRIG.AMC02.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC02 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC02",,,
"0x0000100f",16,23,"rw","CONF.LTRIG.AMC03.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC03 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC03",,,
"0x0000100f",24,31,"rw","CONF.LTRIG.AMC04.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC04 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC04",,,
"0x00001010",0,7,"rw","CONF.LTRIG.AMC05.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC05 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC05",,,
"0x00001010",8,15,"rw","CONF.LTRIG.AMC06.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC06 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC06",,,
"0x00001010",16,23,"rw","CONF.LTRIG.AMC07.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC07 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC07",,,
"0x00001010",24,31,"rw","CONF.LTRIG.AMC08.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC08 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC08",,,
"0x00001011",0,7,"rw","CONF.LTRIG.AMC09.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC09 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC09",,,
"0x00001011",8,15,"rw","CONF.LTRIG.AMC10.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC10 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC10",,,
"0x00001011",16,23,"rw","CONF.LTRIG.AMC11.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC11 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC11",,,
"0x00001011",24,31,"rw","CONF.LTRIG.AMC12.BIT5.TRIGGER_MASK","HCAL Trigger mask AMC12 Bit 5",,,0,,"HCAL_Trigger_Mask","Bit 5","AMC12",,,
"0x00001012",0,7,"rw","CONF.LTRIG.AMC01.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC01 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC01",,,
"0x00001012",8,15,"rw","CONF.LTRIG.AMC02.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC02 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC02",,,
"0x00001012",16,23,"rw","CONF.LTRIG.AMC03.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC03 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC03",,,
"0x00001012",24,31,"rw","CONF.LTRIG.AMC04.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC04 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC04",,,
"0x00001013",0,7,"rw","CONF.LTRIG.AMC05.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC05 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC05",,,
"0x00001013",8,15,"rw","CONF.LTRIG.AMC06.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC06 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC06",,,
"0x00001013",16,23,"rw","CONF.LTRIG.AMC07.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC07 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC07",,,
"0x00001013",24,31,"rw","CONF.LTRIG.AMC08.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC08 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC08",,,
"0x00001014",0,7,"rw","CONF.LTRIG.AMC09.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC09 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC09",,,
"0x00001014",8,15,"rw","CONF.LTRIG.AMC10.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC10 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC10",,,
"0x00001014",16,23,"rw","CONF.LTRIG.AMC11.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC11 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC11",,,
"0x00001014",24,31,"rw","CONF.LTRIG.AMC12.BIT6.TRIGGER_MASK","HCAL Trigger mask AMC12 Bit 6",,,0,,"HCAL_Trigger_Mask","Bit 6","AMC12",,,
"0x00001015",0,7,"rw","CONF.LTRIG.AMC01.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC01 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC01",,,
"0x00001015",8,15,"rw","CONF.LTRIG.AMC02.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC02 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC02",,,
"0x00001015",16,23,"rw","CONF.LTRIG.AMC03.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC03 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC03",,,
"0x00001015",24,31,"rw","CONF.LTRIG.AMC04.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC04 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC04",,,
"0x00001016",0,7,"rw","CONF.LTRIG.AMC05.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC05 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC05",,,
"0x00001016",8,15,"rw","CONF.LTRIG.AMC06.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC06 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC06",,,
"0x00001016",16,23,"rw","CONF.LTRIG.AMC07.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC07 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC07",,,
"0x00001016",24,31,"rw","CONF.LTRIG.AMC08.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC08 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC08",,,
"0x00001017",0,7,"rw","CONF.LTRIG.AMC09.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC09 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC09",,,
"0x00001017",8,15,"rw","CONF.LTRIG.AMC10.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC10 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC10",,,
"0x00001017",16,23,"rw","CONF.LTRIG.AMC11.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC11 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC11",,,
"0x00001017",24,31,"rw","CONF.LTRIG.AMC12.BIT7.TRIGGER_MASK","HCAL Trigger mask AMC12 Bit 7",,,0,,"HCAL_Trigger_Mask","Bit 7","AMC12",,,
"0x00001018",0,3,"rw","CONF.LTRIG.BIT0.TRIGGER_THRESHOLD","HCAL Trigger threshold for bit 0",,,0,,"HCAL_Trigger_Mask","Bit 0","Threshold",,,
"0x00001019",0,3,"rw","CONF.LTRIG.BIT1.TRIGGER_THRESHOLD","HCAL Trigger threshold for bit 1",,,0,,"HCAL_Trigger_Mask","Bit 0","Threshold",,,
"0x0000101a",0,3,"rw","CONF.LTRIG.BIT2.TRIGGER_THRESHOLD","HCAL Trigger threshold for bit 2",,,0,,"HCAL_Trigger_Mask","Bit 0","Threshold",,,
"0x0000101b",0,3,"rw","CONF.LTRIG.BIT3.TRIGGER_THRESHOLD","HCAL Trigger threshold for bit 3",,,0,,"HCAL_Trigger_Mask","Bit 0","Threshold",,,
"0x0000101c",0,3,"rw","CONF.LTRIG.BIT4.TRIGGER_THRESHOLD","HCAL Trigger threshold for bit 4",,,0,,"HCAL_Trigger_Mask","Bit 0","Threshold",,,
"0x0000101d",0,3,"rw","CONF.LTRIG.BIT5.TRIGGER_THRESHOLD","HCAL Trigger threshold for bit 5",,,0,,"HCAL_Trigger_Mask","Bit 0","Threshold",,,
"0x0000101e",0,3,"rw","CONF.LTRIG.BIT6.TRIGGER_THRESHOLD","HCAL Trigger threshold for bit 6",,,0,,"HCAL_Trigger_Mask","Bit 0","Threshold",,,
"0x0000101f",0,3,"rw","CONF.LTRIG.BIT7.TRIGGER_THRESHOLD","HCAL Trigger threshold for bit 7",,,0,,"HCAL_Trigger_Mask","Bit 0","Threshold",,,
"0x00001020",0,2,"rw","CONF.LTRIG.PRBS_SEL","HCAL Trigger test mode PRB select",,,0,,"HCAL_Trigger_Diagnostics","PRBS_Mode","Value",,,
"0x00001021",0,0,"w","ACTION.LTRIG.SAMPLE_IN","HCAL Trigger test mode sample input",,,0,,"HCAL_Trigger_Diagnostics","Sample_Inputs","Value",,,
"0x00001021",0,15,"r","STATUS.LTRIG.PRBS_ERRORS","HCAL Trigger test mode PRBS error count",,,3,,"HCAL_Trigger_Diagnostics","PRBS_Errors","Value",,,
"0x00001021",1,1,"w","ACTION.LTRIG.CATCH_BC0","HCAL Trigger test mode catch BC0",,,0,,"HCAL_Trigger_Diagnostics","Catch_BC0","Value",,,
"0x00001022",0,11,"r","STATUS.LTRIG.SAMPLE00.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_00","BCN",,,
"0x00001022",12,14,"r","STATUS.LTRIG.SAMPLE00.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_00","Ver",,,
"0x00001022",15,15,"r","STATUS.LTRIG.SAMPLE00.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_00","BC0",,,
"0x00001022",16,23,"r","STATUS.LTRIG.SAMPLE00.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_00","Data",,,
"0x00001022",31,31,"r","STATUS.LTRIG.SAMPLE00.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_00","Err",,,
"0x00001023",0,11,"r","STATUS.LTRIG.SAMPLE01.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_01","BCN",,,
"0x00001023",12,14,"r","STATUS.LTRIG.SAMPLE01.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_01","Ver",,,
"0x00001023",15,15,"r","STATUS.LTRIG.SAMPLE01.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_01","BC0",,,
"0x00001023",16,23,"r","STATUS.LTRIG.SAMPLE01.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_01","Data",,,
"0x00001023",31,31,"r","STATUS.LTRIG.SAMPLE01.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_01","Err",,,
"0x00001024",0,11,"r","STATUS.LTRIG.SAMPLE02.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_02","BCN",,,
"0x00001024",12,14,"r","STATUS.LTRIG.SAMPLE02.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_02","Ver",,,
"0x00001024",15,15,"r","STATUS.LTRIG.SAMPLE02.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_02","BC0",,,
"0x00001024",16,23,"r","STATUS.LTRIG.SAMPLE02.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_02","Data",,,
"0x00001024",31,31,"r","STATUS.LTRIG.SAMPLE02.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_02","Err",,,
"0x00001025",0,11,"r","STATUS.LTRIG.SAMPLE03.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_03","BCN",,,
"0x00001025",12,14,"r","STATUS.LTRIG.SAMPLE03.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_03","Ver",,,
"0x00001025",15,15,"r","STATUS.LTRIG.SAMPLE03.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_03","BC0",,,
"0x00001025",16,23,"r","STATUS.LTRIG.SAMPLE03.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_03","Data",,,
"0x00001025",31,31,"r","STATUS.LTRIG.SAMPLE03.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_03","Err",,,
"0x00001026",0,11,"r","STATUS.LTRIG.SAMPLE04.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_04","BCN",,,
"0x00001026",12,14,"r","STATUS.LTRIG.SAMPLE04.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_04","Ver",,,
"0x00001026",15,15,"r","STATUS.LTRIG.SAMPLE04.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_04","BC0",,,
"0x00001026",16,23,"r","STATUS.LTRIG.SAMPLE04.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_04","Data",,,
"0x00001026",31,31,"r","STATUS.LTRIG.SAMPLE04.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_04","Err",,,
"0x00001027",0,11,"r","STATUS.LTRIG.SAMPLE05.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_05","BCN",,,
"0x00001027",12,14,"r","STATUS.LTRIG.SAMPLE05.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_05","Ver",,,
"0x00001027",15,15,"r","STATUS.LTRIG.SAMPLE05.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_05","BC0",,,
"0x00001027",16,23,"r","STATUS.LTRIG.SAMPLE05.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_05","Data",,,
"0x00001027",31,31,"r","STATUS.LTRIG.SAMPLE05.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_05","Err",,,
"0x00001028",0,11,"r","STATUS.LTRIG.SAMPLE06.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_06","BCN",,,
"0x00001028",12,14,"r","STATUS.LTRIG.SAMPLE06.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_06","Ver",,,
"0x00001028",15,15,"r","STATUS.LTRIG.SAMPLE06.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_06","BC0",,,
"0x00001028",16,23,"r","STATUS.LTRIG.SAMPLE06.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_06","Data",,,
"0x00001028",31,31,"r","STATUS.LTRIG.SAMPLE06.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_06","Err",,,
"0x00001029",0,11,"r","STATUS.LTRIG.SAMPLE07.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_07","BCN",,,
"0x00001029",12,14,"r","STATUS.LTRIG.SAMPLE07.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_07","Ver",,,
"0x00001029",15,15,"r","STATUS.LTRIG.SAMPLE07.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_07","BC0",,,
"0x00001029",16,23,"r","STATUS.LTRIG.SAMPLE07.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_07","Data",,,
"0x00001029",31,31,"r","STATUS.LTRIG.SAMPLE07.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_07","Err",,,
"0x0000102a",0,11,"r","STATUS.LTRIG.SAMPLE08.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_08","BCN",,,
"0x0000102a",12,14,"r","STATUS.LTRIG.SAMPLE08.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_08","Ver",,,
"0x0000102a",15,15,"r","STATUS.LTRIG.SAMPLE08.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_08","BC0",,,
"0x0000102a",16,23,"r","STATUS.LTRIG.SAMPLE08.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_08","Data",,,
"0x0000102a",31,31,"r","STATUS.LTRIG.SAMPLE08.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_08","Err",,,
"0x0000102b",0,11,"r","STATUS.LTRIG.SAMPLE09.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_09","BCN",,,
"0x0000102b",12,14,"r","STATUS.LTRIG.SAMPLE09.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_09","Ver",,,
"0x0000102b",15,15,"r","STATUS.LTRIG.SAMPLE09.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_09","BC0",,,
"0x0000102b",16,23,"r","STATUS.LTRIG.SAMPLE09.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_09","Data",,,
"0x0000102b",31,31,"r","STATUS.LTRIG.SAMPLE09.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_09","Err",,,
"0x0000102c",0,11,"r","STATUS.LTRIG.SAMPLE10.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_10","BCN",,,
"0x0000102c",12,14,"r","STATUS.LTRIG.SAMPLE10.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_10","Ver",,,
"0x0000102c",15,15,"r","STATUS.LTRIG.SAMPLE10.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_10","BC0",,,
"0x0000102c",16,23,"r","STATUS.LTRIG.SAMPLE10.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_10","Data",,,
"0x0000102c",31,31,"r","STATUS.LTRIG.SAMPLE10.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_10","Err",,,
"0x0000102d",0,11,"r","STATUS.LTRIG.SAMPLE11.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_11","BCN",,,
"0x0000102d",12,14,"r","STATUS.LTRIG.SAMPLE11.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_11","Ver",,,
"0x0000102d",15,15,"r","STATUS.LTRIG.SAMPLE11.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_11","BC0",,,
"0x0000102d",16,23,"r","STATUS.LTRIG.SAMPLE11.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_11","Data",,,
"0x0000102d",31,31,"r","STATUS.LTRIG.SAMPLE11.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_11","Err",,,
"0x0000102e",0,11,"r","STATUS.LTRIG.SAMPLE12.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_12","BCN",,,
"0x0000102e",12,14,"r","STATUS.LTRIG.SAMPLE12.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_12","Ver",,,
"0x0000102e",15,15,"r","STATUS.LTRIG.SAMPLE12.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_12","BC0",,,
"0x0000102e",16,23,"r","STATUS.LTRIG.SAMPLE12.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_12","Data",,,
"0x0000102e",31,31,"r","STATUS.LTRIG.SAMPLE12.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_12","Err",,,
"0x0000102f",0,11,"r","STATUS.LTRIG.SAMPLE13.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_13","BCN",,,
"0x0000102f",12,14,"r","STATUS.LTRIG.SAMPLE13.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_13","Ver",,,
"0x0000102f",15,15,"r","STATUS.LTRIG.SAMPLE13.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_13","BC0",,,
"0x0000102f",16,23,"r","STATUS.LTRIG.SAMPLE13.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_13","Data",,,
"0x0000102f",31,31,"r","STATUS.LTRIG.SAMPLE13.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_13","Err",,,
"0x00001030",0,11,"r","STATUS.LTRIG.SAMPLE14.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_14","BCN",,,
"0x00001030",12,14,"r","STATUS.LTRIG.SAMPLE14.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_14","Ver",,,
"0x00001030",15,15,"r","STATUS.LTRIG.SAMPLE14.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_14","BC0",,,
"0x00001030",16,23,"r","STATUS.LTRIG.SAMPLE14.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_14","Data",,,
"0x00001030",31,31,"r","STATUS.LTRIG.SAMPLE14.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_14","Err",,,
"0x00001031",0,11,"r","STATUS.LTRIG.SAMPLE15.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_15","BCN",,,
"0x00001031",12,14,"r","STATUS.LTRIG.SAMPLE15.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_15","Ver",,,
"0x00001031",15,15,"r","STATUS.LTRIG.SAMPLE15.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_15","BC0",,,
"0x00001031",16,23,"r","STATUS.LTRIG.SAMPLE15.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_15","Data",,,
"0x00001031",31,31,"r","STATUS.LTRIG.SAMPLE15.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_15","Err",,,
"0x00001032",0,11,"r","STATUS.LTRIG.SAMPLE16.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_16","BCN",,,
"0x00001032",12,14,"r","STATUS.LTRIG.SAMPLE16.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_16","Ver",,,
"0x00001032",15,15,"r","STATUS.LTRIG.SAMPLE16.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_16","BC0",,,
"0x00001032",16,23,"r","STATUS.LTRIG.SAMPLE16.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_16","Data",,,
"0x00001032",31,31,"r","STATUS.LTRIG.SAMPLE16.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_16","Err",,,
"0x00001033",0,11,"r","STATUS.LTRIG.SAMPLE17.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_17","BCN",,,
"0x00001033",12,14,"r","STATUS.LTRIG.SAMPLE17.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_17","Ver",,,
"0x00001033",15,15,"r","STATUS.LTRIG.SAMPLE17.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_17","BC0",,,
"0x00001033",16,23,"r","STATUS.LTRIG.SAMPLE17.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_17","Data",,,
"0x00001033",31,31,"r","STATUS.LTRIG.SAMPLE17.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_17","Err",,,
"0x00001034",0,11,"r","STATUS.LTRIG.SAMPLE18.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_18","BCN",,,
"0x00001034",12,14,"r","STATUS.LTRIG.SAMPLE18.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_18","Ver",,,
"0x00001034",15,15,"r","STATUS.LTRIG.SAMPLE18.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_18","BC0",,,
"0x00001034",16,23,"r","STATUS.LTRIG.SAMPLE18.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_18","Data",,,
"0x00001034",31,31,"r","STATUS.LTRIG.SAMPLE18.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_18","Err",,,
"0x00001035",0,11,"r","STATUS.LTRIG.SAMPLE19.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_19","BCN",,,
"0x00001035",12,14,"r","STATUS.LTRIG.SAMPLE19.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_19","Ver",,,
"0x00001035",15,15,"r","STATUS.LTRIG.SAMPLE19.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_19","BC0",,,
"0x00001035",16,23,"r","STATUS.LTRIG.SAMPLE19.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_19","Data",,,
"0x00001035",31,31,"r","STATUS.LTRIG.SAMPLE19.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_19","Err",,,
"0x00001036",0,11,"r","STATUS.LTRIG.SAMPLE20.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_20","BCN",,,
"0x00001036",12,14,"r","STATUS.LTRIG.SAMPLE20.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_20","Ver",,,
"0x00001036",15,15,"r","STATUS.LTRIG.SAMPLE20.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_20","BC0",,,
"0x00001036",16,23,"r","STATUS.LTRIG.SAMPLE20.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_20","Data",,,
"0x00001036",31,31,"r","STATUS.LTRIG.SAMPLE20.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_20","Err",,,
"0x00001037",0,11,"r","STATUS.LTRIG.SAMPLE21.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_21","BCN",,,
"0x00001037",12,14,"r","STATUS.LTRIG.SAMPLE21.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_21","Ver",,,
"0x00001037",15,15,"r","STATUS.LTRIG.SAMPLE21.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_21","BC0",,,
"0x00001037",16,23,"r","STATUS.LTRIG.SAMPLE21.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_21","Data",,,
"0x00001037",31,31,"r","STATUS.LTRIG.SAMPLE21.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_21","Err",,,
"0x00001038",0,11,"r","STATUS.LTRIG.SAMPLE22.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_22","BCN",,,
"0x00001038",12,14,"r","STATUS.LTRIG.SAMPLE22.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_22","Ver",,,
"0x00001038",15,15,"r","STATUS.LTRIG.SAMPLE22.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_22","BC0",,,
"0x00001038",16,23,"r","STATUS.LTRIG.SAMPLE22.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_22","Data",,,
"0x00001038",31,31,"r","STATUS.LTRIG.SAMPLE22.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_22","Err",,,
"0x00001039",0,11,"r","STATUS.LTRIG.SAMPLE23.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_23","BCN",,,
"0x00001039",12,14,"r","STATUS.LTRIG.SAMPLE23.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_23","Ver",,,
"0x00001039",15,15,"r","STATUS.LTRIG.SAMPLE23.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_23","BC0",,,
"0x00001039",16,23,"r","STATUS.LTRIG.SAMPLE23.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_23","Data",,,
"0x00001039",31,31,"r","STATUS.LTRIG.SAMPLE23.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_23","Err",,,
"0x0000103a",0,11,"r","STATUS.LTRIG.SAMPLE24.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_24","BCN",,,
"0x0000103a",12,14,"r","STATUS.LTRIG.SAMPLE24.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_24","Ver",,,
"0x0000103a",15,15,"r","STATUS.LTRIG.SAMPLE24.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_24","BC0",,,
"0x0000103a",16,23,"r","STATUS.LTRIG.SAMPLE24.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_24","Data",,,
"0x0000103a",31,31,"r","STATUS.LTRIG.SAMPLE24.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_24","Err",,,
"0x0000103b",0,11,"r","STATUS.LTRIG.SAMPLE25.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_25","BCN",,,
"0x0000103b",12,14,"r","STATUS.LTRIG.SAMPLE25.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_25","Ver",,,
"0x0000103b",15,15,"r","STATUS.LTRIG.SAMPLE25.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_25","BC0",,,
"0x0000103b",16,23,"r","STATUS.LTRIG.SAMPLE25.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_25","Data",,,
"0x0000103b",31,31,"r","STATUS.LTRIG.SAMPLE25.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_25","Err",,,
"0x0000103c",0,11,"r","STATUS.LTRIG.SAMPLE26.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_26","BCN",,,
"0x0000103c",12,14,"r","STATUS.LTRIG.SAMPLE26.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_26","Ver",,,
"0x0000103c",15,15,"r","STATUS.LTRIG.SAMPLE26.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_26","BC0",,,
"0x0000103c",16,23,"r","STATUS.LTRIG.SAMPLE26.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_26","Data",,,
"0x0000103c",31,31,"r","STATUS.LTRIG.SAMPLE26.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_26","Err",,,
"0x0000103d",0,11,"r","STATUS.LTRIG.SAMPLE27.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_27","BCN",,,
"0x0000103d",12,14,"r","STATUS.LTRIG.SAMPLE27.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_27","Ver",,,
"0x0000103d",15,15,"r","STATUS.LTRIG.SAMPLE27.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_27","BC0",,,
"0x0000103d",16,23,"r","STATUS.LTRIG.SAMPLE27.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_27","Data",,,
"0x0000103d",31,31,"r","STATUS.LTRIG.SAMPLE27.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_27","Err",,,
"0x0000103e",0,11,"r","STATUS.LTRIG.SAMPLE28.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_28","BCN",,,
"0x0000103e",12,14,"r","STATUS.LTRIG.SAMPLE28.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_28","Ver",,,
"0x0000103e",15,15,"r","STATUS.LTRIG.SAMPLE28.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_28","BC0",,,
"0x0000103e",16,23,"r","STATUS.LTRIG.SAMPLE28.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_28","Data",,,
"0x0000103e",31,31,"r","STATUS.LTRIG.SAMPLE28.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_28","Err",,,
"0x0000103f",0,11,"r","STATUS.LTRIG.SAMPLE29.BCN","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_29","BCN",,,
"0x0000103f",12,14,"r","STATUS.LTRIG.SAMPLE29.VER","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_29","Ver",,,
"0x0000103f",15,15,"r","STATUS.LTRIG.SAMPLE29.BC0","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_29","BC0",,,
"0x0000103f",16,23,"r","STATUS.LTRIG.SAMPLE29.DATA","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_29","Data",,,
"0x0000103f",31,31,"r","STATUS.LTRIG.SAMPLE29.ERR","HCAL trigger test rx",,,9,,"HCAL_Trigger_Input_test","Sample_29","Err",,,
"0x00020000",0,31,"r","MONITOR_BUFFER_RAM","memory read window","incremental","0x1ffff",,,,,,,,
"0x08000000",0,31,"rw","FULL_MEMORY","full memory read/write access. (write disabled in run mode) thru 0xfffffff","incremental","0x7fffff",,,,,,,,
