{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715519303396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715519303399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:08:23 2024 " "Processing started: Sun May 12 21:08:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715519303399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715519303399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C4MB_test -c C4MB_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off C4MB_test -c C4MB_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715519303400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715519303601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715519303601 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "new_uart.v(91) " "Verilog HDL information at new_uart.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715519309517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/embeded_learning/race/project/fpga_code/uart4.0/c4mb/src/new_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /embeded_learning/race/project/fpga_code/uart4.0/c4mb/src/new_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_uart " "Found entity 1: new_uart" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715519309518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715519309518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "new_uart " "Elaborating entity \"new_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715519309552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trans_free new_uart.v(27) " "Verilog HDL or VHDL warning at new_uart.v(27): object \"trans_free\" assigned a value but never read" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715519309553 "|new_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 new_uart.v(41) " "Verilog HDL assignment warning at new_uart.v(41): truncated value with size 32 to match size of target (8)" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715519309554 "|new_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 new_uart.v(42) " "Verilog HDL assignment warning at new_uart.v(42): truncated value with size 32 to match size of target (8)" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715519309554 "|new_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 new_uart.v(43) " "Verilog HDL assignment warning at new_uart.v(43): truncated value with size 32 to match size of target (8)" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715519309554 "|new_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 new_uart.v(44) " "Verilog HDL assignment warning at new_uart.v(44): truncated value with size 32 to match size of target (8)" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715519309554 "|new_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 new_uart.v(48) " "Verilog HDL assignment warning at new_uart.v(48): truncated value with size 32 to match size of target (8)" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715519309554 "|new_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 new_uart.v(49) " "Verilog HDL assignment warning at new_uart.v(49): truncated value with size 32 to match size of target (8)" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715519309554 "|new_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 new_uart.v(50) " "Verilog HDL assignment warning at new_uart.v(50): truncated value with size 32 to match size of target (8)" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715519309554 "|new_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 new_uart.v(51) " "Verilog HDL assignment warning at new_uart.v(51): truncated value with size 32 to match size of target (8)" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715519309554 "|new_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 new_uart.v(55) " "Verilog HDL assignment warning at new_uart.v(55): truncated value with size 32 to match size of target (8)" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715519309555 "|new_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 new_uart.v(70) " "Verilog HDL assignment warning at new_uart.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715519309556 "|new_uart"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "new_uart.v(93) " "Verilog HDL Case Statement warning at new_uart.v(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1715519309569 "|new_uart"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "new_uart.v(246) " "Verilog HDL Case Statement warning at new_uart.v(246): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 246 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1715519309594 "|new_uart"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/new_uart.v" "" { Text "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/src/new_uart.v" 245 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715519310137 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715519310137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715519310481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/output_files/C4MB_test.map.smsg " "Generated suppressed messages file F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/output_files/C4MB_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715519311142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715519311215 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715519311215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715519311252 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715519311252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "394 " "Implemented 394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715519311252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715519311252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715519311265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 21:08:31 2024 " "Processing ended: Sun May 12 21:08:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715519311265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715519311265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715519311265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715519311265 ""}
