<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM3S Software Package: Ssc Struct Reference</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">SAM3S Software Package 2.1</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<h1>Ssc Struct Reference<br/>
<small>
[<a class="el" href="group___s_a_m3_s__api.html">Peripheral Software API</a>,&nbsp;<a class="el" href="group___s_a_m3_s___s_s_c.html">Synchronous Serial Controller</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="Ssc" -->
<p><a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> hardware registers.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_a_m3_s_8h_source.html">S:/projets/EK/SAM3S-EK/sam3s_project_trunk/libraries/libchip_sam3s/include/SAM3S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a174b20793961d33311ace4cdb09c595f"></a><!-- doxytag: member="Ssc::SSC_CR" ref="a174b20793961d33311ace4cdb09c595f" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a174b20793961d33311ace4cdb09c595f">SSC_CR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x0) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78bccfe8e563cdb7d5a879a3bc156ef2"></a><!-- doxytag: member="Ssc::SSC_CMR" ref="a78bccfe8e563cdb7d5a879a3bc156ef2" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a78bccfe8e563cdb7d5a879a3bc156ef2">SSC_CMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x4) Clock Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d80a830d9c7c6a770f0ed947eb57a63"></a><!-- doxytag: member="Ssc::Reserved1" ref="a5d80a830d9c7c6a770f0ed947eb57a63" args="[2]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99482615a87b2f07105144a9fffaa265"></a><!-- doxytag: member="Ssc::SSC_RCMR" ref="a99482615a87b2f07105144a9fffaa265" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a99482615a87b2f07105144a9fffaa265">SSC_RCMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x10) Receive Clock Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab70dce6c953955713adf39be8a0286fc"></a><!-- doxytag: member="Ssc::SSC_RFMR" ref="ab70dce6c953955713adf39be8a0286fc" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ab70dce6c953955713adf39be8a0286fc">SSC_RFMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x14) Receive Frame Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37c718b3d18534f6e036651708f7db31"></a><!-- doxytag: member="Ssc::SSC_TCMR" ref="a37c718b3d18534f6e036651708f7db31" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a37c718b3d18534f6e036651708f7db31">SSC_TCMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x18) Transmit Clock Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa6017b7a1af60684cb6ff482c81a12f"></a><!-- doxytag: member="Ssc::SSC_TFMR" ref="afa6017b7a1af60684cb6ff482c81a12f" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#afa6017b7a1af60684cb6ff482c81a12f">SSC_TFMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x1C) Transmit Frame Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b9af1b4b515fbf97b106a5ede2c11d6"></a><!-- doxytag: member="Ssc::SSC_RHR" ref="a3b9af1b4b515fbf97b106a5ede2c11d6" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a3b9af1b4b515fbf97b106a5ede2c11d6">SSC_RHR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x20) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97b76eeb03c2bd003776071560632a2f"></a><!-- doxytag: member="Ssc::SSC_THR" ref="a97b76eeb03c2bd003776071560632a2f" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a97b76eeb03c2bd003776071560632a2f">SSC_THR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x24) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae406ff4f4004b58638755f8512003032"></a><!-- doxytag: member="Ssc::Reserved2" ref="ae406ff4f4004b58638755f8512003032" args="[2]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a770ff693574aa0a12d378611b7b089e7"></a><!-- doxytag: member="Ssc::SSC_RSHR" ref="a770ff693574aa0a12d378611b7b089e7" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a770ff693574aa0a12d378611b7b089e7">SSC_RSHR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x30) Receive Sync. Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a622dee4b5cc63dea055e72fda69297fc"></a><!-- doxytag: member="Ssc::SSC_TSHR" ref="a622dee4b5cc63dea055e72fda69297fc" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a622dee4b5cc63dea055e72fda69297fc">SSC_TSHR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x34) Transmit Sync. Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42a26ea7e137ebfe1c7b3c4bc598266b"></a><!-- doxytag: member="Ssc::SSC_RC0R" ref="a42a26ea7e137ebfe1c7b3c4bc598266b" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a42a26ea7e137ebfe1c7b3c4bc598266b">SSC_RC0R</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x38) Receive Compare 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48a9479104c9c551beec2ebf76d48a11"></a><!-- doxytag: member="Ssc::SSC_RC1R" ref="a48a9479104c9c551beec2ebf76d48a11" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a48a9479104c9c551beec2ebf76d48a11">SSC_RC1R</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x3C) Receive Compare 1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab75f5d2ba3ee448da73735d180b71d92"></a><!-- doxytag: member="Ssc::SSC_SR" ref="ab75f5d2ba3ee448da73735d180b71d92" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ab75f5d2ba3ee448da73735d180b71d92">SSC_SR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x40) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac691523da44ca9096ae749418d3548f0"></a><!-- doxytag: member="Ssc::SSC_IER" ref="ac691523da44ca9096ae749418d3548f0" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ac691523da44ca9096ae749418d3548f0">SSC_IER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x44) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad47835ec1aeab5dc5e14209764af0553"></a><!-- doxytag: member="Ssc::SSC_IDR" ref="ad47835ec1aeab5dc5e14209764af0553" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ad47835ec1aeab5dc5e14209764af0553">SSC_IDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x48) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a771f5111fc1d5d83a3950a920ebf04ec"></a><!-- doxytag: member="Ssc::SSC_IMR" ref="a771f5111fc1d5d83a3950a920ebf04ec" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a771f5111fc1d5d83a3950a920ebf04ec">SSC_IMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x4C) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99178149998dfd660209f08e3f9a656a"></a><!-- doxytag: member="Ssc::Reserved3" ref="a99178149998dfd660209f08e3f9a656a" args="[37]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [37]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1390946ae2693f50092fce3a73086a2"></a><!-- doxytag: member="Ssc::SSC_WPMR" ref="af1390946ae2693f50092fce3a73086a2" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#af1390946ae2693f50092fce3a73086a2">SSC_WPMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0xE4) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c2d233c343a218f1f23e0a6840e1c7c"></a><!-- doxytag: member="Ssc::SSC_WPSR" ref="a4c2d233c343a218f1f23e0a6840e1c7c" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a4c2d233c343a218f1f23e0a6840e1c7c">SSC_WPSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0xE8) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7df184997a682669e76cc8108a9e426"></a><!-- doxytag: member="Ssc::Reserved4" ref="aa7df184997a682669e76cc8108a9e426" args="[5]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [5]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb96754b0be99943c112ce4ce5f1db74"></a><!-- doxytag: member="Ssc::SSC_RPR" ref="afb96754b0be99943c112ce4ce5f1db74" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#afb96754b0be99943c112ce4ce5f1db74">SSC_RPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x100) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8c58d26d5b7eaa6a0ea2ef6cf973354"></a><!-- doxytag: member="Ssc::SSC_RCR" ref="aa8c58d26d5b7eaa6a0ea2ef6cf973354" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#aa8c58d26d5b7eaa6a0ea2ef6cf973354">SSC_RCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x104) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0133fbfa9011f595922b7a3867140407"></a><!-- doxytag: member="Ssc::SSC_TPR" ref="a0133fbfa9011f595922b7a3867140407" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a0133fbfa9011f595922b7a3867140407">SSC_TPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x108) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9463e149fc952ef58a269d80bcfe9eae"></a><!-- doxytag: member="Ssc::SSC_TCR" ref="a9463e149fc952ef58a269d80bcfe9eae" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a9463e149fc952ef58a269d80bcfe9eae">SSC_TCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x10C) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2b27ed7b8e436b57ca47e7a91f68d14"></a><!-- doxytag: member="Ssc::SSC_RNPR" ref="ae2b27ed7b8e436b57ca47e7a91f68d14" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ae2b27ed7b8e436b57ca47e7a91f68d14">SSC_RNPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x110) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4f6632fbf12b2f44c7c7f3e3a5cccbb"></a><!-- doxytag: member="Ssc::SSC_RNCR" ref="af4f6632fbf12b2f44c7c7f3e3a5cccbb" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#af4f6632fbf12b2f44c7c7f3e3a5cccbb">SSC_RNCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x114) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae28003cb58976ac51134755343e9d1c6"></a><!-- doxytag: member="Ssc::SSC_TNPR" ref="ae28003cb58976ac51134755343e9d1c6" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ae28003cb58976ac51134755343e9d1c6">SSC_TNPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x118) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2c5e3c7e728d34b521c2885d3a836e8"></a><!-- doxytag: member="Ssc::SSC_TNCR" ref="ae2c5e3c7e728d34b521c2885d3a836e8" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ae2c5e3c7e728d34b521c2885d3a836e8">SSC_TNCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x11C) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a971f90457e50888e23d3ddaf18db39d3"></a><!-- doxytag: member="Ssc::SSC_PTCR" ref="a971f90457e50888e23d3ddaf18db39d3" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a971f90457e50888e23d3ddaf18db39d3">SSC_PTCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x120) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5233e0928a813417c6e887326e79e60"></a><!-- doxytag: member="Ssc::SSC_PTSR" ref="ae5233e0928a813417c6e887326e79e60" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ae5233e0928a813417c6e887326e79e60">SSC_PTSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x124) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p><a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> hardware registers. </p>

<p>Definition at line <a class="el" href="_s_a_m3_s_8h_source.html#l04885">4885</a> of file <a class="el" href="_s_a_m3_s_8h_source.html">SAM3S.h</a>.</p>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>S:/projets/EK/SAM3S-EK/sam3s_project_trunk/libraries/libchip_sam3s/include/<a class="el" href="_s_a_m3_s_8h_source.html">SAM3S.h</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
