Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5
Info: Cell acumulador[0] not found
Info: Cell acumulador[0] not found
Info: Cell acumulador[1] not found
Info: Cell acumulador[1] not found
Info: Cell acumulador[2] not found
Info: Cell acumulador[2] not found
Info: Cell acumulador[3] not found
Info: Cell acumulador[3] not found
Info: Cell acumulador[4] not found
Info: Cell acumulador[4] not found
Info: Cell acumulador[5] not found
Info: Cell acumulador[5] not found

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0xfabce5c0

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0xfabce5c0

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:  1272/ 8640    14%
Info: 	                 IOB:    21/  274     7%
Info: 	                ODDR:     0/  274     0%
Info: 	           MUX2_LUT5:   166/ 4320     3%
Info: 	           MUX2_LUT6:    78/ 2160     3%
Info: 	           MUX2_LUT7:    33/ 1080     3%
Info: 	           MUX2_LUT8:    13/ 1056     1%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 21 cells based on constraints.
Info: Creating initial analytic placement for 559 cells, random placement wirelen = 24144.
Info:     at initial placer iter 0, wirelen = 1059
Info:     at initial placer iter 1, wirelen = 853
Info:     at initial placer iter 2, wirelen = 853
Info:     at initial placer iter 3, wirelen = 845
Info: Running main analytical placer, max placement attempts per cell = 314424.
Info:     at iteration #1, type SLICE: wirelen solved = 909, spread = 7187, legal = 7146; time = 0.01s
Info:     at iteration #1, type MUX2_LUT8: wirelen solved = 7081, spread = 7090, legal = 7124; time = 0.00s
Info:     at iteration #1, type MUX2_LUT6: wirelen solved = 6988, spread = 7070, legal = 7093; time = 0.01s
Info:     at iteration #1, type MUX2_LUT7: wirelen solved = 6971, spread = 6992, legal = 7016; time = 0.00s
Info:     at iteration #1, type MUX2_LUT5: wirelen solved = 6823, spread = 6856, legal = 6843; time = 0.00s
Info:     at iteration #1, type VCC: wirelen solved = 6843, spread = 6843, legal = 6843; time = 0.00s
Info:     at iteration #1, type GND: wirelen solved = 6843, spread = 6843, legal = 6843; time = 0.00s
Info:     at iteration #1, type GSR: wirelen solved = 6843, spread = 6843, legal = 6843; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 943, spread = 7238, legal = 7166; time = 0.01s
Info:     at iteration #2, type SLICE: wirelen solved = 1390, spread = 5281, legal = 5505; time = 0.01s
Info:     at iteration #2, type MUX2_LUT8: wirelen solved = 5405, spread = 5418, legal = 5460; time = 0.01s
Info:     at iteration #2, type MUX2_LUT6: wirelen solved = 5332, spread = 5342, legal = 5358; time = 0.00s
Info:     at iteration #2, type MUX2_LUT7: wirelen solved = 5166, spread = 5188, legal = 5198; time = 0.00s
Info:     at iteration #2, type MUX2_LUT5: wirelen solved = 5068, spread = 5111, legal = 5106; time = 0.00s
Info:     at iteration #2, type VCC: wirelen solved = 5106, spread = 5106, legal = 5106; time = 0.00s
Info:     at iteration #2, type GND: wirelen solved = 5106, spread = 5106, legal = 5106; time = 0.00s
Info:     at iteration #2, type GSR: wirelen solved = 5106, spread = 5106, legal = 5106; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 903, spread = 5829, legal = 5888; time = 0.01s
Info:     at iteration #3, type SLICE: wirelen solved = 1414, spread = 4539, legal = 4963; time = 0.01s
Info:     at iteration #3, type MUX2_LUT8: wirelen solved = 4877, spread = 4898, legal = 4927; time = 0.01s
Info:     at iteration #3, type MUX2_LUT6: wirelen solved = 4849, spread = 4878, legal = 4895; time = 0.00s
Info:     at iteration #3, type MUX2_LUT7: wirelen solved = 4791, spread = 4802, legal = 4828; time = 0.00s
Info:     at iteration #3, type MUX2_LUT5: wirelen solved = 4698, spread = 4725, legal = 4730; time = 0.00s
Info:     at iteration #3, type VCC: wirelen solved = 4730, spread = 4730, legal = 4730; time = 0.00s
Info:     at iteration #3, type GND: wirelen solved = 4730, spread = 4730, legal = 4730; time = 0.00s
Info:     at iteration #3, type GSR: wirelen solved = 4730, spread = 4730, legal = 4730; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 989, spread = 4209, legal = 4407; time = 0.01s
Info:     at iteration #4, type SLICE: wirelen solved = 1595, spread = 4530, legal = 4670; time = 0.01s
Info:     at iteration #4, type MUX2_LUT8: wirelen solved = 4599, spread = 4621, legal = 4650; time = 0.00s
Info:     at iteration #4, type MUX2_LUT6: wirelen solved = 4588, spread = 4618, legal = 4638; time = 0.00s
Info:     at iteration #4, type MUX2_LUT7: wirelen solved = 4536, spread = 4604, legal = 4631; time = 0.00s
Info:     at iteration #4, type MUX2_LUT5: wirelen solved = 4490, spread = 4513, legal = 4518; time = 0.00s
Info:     at iteration #4, type VCC: wirelen solved = 4518, spread = 4518, legal = 4518; time = 0.00s
Info:     at iteration #4, type GND: wirelen solved = 4518, spread = 4518, legal = 4518; time = 0.00s
Info:     at iteration #4, type GSR: wirelen solved = 4518, spread = 4518, legal = 4518; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 1182, spread = 3715, legal = 3904; time = 0.01s
Info:     at iteration #5, type SLICE: wirelen solved = 1516, spread = 4056, legal = 4246; time = 0.01s
Info:     at iteration #5, type MUX2_LUT8: wirelen solved = 4191, spread = 4193, legal = 4235; time = 0.01s
Info:     at iteration #5, type MUX2_LUT6: wirelen solved = 4152, spread = 4170, legal = 4206; time = 0.00s
Info:     at iteration #5, type MUX2_LUT7: wirelen solved = 4143, spread = 4171, legal = 4165; time = 0.00s
Info:     at iteration #5, type MUX2_LUT5: wirelen solved = 4052, spread = 4083, legal = 4103; time = 0.00s
Info:     at iteration #5, type VCC: wirelen solved = 4103, spread = 4103, legal = 4103; time = 0.00s
Info:     at iteration #5, type GND: wirelen solved = 4103, spread = 4103, legal = 4103; time = 0.00s
Info:     at iteration #5, type GSR: wirelen solved = 4103, spread = 4103, legal = 4103; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 1091, spread = 4154, legal = 4387; time = 0.01s
Info:     at iteration #6, type SLICE: wirelen solved = 1650, spread = 3181, legal = 3400; time = 0.01s
Info:     at iteration #6, type MUX2_LUT8: wirelen solved = 3346, spread = 3365, legal = 3453; time = 0.01s
Info:     at iteration #6, type MUX2_LUT6: wirelen solved = 3384, spread = 3407, legal = 3425; time = 0.00s
Info:     at iteration #6, type MUX2_LUT7: wirelen solved = 3356, spread = 3360, legal = 3370; time = 0.00s
Info:     at iteration #6, type MUX2_LUT5: wirelen solved = 3264, spread = 3303, legal = 3317; time = 0.00s
Info:     at iteration #6, type VCC: wirelen solved = 3317, spread = 3317, legal = 3317; time = 0.00s
Info:     at iteration #6, type GND: wirelen solved = 3317, spread = 3317, legal = 3317; time = 0.00s
Info:     at iteration #6, type GSR: wirelen solved = 3317, spread = 3317, legal = 3317; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 1225, spread = 3671, legal = 3875; time = 0.01s
Info:     at iteration #7, type SLICE: wirelen solved = 1638, spread = 3614, legal = 3795; time = 0.01s
Info:     at iteration #7, type MUX2_LUT8: wirelen solved = 3754, spread = 3780, legal = 3826; time = 0.01s
Info:     at iteration #7, type MUX2_LUT6: wirelen solved = 3765, spread = 3805, legal = 3813; time = 0.00s
Info:     at iteration #7, type MUX2_LUT7: wirelen solved = 3749, spread = 3749, legal = 3799; time = 0.00s
Info:     at iteration #7, type MUX2_LUT5: wirelen solved = 3746, spread = 3757, legal = 3762; time = 0.00s
Info:     at iteration #7, type VCC: wirelen solved = 3762, spread = 3762, legal = 3762; time = 0.00s
Info:     at iteration #7, type GND: wirelen solved = 3762, spread = 3762, legal = 3762; time = 0.00s
Info:     at iteration #7, type GSR: wirelen solved = 3762, spread = 3762, legal = 3762; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 1246, spread = 3866, legal = 4097; time = 0.01s
Info:     at iteration #8, type SLICE: wirelen solved = 1739, spread = 3676, legal = 3860; time = 0.01s
Info:     at iteration #8, type MUX2_LUT8: wirelen solved = 3805, spread = 3819, legal = 3876; time = 0.01s
Info:     at iteration #8, type MUX2_LUT6: wirelen solved = 3815, spread = 3838, legal = 3874; time = 0.00s
Info:     at iteration #8, type MUX2_LUT7: wirelen solved = 3769, spread = 3776, legal = 3801; time = 0.00s
Info:     at iteration #8, type MUX2_LUT5: wirelen solved = 3746, spread = 3746, legal = 3751; time = 0.00s
Info:     at iteration #8, type VCC: wirelen solved = 3751, spread = 3751, legal = 3751; time = 0.00s
Info:     at iteration #8, type GND: wirelen solved = 3751, spread = 3751, legal = 3751; time = 0.00s
Info:     at iteration #8, type GSR: wirelen solved = 3751, spread = 3751, legal = 3751; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 1424, spread = 3691, legal = 3830; time = 0.01s
Info:     at iteration #9, type SLICE: wirelen solved = 1714, spread = 3398, legal = 3666; time = 0.01s
Info:     at iteration #9, type MUX2_LUT8: wirelen solved = 3624, spread = 3641, legal = 3661; time = 0.00s
Info:     at iteration #9, type MUX2_LUT6: wirelen solved = 3598, spread = 3643, legal = 3640; time = 0.01s
Info:     at iteration #9, type MUX2_LUT7: wirelen solved = 3590, spread = 3625, legal = 3629; time = 0.00s
Info:     at iteration #9, type MUX2_LUT5: wirelen solved = 3546, spread = 3588, legal = 3588; time = 0.00s
Info:     at iteration #9, type VCC: wirelen solved = 3588, spread = 3588, legal = 3588; time = 0.00s
Info:     at iteration #9, type GND: wirelen solved = 3588, spread = 3588, legal = 3588; time = 0.00s
Info:     at iteration #9, type GSR: wirelen solved = 3588, spread = 3588, legal = 3588; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 1388, spread = 4189, legal = 4496; time = 0.01s
Info:     at iteration #10, type SLICE: wirelen solved = 1948, spread = 5218, legal = 5318; time = 0.00s
Info:     at iteration #10, type MUX2_LUT8: wirelen solved = 5243, spread = 5245, legal = 5278; time = 0.00s
Info:     at iteration #10, type MUX2_LUT6: wirelen solved = 5170, spread = 5260, legal = 5254; time = 0.00s
Info:     at iteration #10, type MUX2_LUT7: wirelen solved = 5189, spread = 5194, legal = 5191; time = 0.02s
Info:     at iteration #10, type MUX2_LUT5: wirelen solved = 4995, spread = 5024, legal = 5035; time = 0.00s
Info:     at iteration #10, type VCC: wirelen solved = 5035, spread = 5035, legal = 5035; time = 0.01s
Info:     at iteration #10, type GND: wirelen solved = 5035, spread = 5035, legal = 5035; time = 0.00s
Info:     at iteration #10, type GSR: wirelen solved = 5035, spread = 5035, legal = 5035; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 1699, spread = 5253, legal = 5356; time = 0.00s
Info:     at iteration #11, type SLICE: wirelen solved = 2253, spread = 3784, legal = 4010; time = 0.02s
Info:     at iteration #11, type MUX2_LUT8: wirelen solved = 3967, spread = 3974, legal = 4030; time = 0.00s
Info:     at iteration #11, type MUX2_LUT6: wirelen solved = 3979, spread = 4011, legal = 4025; time = 0.00s
Info:     at iteration #11, type MUX2_LUT7: wirelen solved = 3973, spread = 4018, legal = 4025; time = 0.02s
Info:     at iteration #11, type MUX2_LUT5: wirelen solved = 3964, spread = 3963, legal = 3973; time = 0.00s
Info:     at iteration #11, type VCC: wirelen solved = 3973, spread = 3973, legal = 3973; time = 0.00s
Info:     at iteration #11, type GND: wirelen solved = 3973, spread = 3973, legal = 3973; time = 0.00s
Info:     at iteration #11, type GSR: wirelen solved = 3973, spread = 3973, legal = 3973; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 1742, spread = 3835, legal = 4077; time = 0.00s
Info:     at iteration #12, type SLICE: wirelen solved = 2294, spread = 4685, legal = 4799; time = 0.00s
Info:     at iteration #12, type MUX2_LUT8: wirelen solved = 4719, spread = 4719, legal = 4727; time = 0.00s
Info:     at iteration #12, type MUX2_LUT6: wirelen solved = 4609, spread = 4629, legal = 4646; time = 0.02s
Info:     at iteration #12, type MUX2_LUT7: wirelen solved = 4554, spread = 4556, legal = 4578; time = 0.01s
Info:     at iteration #12, type MUX2_LUT5: wirelen solved = 4455, spread = 4474, legal = 4477; time = 0.00s
Info:     at iteration #12, type VCC: wirelen solved = 4477, spread = 4477, legal = 4477; time = 0.00s
Info:     at iteration #12, type GND: wirelen solved = 4477, spread = 4477, legal = 4477; time = 0.01s
Info:     at iteration #12, type GSR: wirelen solved = 4477, spread = 4477, legal = 4477; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 1803, spread = 4213, legal = 4354; time = 0.00s
Info:     at iteration #13, type SLICE: wirelen solved = 2446, spread = 3977, legal = 4078; time = 0.00s
Info:     at iteration #13, type MUX2_LUT8: wirelen solved = 4054, spread = 4055, legal = 4068; time = 0.00s
Info:     at iteration #13, type MUX2_LUT6: wirelen solved = 3929, spread = 3933, legal = 3937; time = 0.02s
Info:     at iteration #13, type MUX2_LUT7: wirelen solved = 3805, spread = 3830, legal = 3863; time = 0.00s
Info:     at iteration #13, type MUX2_LUT5: wirelen solved = 3742, spread = 3747, legal = 3755; time = 0.00s
Info:     at iteration #13, type VCC: wirelen solved = 3755, spread = 3755, legal = 3755; time = 0.00s
Info:     at iteration #13, type GND: wirelen solved = 3755, spread = 3755, legal = 3755; time = 0.02s
Info:     at iteration #13, type GSR: wirelen solved = 3755, spread = 3755, legal = 3755; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 1704, spread = 4437, legal = 4564; time = 0.02s
Info: HeAP Placer Time: 0.67s
Info:   of which solving equations: 0.49s
Info:   of which spreading cells: 0.03s
Info:   of which strict legalisation: 0.06s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 87, wirelen = 3830
Info:   at iteration #5: temp = 0.000000, timing cost = 54, wirelen = 2419
Info:   at iteration #10: temp = 0.000000, timing cost = 46, wirelen = 2231
Info:   at iteration #15: temp = 0.000000, timing cost = 41, wirelen = 2150
Info:   at iteration #20: temp = 0.000000, timing cost = 42, wirelen = 2073
Info:   at iteration #25: temp = 0.000000, timing cost = 40, wirelen = 2013
Info:   at iteration #26: temp = 0.000000, timing cost = 37, wirelen = 2008 
Info: SA placement time 1.25s

Info: Max frequency for clock 'control_inst.clk': 94.84 MHz (PASS at 27.00 MHz)
Info: Max frequency for clock         'slow_clk': 794.91 MHz (PASS at 27.00 MHz)

Info: Max delay <async>                  -> <async>                 : 21.60 ns
Info: Max delay <async>                  -> posedge control_inst.clk: 21.83 ns
Info: Max delay posedge control_inst.clk -> <async>                 : 55.25 ns
Info: Max delay posedge slow_clk         -> <async>                 : 11.12 ns
Info: Max delay posedge slow_clk         -> posedge control_inst.clk: 10.25 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [-18210, -15490) |+
Info: [-15490, -12770) |+
Info: [-12770, -10050) | 
Info: [-10050,  -7330) |+
Info: [ -7330,  -4610) |**+
Info: [ -4610,  -1890) |******+
Info: [ -1890,    830) |+
Info: [   830,   3550) |**+
Info: [  3550,   6270) |*+
Info: [  6270,   8990) |*+
Info: [  8990,  11710) |+
Info: [ 11710,  14430) |*+
Info: [ 14430,  17150) |***+
Info: [ 17150,  19870) |*******+
Info: [ 19870,  22590) |******+
Info: [ 22590,  25310) |******+
Info: [ 25310,  28030) |*******+
Info: [ 28030,  30750) |*******+
Info: [ 30750,  33470) |*******************+
Info: [ 33470,  36190) |************************************************************ 
Info: Checksum: 0x55d8f5e8
Info: Find global nets...
Info:  Non clock source, skip slow_clk.
Info: Routing globals...
Info:   Route net control_inst.clk, use clock #0.
Info:   Net control_inst.clk is routed.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4050 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      155        844 |  155   844 |      3207|       1.21       1.21|
Info:       2000 |      179       1820 |   24   976 |      2233|       6.00       7.21|
Info:       3000 |      235       2764 |   56   944 |      1313|       6.57      13.78|
Info:       4000 |      328       3671 |   93   907 |       462|       5.94      19.72|
Info:       4559 |      388       4171 |   60   500 |         0|       2.96      22.68|
Info: Routing complete.
Info: Router1 time 22.68s
Info: Checksum: 0x28314f06

Info: Critical path report for clock 'control_inst.clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_DFFLC.Q
Info:  0.9  1.3    Net clean_rows[2] budget 36.579037 ns (22,22) -> (22,22)
Info:                Sink debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_LC.B
Info:                Defined in:
Info:                  ../design/module_top.v:58.17-65.6
Info:                  ../design/module_row_scanner.v:5.23-5.29
Info:  1.1  2.4  Source debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_LC.F
Info:  0.4  2.9    Net control_inst.key_value_LUT4_F_2_I1[0] budget 17.740519 ns (22,22) -> (21,22)
Info:                Sink control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC.D
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6  3.5  Source control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3  3.8    Net control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1 budget 8.669759 ns (21,22) -> (21,22)
Info:                Sink control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  4.0  Source control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_LC.OF
Info:  0.9  4.9    Net control_inst.key_value_LUT4_F_I2[3] budget 8.669759 ns (21,22) -> (21,22)
Info:                Sink control_inst.key_value_LUT4_F_LC.C
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8  5.7  Source control_inst.key_value_LUT4_F_LC.F
Info:  2.2  7.9    Net key_value[2] budget 6.771407 ns (21,22) -> (27,21)
Info:                Sink control_inst.key_value_ALU_I0_1_ALULC.A
Info:                Defined in:
Info:                  ../design/module_top.v:58.17-65.6
Info:                  ../design/module_row_scanner.v:6.24-6.33
Info:  1.0  9.0  Source control_inst.key_value_ALU_I0_1_ALULC.F
Info:  0.4  9.4    Net control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1[1] budget 5.471006 ns (27,21) -> (26,21)
Info:                Sink control_inst.temp_value_DFFCE_Q_5_D_LUT2_F_LC.B
Info:                Defined in:
Info:                  ../design/module_top.v:68.19-76.6
Info:                  ../design/module_input_control.v:31.35-31.62
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v:34.28-34.29
Info:  0.0  9.4  Setup control_inst.temp_value_DFFCE_Q_5_D_LUT2_F_LC.B
Info: 4.2 ns logic, 5.2 ns routing

Info: Critical path report for clock 'slow_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source registro_inst.col_shift_reg_DFFRE_Q_1_DFFLC.Q
Info:  0.4  0.9    Net col_shift_reg[2] budget 36.579037 ns (21,22) -> (21,23)
Info:                Sink registro_inst.col_shift_reg_DFFRE_Q_DFFLC.A
Info:                Defined in:
Info:                  ../design/module_top.v:58.17-65.6
Info:                  ../design/module_row_scanner.v:4.23-4.36
Info:  0.0  0.9  Setup registro_inst.col_shift_reg_DFFRE_Q_DFFLC.A
Info: 0.5 ns logic, 0.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source debouncer_loop[3].debounce_inst.noisy_signal_IBUF_O$iob.O
Info: 10.5 10.5    Net debouncer_loop[3].debounce_inst.noisy_signal budget 37.037037 ns (46,23) -> (21,6)
Info:                Sink debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:48.23-53.14
Info:                  ../design/module_debouncer.v:4.11-4.23
Info:  1.0 11.6  Source debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC.F
Info:  0.5 12.0    Net debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F[3] budget 17.740519 ns (21,6) -> (21,5)
Info:                Sink debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC.D
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6 12.7  Source debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC.F
Info:  0.8 13.5    Net debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE budget 8.321259 ns (21,5) -> (21,7)
Info:                Sink debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0 13.5  Setup debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC.A
Info: 1.7 ns logic, 11.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge control_inst.clk':
Info: curr total
Info:  0.0  0.0  Source debouncer_loop[3].debounce_inst.noisy_signal_IBUF_O$iob.O
Info: 10.5 10.5    Net debouncer_loop[3].debounce_inst.noisy_signal budget 37.037037 ns (46,23) -> (21,6)
Info:                Sink debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:48.23-53.14
Info:                  ../design/module_debouncer.v:4.11-4.23
Info:  1.0 11.6  Source debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC.F
Info:  2.7 14.3    Net debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F[3] budget 17.740519 ns (21,6) -> (16,3)
Info:                Sink debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0 14.3  Setup debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC.A
Info: 1.0 ns logic, 13.3 ns routing

Info: Critical path report for cross-domain path 'posedge control_inst.clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source control_inst.stored_value_DFFCE_Q_D_LUT2_F_LC.Q
Info:  2.3  2.8    Net stored_value[7] budget 36.579037 ns (28,20) -> (29,13)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_ALULC.A
Info:                Defined in:
Info:                  ../design/module_top.v:17.18-17.30
Info:  1.0  3.8  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_ALULC.F
Info:  0.9  4.7    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[1] budget 17.774019 ns (29,13) -> (28,15)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0  5.7  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC.F
Info:  0.3  6.1    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 4.678148 ns (28,15) -> (28,15)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  6.2  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3  6.6    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 budget 4.678148 ns (28,15) -> (28,15)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4  6.9  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3  7.2    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 budget 4.678148 ns (28,15) -> (28,15)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5  7.8  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.OF
Info:  0.3  8.1    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1 budget 4.678148 ns (28,15) -> (28,15)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7  8.8  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_LC.OF
Info:  1.4 10.2    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[0] budget 4.678148 ns (28,15) -> (26,14)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 11.2  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 11.5    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1 budget 3.118504 ns (26,14) -> (26,14)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 11.7  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 12.0    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0 budget 3.118504 ns (26,14) -> (26,14)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 12.4  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_LC.OF
Info:  2.4 14.8    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM[2] budget 3.118504 ns (26,14) -> (30,11)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC.B
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 15.9  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC.F
Info:  0.9 16.8    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[5] budget 2.735185 ns (30,11) -> (30,12)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC.C
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 17.6  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC.F
Info:  0.3 17.9    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 budget 1.701190 ns (30,12) -> (30,12)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.9-151.11
Info:  0.2 18.1  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 18.4    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 budget 1.701190 ns (30,12) -> (30,12)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 18.8  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3 19.1    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 budget 1.701190 ns (30,12) -> (30,12)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 19.6  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.OF
Info:  0.3 20.0    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1 budget 1.701190 ns (30,12) -> (30,12)
Info:                Sink display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7 20.7  Source display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_LC.OF
Info:  1.4 22.0    Net display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM[2] budget 1.701190 ns (30,12) -> (32,13)
Info:                Sink display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC.B
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 23.1  Source display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 23.5    Net display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 budget 1.159573 ns (32,13) -> (32,13)
Info:                Sink display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 23.6  Source display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 24.0    Net display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 budget 1.159573 ns (32,13) -> (32,13)
Info:                Sink display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 24.3  Source display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3 24.7    Net display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 budget 1.159573 ns (32,13) -> (32,13)
Info:                Sink display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 25.2  Source display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.OF
Info:  0.3 25.5    Net display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1 budget 1.159573 ns (32,13) -> (32,13)
Info:                Sink display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7 26.2  Source display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_LC.OF
Info:  1.4 27.7    Net display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM[4] budget 1.159573 ns (32,13) -> (34,12)
Info:                Sink display_inst.anodo_o_LUT3_I0_F_LUT3_F_2_LC.C
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 28.5  Source display_inst.anodo_o_LUT3_I0_F_LUT3_F_2_LC.F
Info:  1.3 29.8    Net display_inst.anodo_o_LUT2_I0_F[0] budget 1.069502 ns (34,12) -> (36,10)
Info:                Sink display_inst.anodo_o_MUX2_LUT5_S0_11_I0_LUT4_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 30.8  Source display_inst.anodo_o_MUX2_LUT5_S0_11_I0_LUT4_F_LC.F
Info:  0.3 31.1    Net display_inst.anodo_o_MUX2_LUT5_S0_11_I0 budget 0.765223 ns (36,10) -> (36,10)
Info:                Sink display_inst.anodo_o_MUX2_LUT5_S0_11_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.9-151.11
Info:  0.2 31.3  Source display_inst.anodo_o_MUX2_LUT5_S0_11_LC.OF
Info:  0.3 31.6    Net display_inst.anodo_o_MUX2_LUT5_S0_11_O budget 0.765224 ns (36,10) -> (36,10)
Info:                Sink display_inst.anodo_o_MUX2_LUT5_S0_12_O_MUX2_LUT6_I0_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 32.0  Source display_inst.anodo_o_MUX2_LUT5_S0_12_O_MUX2_LUT6_I0_LC.OF
Info:  0.3 32.3    Net display_inst.anodo_o_MUX2_LUT5_S0_12_O_MUX2_LUT6_I0_O budget 0.765224 ns (36,10) -> (36,10)
Info:                Sink display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.9-163.11
Info:  0.5 32.8  Source display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC.OF
Info:  0.4 33.2    Net display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_I0 budget 0.765224 ns (36,10) -> (35,10)
Info:                Sink display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.9-169.11
Info:  0.7 34.0  Source display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_LC.OF
Info:  2.2 36.2    Net display_inst.anodo_o_MUX2_LUT6_S0_O[5] budget 0.765224 ns (35,10) -> (38,14)
Info:                Sink display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC.B
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 37.3  Source display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC.F
Info:  0.3 37.6    Net display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 budget 0.556032 ns (38,14) -> (38,14)
Info:                Sink display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.9-151.11
Info:  0.2 37.8  Source display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 38.1    Net display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 budget 0.556032 ns (38,14) -> (38,14)
Info:                Sink display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 38.5  Source display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3 38.8    Net display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1 budget 0.556032 ns (38,14) -> (38,14)
Info:                Sink display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 39.3  Source display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_LC.OF
Info:  0.4 39.7    Net display_inst.catodo_o_MUX2_LUT8_O_5_I0 budget 0.556032 ns (38,14) -> (37,14)
Info:                Sink display_inst.catodo_o_MUX2_LUT8_O_5_LC.I0
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.9-169.11
Info:  0.7 40.5  Source display_inst.catodo_o_MUX2_LUT8_O_5_LC.OF
Info:  4.3 44.8    Net display_inst.catodo_o[1] budget 0.556032 ns (37,14) -> (40,28)
Info:                Sink catodo_po_OBUF_O_5$iob.I
Info:                Defined in:
Info:                  ../design/module_top.v:85.23-91.6
Info:                  ../design/module_7_segments.v:8.24-8.32
Info: 18.9 ns logic, 25.9 ns routing

Info: Critical path report for cross-domain path 'posedge slow_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source registro_inst.col_shift_reg_DFFRE_Q_DFFLC.Q
Info:  0.8  1.3    Net col_shift_reg[3] budget 36.579037 ns (21,23) -> (21,22)
Info:                Sink debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F_LUT4_F_2_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:58.17-65.6
Info:                  ../design/module_row_scanner.v:4.23-4.36
Info:  1.0  2.3  Source debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F_LUT4_F_2_LC.F
Info:  0.4  2.7    Net debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F[1] budget 17.740519 ns (21,22) -> (21,21)
Info:                Sink control_inst.key_value_LUT4_F_I2_LUT3_F_LC.A
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0  3.7  Source control_inst.key_value_LUT4_F_I2_LUT3_F_LC.F
Info:  0.3  4.1    Net control_inst.key_value_LUT4_F_I2[1] budget 11.461013 ns (21,21) -> (21,21)
Info:                Sink control_inst.key_value_LUT4_F_1_LC.B
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1  5.2  Source control_inst.key_value_LUT4_F_1_LC.F
Info:  1.9  7.1    Net key_value[1] budget 6.657008 ns (21,21) -> (26,22)
Info:                Sink control_inst.key_pressed_prev_LUT2_I1_F_LUT3_F_LC.B
Info:                Defined in:
Info:                  ../design/module_top.v:58.17-65.6
Info:                  ../design/module_row_scanner.v:6.24-6.33
Info:  1.1  8.2  Source control_inst.key_pressed_prev_LUT2_I1_F_LUT3_F_LC.F
Info:  0.9  9.1    Net control_inst.key_pressed_prev_LUT2_I1_F[1] budget 5.364506 ns (26,22) -> (29,22)
Info:                Sink control_inst.key_pressed_prev_LUT2_I1_F_LUT3_I1_LC.B
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0  9.1  Setup control_inst.key_pressed_prev_LUT2_I1_F_LUT3_I1_LC.B
Info: 4.7 ns logic, 4.4 ns routing

Info: Critical path report for cross-domain path 'posedge slow_clk' -> 'posedge control_inst.clk':
Info: curr total
Info:  0.5  0.5  Source registro_inst.col_shift_reg_DFFRE_Q_DFFLC.Q
Info:  0.8  1.3    Net col_shift_reg[3] budget 36.579037 ns (21,23) -> (21,22)
Info:                Sink control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  ../design/module_top.v:58.17-65.6
Info:                  ../design/module_row_scanner.v:4.23-4.36
Info:  1.0  2.3  Source control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3  2.6    Net control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1 budget 8.669759 ns (21,22) -> (21,22)
Info:                Sink control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  2.8  Source control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_LC.OF
Info:  0.9  3.7    Net control_inst.key_value_LUT4_F_I2[3] budget 8.669759 ns (21,22) -> (21,22)
Info:                Sink control_inst.key_value_LUT4_F_LC.C
Info:                Defined in:
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8  4.5  Source control_inst.key_value_LUT4_F_LC.F
Info:  2.2  6.8    Net key_value[2] budget 6.771407 ns (21,22) -> (27,21)
Info:                Sink control_inst.key_value_ALU_I0_1_ALULC.A
Info:                Defined in:
Info:                  ../design/module_top.v:58.17-65.6
Info:                  ../design/module_row_scanner.v:6.24-6.33
Info:  1.0  7.8  Source control_inst.key_value_ALU_I0_1_ALULC.F
Info:  0.4  8.2    Net control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1[1] budget 5.471006 ns (27,21) -> (26,21)
Info:                Sink control_inst.temp_value_DFFCE_Q_5_D_LUT2_F_LC.B
Info:                Defined in:
Info:                  ../design/module_top.v:68.19-76.6
Info:                  ../design/module_input_control.v:31.35-31.62
Info:                  C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v:34.28-34.29
Info:  0.0  8.2  Setup control_inst.temp_value_DFFCE_Q_5_D_LUT2_F_LC.B
Info: 3.5 ns logic, 4.7 ns routing

Info: Max frequency for clock 'control_inst.clk': 106.55 MHz (PASS at 27.00 MHz)
Info: Max frequency for clock         'slow_clk': 1149.43 MHz (PASS at 27.00 MHz)

Info: Max delay <async>                  -> <async>                 : 13.48 ns
Info: Max delay <async>                  -> posedge control_inst.clk: 14.29 ns
Info: Max delay posedge control_inst.clk -> <async>                 : 44.76 ns
Info: Max delay posedge slow_clk         -> <async>                 : 9.07 ns
Info: Max delay posedge slow_clk         -> posedge control_inst.clk: 8.20 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [ -7726,  -5527) |+
Info: [ -5527,  -3328) |+
Info: [ -3328,  -1129) | 
Info: [ -1129,   1070) |*+
Info: [  1070,   3269) |******+
Info: [  3269,   5468) |**+
Info: [  5468,   7667) |+
Info: [  7667,   9866) |**+
Info: [  9866,  12065) |+
Info: [ 12065,  14264) |*+
Info: [ 14264,  16463) |+
Info: [ 16463,  18662) |+
Info: [ 18662,  20861) |*+
Info: [ 20861,  23060) |*+
Info: [ 23060,  25259) |*****+
Info: [ 25259,  27458) |******+
Info: [ 27458,  29657) |************+
Info: [ 29657,  31856) |*********+
Info: [ 31856,  34055) |*******************+
Info: [ 34055,  36254) |************************************************************ 

Info: Program finished normally.
