|Camera
CLOCK_50 => ~NO_FANOUT~
CLOCK2_50 => CLOCK2_50.IN3
CLOCK3_50 => ~NO_FANOUT~
SMA_CLKIN => ~NO_FANOUT~
SMA_CLKOUT << <GND>
LEDG[0] << value_perc[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] << value_perc[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] << value_perc[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] << value_perc[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] << value_perc[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] << value_perc[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] << value_perc[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] << value_perc[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] << value_perc[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] << SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << SW[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] << SW[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] << SW[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] << SW[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] << SW[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] << SW[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] << SW[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] << SW[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] << SW[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] << SW[17].DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => KEY[0].IN2
KEY[1] => KEY[1].IN1
KEY[2] => _.IN1
KEY[3] => comb.IN1
EX_IO[0] <> <UNC>
EX_IO[1] <> <UNC>
EX_IO[2] <> <UNC>
EX_IO[3] <> <UNC>
EX_IO[4] <> <UNC>
EX_IO[5] <> <UNC>
EX_IO[6] <> <UNC>
SW[0] => SW[0].IN1
SW[1] => LEDR[1].DATAIN
SW[2] => LEDR[2].DATAIN
SW[3] => LEDR[3].DATAIN
SW[4] => LEDR[4].DATAIN
SW[5] => LEDR[5].DATAIN
SW[6] => LEDR[6].DATAIN
SW[7] => LEDR[7].DATAIN
SW[8] => LEDR[8].DATAIN
SW[9] => LEDR[9].DATAIN
SW[10] => LEDR[10].DATAIN
SW[11] => LEDR[11].DATAIN
SW[12] => LEDR[12].DATAIN
SW[13] => LEDR[13].DATAIN
SW[14] => LEDR[14].DATAIN
SW[15] => LEDR[15].DATAIN
SW[16] => LEDR[16].DATAIN
SW[17] => SW[17].IN2
HEX0[0] << SEG7_LUT_8:u5.oSEG0
HEX0[1] << SEG7_LUT_8:u5.oSEG0
HEX0[2] << SEG7_LUT_8:u5.oSEG0
HEX0[3] << SEG7_LUT_8:u5.oSEG0
HEX0[4] << SEG7_LUT_8:u5.oSEG0
HEX0[5] << SEG7_LUT_8:u5.oSEG0
HEX0[6] << SEG7_LUT_8:u5.oSEG0
HEX1[0] << SEG7_LUT_8:u5.oSEG1
HEX1[1] << SEG7_LUT_8:u5.oSEG1
HEX1[2] << SEG7_LUT_8:u5.oSEG1
HEX1[3] << SEG7_LUT_8:u5.oSEG1
HEX1[4] << SEG7_LUT_8:u5.oSEG1
HEX1[5] << SEG7_LUT_8:u5.oSEG1
HEX1[6] << SEG7_LUT_8:u5.oSEG1
HEX2[0] << SEG7_LUT_8:u5.oSEG2
HEX2[1] << SEG7_LUT_8:u5.oSEG2
HEX2[2] << SEG7_LUT_8:u5.oSEG2
HEX2[3] << SEG7_LUT_8:u5.oSEG2
HEX2[4] << SEG7_LUT_8:u5.oSEG2
HEX2[5] << SEG7_LUT_8:u5.oSEG2
HEX2[6] << SEG7_LUT_8:u5.oSEG2
HEX3[0] << SEG7_LUT_8:u5.oSEG3
HEX3[1] << SEG7_LUT_8:u5.oSEG3
HEX3[2] << SEG7_LUT_8:u5.oSEG3
HEX3[3] << SEG7_LUT_8:u5.oSEG3
HEX3[4] << SEG7_LUT_8:u5.oSEG3
HEX3[5] << SEG7_LUT_8:u5.oSEG3
HEX3[6] << SEG7_LUT_8:u5.oSEG3
HEX4[0] << SEG7_LUT_8:u5.oSEG4
HEX4[1] << SEG7_LUT_8:u5.oSEG4
HEX4[2] << SEG7_LUT_8:u5.oSEG4
HEX4[3] << SEG7_LUT_8:u5.oSEG4
HEX4[4] << SEG7_LUT_8:u5.oSEG4
HEX4[5] << SEG7_LUT_8:u5.oSEG4
HEX4[6] << SEG7_LUT_8:u5.oSEG4
HEX5[0] << SEG7_LUT_8:u5.oSEG5
HEX5[1] << SEG7_LUT_8:u5.oSEG5
HEX5[2] << SEG7_LUT_8:u5.oSEG5
HEX5[3] << SEG7_LUT_8:u5.oSEG5
HEX5[4] << SEG7_LUT_8:u5.oSEG5
HEX5[5] << SEG7_LUT_8:u5.oSEG5
HEX5[6] << SEG7_LUT_8:u5.oSEG5
HEX6[0] << SEG7_LUT_8:u5.oSEG6
HEX6[1] << SEG7_LUT_8:u5.oSEG6
HEX6[2] << SEG7_LUT_8:u5.oSEG6
HEX6[3] << SEG7_LUT_8:u5.oSEG6
HEX6[4] << SEG7_LUT_8:u5.oSEG6
HEX6[5] << SEG7_LUT_8:u5.oSEG6
HEX6[6] << SEG7_LUT_8:u5.oSEG6
HEX7[0] << SEG7_LUT_8:u5.oSEG7
HEX7[1] << SEG7_LUT_8:u5.oSEG7
HEX7[2] << SEG7_LUT_8:u5.oSEG7
HEX7[3] << SEG7_LUT_8:u5.oSEG7
HEX7[4] << SEG7_LUT_8:u5.oSEG7
HEX7[5] << SEG7_LUT_8:u5.oSEG7
HEX7[6] << SEG7_LUT_8:u5.oSEG7
LCD_BLON << <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN << <GND>
LCD_ON << <GND>
LCD_RS << <GND>
LCD_RW << <GND>
UART_CTS << <GND>
UART_RTS => ~NO_FANOUT~
UART_RXD => UART_TXD.DATAIN
UART_TXD << UART_RXD.DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
SD_CLK << <GND>
SD_CMD <> <UNC>
SD_DAT[0] <> <UNC>
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> <UNC>
SD_WP_N => ~NO_FANOUT~
VGA_B[0] << <GND>
VGA_B[1] << <GND>
VGA_B[2] << <GND>
VGA_B[3] << <GND>
VGA_B[4] << <GND>
VGA_B[5] << <GND>
VGA_B[6] << <GND>
VGA_B[7] << <GND>
VGA_BLANK_N << <GND>
VGA_CLK << <GND>
VGA_G[0] << <GND>
VGA_G[1] << <GND>
VGA_G[2] << <GND>
VGA_G[3] << <GND>
VGA_G[4] << <GND>
VGA_G[5] << <GND>
VGA_G[6] << <GND>
VGA_G[7] << <GND>
VGA_HS << <GND>
VGA_R[0] << <GND>
VGA_R[1] << <GND>
VGA_R[2] << <GND>
VGA_R[3] << <GND>
VGA_R[4] << <GND>
VGA_R[5] << <GND>
VGA_R[6] << <GND>
VGA_R[7] << <GND>
VGA_SYNC_N << <GND>
VGA_VS << <GND>
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT << <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK << <GND>
EEP_I2C_SCLK << <GND>
EEP_I2C_SDAT <> <UNC>
I2C_SCLK << <GND>
I2C_SDAT <> <UNC>
ENET0_GTX_CLK << <GND>
ENET0_INT_N => ~NO_FANOUT~
ENET0_LINK100 => ~NO_FANOUT~
ENET0_MDC << <GND>
ENET0_MDIO <> <UNC>
ENET0_RST_N << <GND>
ENET0_RX_CLK => ~NO_FANOUT~
ENET0_RX_COL => ~NO_FANOUT~
ENET0_RX_CRS => ~NO_FANOUT~
ENET0_RX_DATA[0] => ~NO_FANOUT~
ENET0_RX_DATA[1] => ~NO_FANOUT~
ENET0_RX_DATA[2] => ~NO_FANOUT~
ENET0_RX_DATA[3] => ~NO_FANOUT~
ENET0_RX_DV => ~NO_FANOUT~
ENET0_RX_ER => ~NO_FANOUT~
ENET0_TX_CLK => ~NO_FANOUT~
ENET0_TX_DATA[0] << <GND>
ENET0_TX_DATA[1] << <GND>
ENET0_TX_DATA[2] << <GND>
ENET0_TX_DATA[3] << <GND>
ENET0_TX_EN << <GND>
ENET0_TX_ER << <GND>
ENETCLK_25 => ~NO_FANOUT~
ENET1_GTX_CLK << <GND>
ENET1_INT_N => ~NO_FANOUT~
ENET1_LINK100 => ~NO_FANOUT~
ENET1_MDC << <GND>
ENET1_MDIO <> <UNC>
ENET1_RST_N << <GND>
ENET1_RX_CLK => ~NO_FANOUT~
ENET1_RX_COL => ~NO_FANOUT~
ENET1_RX_CRS => ~NO_FANOUT~
ENET1_RX_DATA[0] => ~NO_FANOUT~
ENET1_RX_DATA[1] => ~NO_FANOUT~
ENET1_RX_DATA[2] => ~NO_FANOUT~
ENET1_RX_DATA[3] => ~NO_FANOUT~
ENET1_RX_DV => ~NO_FANOUT~
ENET1_RX_ER => ~NO_FANOUT~
ENET1_TX_CLK => ~NO_FANOUT~
ENET1_TX_DATA[0] << <GND>
ENET1_TX_DATA[1] << <GND>
ENET1_TX_DATA[2] << <GND>
ENET1_TX_DATA[3] << <GND>
ENET1_TX_EN << <GND>
ENET1_TX_ER << <GND>
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N << <GND>
TD_VS => ~NO_FANOUT~
OTG_ADDR[0] << <GND>
OTG_ADDR[1] << <GND>
OTG_CS_N << <GND>
OTG_DACK_N[0] << <GND>
OTG_DACK_N[1] << <GND>
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_DREQ[0] => ~NO_FANOUT~
OTG_DREQ[1] => ~NO_FANOUT~
OTG_FSPEED <> <UNC>
OTG_INT[0] => ~NO_FANOUT~
OTG_INT[1] => ~NO_FANOUT~
OTG_LSPEED <> <UNC>
OTG_RD_N << <GND>
OTG_RST_N << <GND>
OTG_WE_N << <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_ADDR[0] << Sdram_Control:u7.SA
DRAM_ADDR[1] << Sdram_Control:u7.SA
DRAM_ADDR[2] << Sdram_Control:u7.SA
DRAM_ADDR[3] << Sdram_Control:u7.SA
DRAM_ADDR[4] << Sdram_Control:u7.SA
DRAM_ADDR[5] << Sdram_Control:u7.SA
DRAM_ADDR[6] << Sdram_Control:u7.SA
DRAM_ADDR[7] << Sdram_Control:u7.SA
DRAM_ADDR[8] << Sdram_Control:u7.SA
DRAM_ADDR[9] << Sdram_Control:u7.SA
DRAM_ADDR[10] << Sdram_Control:u7.SA
DRAM_ADDR[11] << Sdram_Control:u7.SA
DRAM_ADDR[12] << Sdram_Control:u7.SA
DRAM_BA[0] << Sdram_Control:u7.BA
DRAM_BA[1] << Sdram_Control:u7.BA
DRAM_CAS_N << Sdram_Control:u7.CAS_N
DRAM_CKE << Sdram_Control:u7.CKE
DRAM_CLK << sdram_pll:u6.c1
DRAM_CS_N << Sdram_Control:u7.CS_N
DRAM_DQ[0] <> Sdram_Control:u7.DQ
DRAM_DQ[1] <> Sdram_Control:u7.DQ
DRAM_DQ[2] <> Sdram_Control:u7.DQ
DRAM_DQ[3] <> Sdram_Control:u7.DQ
DRAM_DQ[4] <> Sdram_Control:u7.DQ
DRAM_DQ[5] <> Sdram_Control:u7.DQ
DRAM_DQ[6] <> Sdram_Control:u7.DQ
DRAM_DQ[7] <> Sdram_Control:u7.DQ
DRAM_DQ[8] <> Sdram_Control:u7.DQ
DRAM_DQ[9] <> Sdram_Control:u7.DQ
DRAM_DQ[10] <> Sdram_Control:u7.DQ
DRAM_DQ[11] <> Sdram_Control:u7.DQ
DRAM_DQ[12] <> Sdram_Control:u7.DQ
DRAM_DQ[13] <> Sdram_Control:u7.DQ
DRAM_DQ[14] <> Sdram_Control:u7.DQ
DRAM_DQ[15] <> Sdram_Control:u7.DQ
DRAM_DQ[16] <> Sdram_Control:u7.DQ
DRAM_DQ[17] <> Sdram_Control:u7.DQ
DRAM_DQ[18] <> Sdram_Control:u7.DQ
DRAM_DQ[19] <> Sdram_Control:u7.DQ
DRAM_DQ[20] <> Sdram_Control:u7.DQ
DRAM_DQ[21] <> Sdram_Control:u7.DQ
DRAM_DQ[22] <> Sdram_Control:u7.DQ
DRAM_DQ[23] <> Sdram_Control:u7.DQ
DRAM_DQ[24] <> Sdram_Control:u7.DQ
DRAM_DQ[25] <> Sdram_Control:u7.DQ
DRAM_DQ[26] <> Sdram_Control:u7.DQ
DRAM_DQ[27] <> Sdram_Control:u7.DQ
DRAM_DQ[28] <> Sdram_Control:u7.DQ
DRAM_DQ[29] <> Sdram_Control:u7.DQ
DRAM_DQ[30] <> Sdram_Control:u7.DQ
DRAM_DQ[31] <> Sdram_Control:u7.DQ
DRAM_DQM[0] << Sdram_Control:u7.DQM
DRAM_DQM[1] << Sdram_Control:u7.DQM
DRAM_DQM[2] << Sdram_Control:u7.DQM
DRAM_DQM[3] << Sdram_Control:u7.DQM
DRAM_RAS_N << Sdram_Control:u7.RAS_N
DRAM_WE_N << Sdram_Control:u7.WE_N
SRAM_ADDR[0] << <GND>
SRAM_ADDR[1] << <GND>
SRAM_ADDR[2] << <GND>
SRAM_ADDR[3] << <GND>
SRAM_ADDR[4] << <GND>
SRAM_ADDR[5] << <GND>
SRAM_ADDR[6] << <GND>
SRAM_ADDR[7] << <GND>
SRAM_ADDR[8] << <GND>
SRAM_ADDR[9] << <GND>
SRAM_ADDR[10] << <GND>
SRAM_ADDR[11] << <GND>
SRAM_ADDR[12] << <GND>
SRAM_ADDR[13] << <GND>
SRAM_ADDR[14] << <GND>
SRAM_ADDR[15] << <GND>
SRAM_ADDR[16] << <GND>
SRAM_ADDR[17] << <GND>
SRAM_ADDR[18] << <GND>
SRAM_ADDR[19] << <GND>
SRAM_CE_N << <GND>
SRAM_DQ[0] <> <UNC>
SRAM_DQ[1] <> <UNC>
SRAM_DQ[2] <> <UNC>
SRAM_DQ[3] <> <UNC>
SRAM_DQ[4] <> <UNC>
SRAM_DQ[5] <> <UNC>
SRAM_DQ[6] <> <UNC>
SRAM_DQ[7] <> <UNC>
SRAM_DQ[8] <> <UNC>
SRAM_DQ[9] <> <UNC>
SRAM_DQ[10] <> <UNC>
SRAM_DQ[11] <> <UNC>
SRAM_DQ[12] <> <UNC>
SRAM_DQ[13] <> <UNC>
SRAM_DQ[14] <> <UNC>
SRAM_DQ[15] <> <UNC>
SRAM_LB_N << <GND>
SRAM_OE_N << <GND>
SRAM_UB_N << <GND>
SRAM_WE_N << <GND>
FL_ADDR[0] << <GND>
FL_ADDR[1] << <GND>
FL_ADDR[2] << <GND>
FL_ADDR[3] << <GND>
FL_ADDR[4] << <GND>
FL_ADDR[5] << <GND>
FL_ADDR[6] << <GND>
FL_ADDR[7] << <GND>
FL_ADDR[8] << <GND>
FL_ADDR[9] << <GND>
FL_ADDR[10] << <GND>
FL_ADDR[11] << <GND>
FL_ADDR[12] << <GND>
FL_ADDR[13] << <GND>
FL_ADDR[14] << <GND>
FL_ADDR[15] << <GND>
FL_ADDR[16] << <GND>
FL_ADDR[17] << <GND>
FL_ADDR[18] << <GND>
FL_ADDR[19] << <GND>
FL_ADDR[20] << <GND>
FL_ADDR[21] << <GND>
FL_ADDR[22] << <GND>
FL_CE_N << <GND>
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
FL_OE_N << <GND>
FL_RST_N << <GND>
FL_RY => ~NO_FANOUT~
FL_WE_N << <GND>
FL_WP_N << <GND>
LCD_B[0] << classificador:s3.bo
LCD_B[1] << classificador:s3.bo
LCD_B[2] << classificador:s3.bo
LCD_B[3] << classificador:s3.bo
LCD_B[4] << classificador:s3.bo
LCD_B[5] << classificador:s3.bo
LCD_B[6] << classificador:s3.bo
LCD_B[7] << classificador:s3.bo
LCD_DCLK << LTP_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
LCD_G[0] << classificador:s3.go
LCD_G[1] << classificador:s3.go
LCD_G[2] << classificador:s3.go
LCD_G[3] << classificador:s3.go
LCD_G[4] << classificador:s3.go
LCD_G[5] << classificador:s3.go
LCD_G[6] << classificador:s3.go
LCD_G[7] << classificador:s3.go
LCD_HSD << ltp_controller:u1.oHD
TOUCH_I2C_SCL << <GND>
TOUCH_I2C_SDA <> <UNC>
TOUCH_INT_n => ~NO_FANOUT~
LCD_R[0] << classificador:s3.ro
LCD_R[1] << classificador:s3.ro
LCD_R[2] << classificador:s3.ro
LCD_R[3] << classificador:s3.ro
LCD_R[4] << classificador:s3.ro
LCD_R[5] << classificador:s3.ro
LCD_R[6] << classificador:s3.ro
LCD_R[7] << classificador:s3.ro
LCD_VSD << ltp_controller:u1.oVD
LCD_DITH << <GND>
LCD_MODE << <GND>
LCD_POWER_CTL << <VCC>
LCD_UPDN << <GND>
LCD_RSTB << <VCC>
LCD_DE << <GND>
LCD_SHLR << <GND>
LCD_DIM << <VCC>
CAMERA_LVAL => rCCD_LVAL.DATAIN
CAMERA_PIXCLK => CAMERA_PIXCLK.IN3
CAMERA_RESET_n << DLY_RST_1.DB_MAX_OUTPUT_PORT_TYPE
CAMERA_SCLK << I2C_CCD_Config:u8.I2C_SCLK
CAMERA_SDATA <> I2C_CCD_Config:u8.I2C_SDAT
CAMERA_STROBE => ~NO_FANOUT~
CAMERA_TRIGGER << <VCC>
CAMERA_XCLKIN << sdram_pll:u6.c2
CAMERA_D[0] => rCCD_DATA[0].DATAIN
CAMERA_D[1] => rCCD_DATA[1].DATAIN
CAMERA_D[2] => rCCD_DATA[2].DATAIN
CAMERA_D[3] => rCCD_DATA[3].DATAIN
CAMERA_D[4] => rCCD_DATA[4].DATAIN
CAMERA_D[5] => rCCD_DATA[5].DATAIN
CAMERA_D[6] => rCCD_DATA[6].DATAIN
CAMERA_D[7] => rCCD_DATA[7].DATAIN
CAMERA_D[8] => rCCD_DATA[8].DATAIN
CAMERA_D[9] => rCCD_DATA[9].DATAIN
CAMERA_D[10] => rCCD_DATA[10].DATAIN
CAMERA_D[11] => rCCD_DATA[11].DATAIN
CAMERA_FVAL => rCCD_FVAL.DATAIN
LSENSOR_ADDR_SEL << <GND>
LSENSOR_SCL << <GND>
LSENSOR_SDA <> <UNC>
LSENSOR_INT => ~NO_FANOUT~
GSENSOR_CS_n << <GND>
GSENSOR_INT1 => ~NO_FANOUT~
GSENSOR_INT2 => ~NO_FANOUT~
GSENSOR_ALT_ADDR << <GND>
GSENSOR_SDA_SDI_SDIO <> <UNC>
GSENSOR_SCL_SCLK << <GND>


|Camera|Reset_Delay:u2
iCLK => oRST_4~reg0.CLK
iCLK => oRST_3~reg0.CLK
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oRST_4~reg0.ACLR
iRST => oRST_3~reg0.ACLR
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_3 <= oRST_3~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_4 <= oRST_4~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
oFrame_clk <= frameclk.DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA.DATAB
iDATA[1] => mCCD_DATA.DATAB
iDATA[2] => mCCD_DATA.DATAB
iDATA[3] => mCCD_DATA.DATAB
iDATA[4] => mCCD_DATA.DATAB
iDATA[5] => mCCD_DATA.DATAB
iDATA[6] => mCCD_DATA.DATAB
iDATA[7] => mCCD_DATA.DATAB
iDATA[8] => mCCD_DATA.DATAB
iDATA[9] => mCCD_DATA.DATAB
iDATA[10] => mCCD_DATA.DATAB
iDATA[11] => mCCD_DATA.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_LVAL.DATAIN
iSTART => mSTART.OUTPUTSELECT
iEND => mSTART.OUTPUTSELECT
iCLK => mCCD_DATA[0].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[11].CLK
iCLK => frameclk.CLK
iCLK => Frame_Cont[0].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Y_Cont[0].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[15].CLK
iCLK => X_Cont[0].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[15].CLK
iCLK => mCCD_LVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => Pre_FVAL.CLK
iCLK => mSTART.CLK
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[15].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[15].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => frameclk.ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mSTART.ACLR


|Camera|RAW2RGB:u4
iCLK => iCLK.IN1
iRST_n => rBlue[0].ACLR
iRST_n => rBlue[1].ACLR
iRST_n => rBlue[2].ACLR
iRST_n => rBlue[3].ACLR
iRST_n => rBlue[4].ACLR
iRST_n => rBlue[5].ACLR
iRST_n => rBlue[6].ACLR
iRST_n => rBlue[7].ACLR
iRST_n => rBlue[8].ACLR
iRST_n => rBlue[9].ACLR
iRST_n => rBlue[10].ACLR
iRST_n => rBlue[11].ACLR
iRST_n => rGreen[1].ACLR
iRST_n => rGreen[2].ACLR
iRST_n => rGreen[3].ACLR
iRST_n => rGreen[4].ACLR
iRST_n => rGreen[5].ACLR
iRST_n => rGreen[6].ACLR
iRST_n => rGreen[7].ACLR
iRST_n => rGreen[8].ACLR
iRST_n => rGreen[9].ACLR
iRST_n => rGreen[10].ACLR
iRST_n => rGreen[11].ACLR
iRST_n => rGreen[12].ACLR
iRST_n => rRed[0].ACLR
iRST_n => rRed[1].ACLR
iRST_n => rRed[2].ACLR
iRST_n => rRed[3].ACLR
iRST_n => rRed[4].ACLR
iRST_n => rRed[5].ACLR
iRST_n => rRed[6].ACLR
iRST_n => rRed[7].ACLR
iRST_n => rRed[8].ACLR
iRST_n => rRed[9].ACLR
iRST_n => rRed[10].ACLR
iRST_n => rRed[11].ACLR
iRST_n => dval_ctrl.ACLR
iRST_n => dval_ctrl_en.ACLR
iRST_n => rDval.ACLR
iRST_n => wData1_d1[0].ACLR
iRST_n => wData1_d1[1].ACLR
iRST_n => wData1_d1[2].ACLR
iRST_n => wData1_d1[3].ACLR
iRST_n => wData1_d1[4].ACLR
iRST_n => wData1_d1[5].ACLR
iRST_n => wData1_d1[6].ACLR
iRST_n => wData1_d1[7].ACLR
iRST_n => wData1_d1[8].ACLR
iRST_n => wData1_d1[9].ACLR
iRST_n => wData1_d1[10].ACLR
iRST_n => wData1_d1[11].ACLR
iRST_n => wData0_d1[0].ACLR
iRST_n => wData0_d1[1].ACLR
iRST_n => wData0_d1[2].ACLR
iRST_n => wData0_d1[3].ACLR
iRST_n => wData0_d1[4].ACLR
iRST_n => wData0_d1[5].ACLR
iRST_n => wData0_d1[6].ACLR
iRST_n => wData0_d1[7].ACLR
iRST_n => wData0_d1[8].ACLR
iRST_n => wData0_d1[9].ACLR
iRST_n => wData0_d1[10].ACLR
iRST_n => wData0_d1[11].ACLR
iData[0] => iData[0].IN1
iData[1] => iData[1].IN1
iData[2] => iData[2].IN1
iData[3] => iData[3].IN1
iData[4] => iData[4].IN1
iData[5] => iData[5].IN1
iData[6] => iData[6].IN1
iData[7] => iData[7].IN1
iData[8] => iData[8].IN1
iData[9] => iData[9].IN1
iData[10] => iData[10].IN1
iData[11] => iData[11].IN1
iDval => iDval.IN1
oRed[0] <= rRed[0].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= rRed[1].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= rRed[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= rRed[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= rRed[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= rRed[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= rRed[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= rRed[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= rRed[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= rRed[9].DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= rRed[10].DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= rRed[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= rGreen[1].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= rGreen[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= rGreen[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= rGreen[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= rGreen[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= rGreen[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= rGreen[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= rGreen[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= rGreen[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= rGreen[10].DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= rGreen[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= rGreen[12].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= rBlue[0].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= rBlue[1].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= rBlue[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= rBlue[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= rBlue[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= rBlue[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= rBlue[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= rBlue[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= rBlue[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= rBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= rBlue[10].DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= rBlue[11].DB_MAX_OUTPUT_PORT_TYPE
oDval <= oDval.DB_MAX_OUTPUT_PORT_TYPE
iMIRROR => data_control[0].OUTPUTSELECT
iX_Cont[0] => data_control[0].DATAB
iX_Cont[0] => data_control[0].DATAA
iX_Cont[1] => ~NO_FANOUT~
iX_Cont[2] => ~NO_FANOUT~
iX_Cont[3] => ~NO_FANOUT~
iX_Cont[4] => ~NO_FANOUT~
iX_Cont[5] => ~NO_FANOUT~
iX_Cont[6] => ~NO_FANOUT~
iX_Cont[7] => ~NO_FANOUT~
iX_Cont[8] => ~NO_FANOUT~
iX_Cont[9] => ~NO_FANOUT~
iX_Cont[10] => ~NO_FANOUT~
iX_Cont[11] => ~NO_FANOUT~
iX_Cont[12] => ~NO_FANOUT~
iX_Cont[13] => ~NO_FANOUT~
iX_Cont[14] => ~NO_FANOUT~
iX_Cont[15] => ~NO_FANOUT~
iY_Cont[0] => LessThan0.IN32
iY_Cont[0] => Equal0.IN0
iY_Cont[0] => Equal1.IN0
iY_Cont[0] => Equal2.IN0
iY_Cont[0] => Equal3.IN1
iY_Cont[1] => LessThan0.IN31
iY_Cont[2] => LessThan0.IN30
iY_Cont[3] => LessThan0.IN29
iY_Cont[4] => LessThan0.IN28
iY_Cont[5] => LessThan0.IN27
iY_Cont[6] => LessThan0.IN26
iY_Cont[7] => LessThan0.IN25
iY_Cont[8] => LessThan0.IN24
iY_Cont[9] => LessThan0.IN23
iY_Cont[10] => LessThan0.IN22
iY_Cont[11] => LessThan0.IN21
iY_Cont[12] => LessThan0.IN20
iY_Cont[13] => LessThan0.IN19
iY_Cont[14] => LessThan0.IN18
iY_Cont[15] => LessThan0.IN17


|Camera|RAW2RGB:u4|Line_Buffer:L1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[16] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[17] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[18] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[19] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[20] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[21] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[22] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[23] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_rmu:auto_generated.shiftin[0]
shiftin[1] => shift_taps_rmu:auto_generated.shiftin[1]
shiftin[2] => shift_taps_rmu:auto_generated.shiftin[2]
shiftin[3] => shift_taps_rmu:auto_generated.shiftin[3]
shiftin[4] => shift_taps_rmu:auto_generated.shiftin[4]
shiftin[5] => shift_taps_rmu:auto_generated.shiftin[5]
shiftin[6] => shift_taps_rmu:auto_generated.shiftin[6]
shiftin[7] => shift_taps_rmu:auto_generated.shiftin[7]
shiftin[8] => shift_taps_rmu:auto_generated.shiftin[8]
shiftin[9] => shift_taps_rmu:auto_generated.shiftin[9]
shiftin[10] => shift_taps_rmu:auto_generated.shiftin[10]
shiftin[11] => shift_taps_rmu:auto_generated.shiftin[11]
clock => shift_taps_rmu:auto_generated.clock
clken => shift_taps_rmu:auto_generated.clken
shiftout[0] <= shift_taps_rmu:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_rmu:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_rmu:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_rmu:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_rmu:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_rmu:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_rmu:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_rmu:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_rmu:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_rmu:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_rmu:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_rmu:auto_generated.shiftout[11]
taps[0] <= shift_taps_rmu:auto_generated.taps[0]
taps[1] <= shift_taps_rmu:auto_generated.taps[1]
taps[2] <= shift_taps_rmu:auto_generated.taps[2]
taps[3] <= shift_taps_rmu:auto_generated.taps[3]
taps[4] <= shift_taps_rmu:auto_generated.taps[4]
taps[5] <= shift_taps_rmu:auto_generated.taps[5]
taps[6] <= shift_taps_rmu:auto_generated.taps[6]
taps[7] <= shift_taps_rmu:auto_generated.taps[7]
taps[8] <= shift_taps_rmu:auto_generated.taps[8]
taps[9] <= shift_taps_rmu:auto_generated.taps[9]
taps[10] <= shift_taps_rmu:auto_generated.taps[10]
taps[11] <= shift_taps_rmu:auto_generated.taps[11]
taps[12] <= shift_taps_rmu:auto_generated.taps[12]
taps[13] <= shift_taps_rmu:auto_generated.taps[13]
taps[14] <= shift_taps_rmu:auto_generated.taps[14]
taps[15] <= shift_taps_rmu:auto_generated.taps[15]
taps[16] <= shift_taps_rmu:auto_generated.taps[16]
taps[17] <= shift_taps_rmu:auto_generated.taps[17]
taps[18] <= shift_taps_rmu:auto_generated.taps[18]
taps[19] <= shift_taps_rmu:auto_generated.taps[19]
taps[20] <= shift_taps_rmu:auto_generated.taps[20]
taps[21] <= shift_taps_rmu:auto_generated.taps[21]
taps[22] <= shift_taps_rmu:auto_generated.taps[22]
taps[23] <= shift_taps_rmu:auto_generated.taps[23]
aclr => ~NO_FANOUT~


|Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated
clken => altsyncram_0ka1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clock => altsyncram_0ka1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
shiftin[0] => altsyncram_0ka1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_0ka1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_0ka1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_0ka1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_0ka1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_0ka1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_0ka1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_0ka1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_0ka1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_0ka1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_0ka1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_0ka1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_0ka1:altsyncram2.q_b[12]
shiftout[1] <= altsyncram_0ka1:altsyncram2.q_b[13]
shiftout[2] <= altsyncram_0ka1:altsyncram2.q_b[14]
shiftout[3] <= altsyncram_0ka1:altsyncram2.q_b[15]
shiftout[4] <= altsyncram_0ka1:altsyncram2.q_b[16]
shiftout[5] <= altsyncram_0ka1:altsyncram2.q_b[17]
shiftout[6] <= altsyncram_0ka1:altsyncram2.q_b[18]
shiftout[7] <= altsyncram_0ka1:altsyncram2.q_b[19]
shiftout[8] <= altsyncram_0ka1:altsyncram2.q_b[20]
shiftout[9] <= altsyncram_0ka1:altsyncram2.q_b[21]
shiftout[10] <= altsyncram_0ka1:altsyncram2.q_b[22]
shiftout[11] <= altsyncram_0ka1:altsyncram2.q_b[23]
taps[0] <= altsyncram_0ka1:altsyncram2.q_b[0]
taps[1] <= altsyncram_0ka1:altsyncram2.q_b[1]
taps[2] <= altsyncram_0ka1:altsyncram2.q_b[2]
taps[3] <= altsyncram_0ka1:altsyncram2.q_b[3]
taps[4] <= altsyncram_0ka1:altsyncram2.q_b[4]
taps[5] <= altsyncram_0ka1:altsyncram2.q_b[5]
taps[6] <= altsyncram_0ka1:altsyncram2.q_b[6]
taps[7] <= altsyncram_0ka1:altsyncram2.q_b[7]
taps[8] <= altsyncram_0ka1:altsyncram2.q_b[8]
taps[9] <= altsyncram_0ka1:altsyncram2.q_b[9]
taps[10] <= altsyncram_0ka1:altsyncram2.q_b[10]
taps[11] <= altsyncram_0ka1:altsyncram2.q_b[11]
taps[12] <= altsyncram_0ka1:altsyncram2.q_b[12]
taps[13] <= altsyncram_0ka1:altsyncram2.q_b[13]
taps[14] <= altsyncram_0ka1:altsyncram2.q_b[14]
taps[15] <= altsyncram_0ka1:altsyncram2.q_b[15]
taps[16] <= altsyncram_0ka1:altsyncram2.q_b[16]
taps[17] <= altsyncram_0ka1:altsyncram2.q_b[17]
taps[18] <= altsyncram_0ka1:altsyncram2.q_b[18]
taps[19] <= altsyncram_0ka1:altsyncram2.q_b[19]
taps[20] <= altsyncram_0ka1:altsyncram2.q_b[20]
taps[21] <= altsyncram_0ka1:altsyncram2.q_b[21]
taps[22] <= altsyncram_0ka1:altsyncram2.q_b[22]
taps[23] <= altsyncram_0ka1:altsyncram2.q_b[23]


|Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE


|Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Camera|sdram_pll:u6
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|Camera|sdram_pll:u6|altpll:altpll_component
inclk[0] => altpll_qsr2:auto_generated.inclk[0]
inclk[1] => altpll_qsr2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Camera|sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Camera|Sdram_Control:u7
RESET_N => RESET_N.IN3
CLK => CLK.IN7
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR[0].ADATA
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR[1].ADATA
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR[2].ADATA
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR[3].ADATA
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR[4].ADATA
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR[5].ADATA
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR[6].ADATA
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR[7].ADATA
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR[8].ADATA
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR[9].ADATA
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR[10].ADATA
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR[11].ADATA
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR[12].ADATA
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR[13].ADATA
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR[14].ADATA
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR[15].ADATA
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR[16].ADATA
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR[17].ADATA
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR[18].ADATA
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR[19].ADATA
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR[20].ADATA
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR[21].ADATA
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR[22].ADATA
WR1_MAX_ADDR[0] => rWR1_MAX_ADDR[0].DATAIN
WR1_MAX_ADDR[1] => rWR1_MAX_ADDR[1].DATAIN
WR1_MAX_ADDR[2] => rWR1_MAX_ADDR[2].DATAIN
WR1_MAX_ADDR[3] => rWR1_MAX_ADDR[3].DATAIN
WR1_MAX_ADDR[4] => rWR1_MAX_ADDR[4].DATAIN
WR1_MAX_ADDR[5] => rWR1_MAX_ADDR[5].DATAIN
WR1_MAX_ADDR[6] => rWR1_MAX_ADDR[6].DATAIN
WR1_MAX_ADDR[7] => rWR1_MAX_ADDR[7].DATAIN
WR1_MAX_ADDR[8] => rWR1_MAX_ADDR[8].DATAIN
WR1_MAX_ADDR[9] => rWR1_MAX_ADDR[9].DATAIN
WR1_MAX_ADDR[10] => rWR1_MAX_ADDR[10].DATAIN
WR1_MAX_ADDR[11] => rWR1_MAX_ADDR[11].DATAIN
WR1_MAX_ADDR[12] => rWR1_MAX_ADDR[12].DATAIN
WR1_MAX_ADDR[13] => rWR1_MAX_ADDR[13].DATAIN
WR1_MAX_ADDR[14] => rWR1_MAX_ADDR[14].DATAIN
WR1_MAX_ADDR[15] => rWR1_MAX_ADDR[15].DATAIN
WR1_MAX_ADDR[16] => rWR1_MAX_ADDR[16].DATAIN
WR1_MAX_ADDR[17] => rWR1_MAX_ADDR[17].DATAIN
WR1_MAX_ADDR[18] => rWR1_MAX_ADDR[18].DATAIN
WR1_MAX_ADDR[19] => rWR1_MAX_ADDR[19].DATAIN
WR1_MAX_ADDR[20] => rWR1_MAX_ADDR[20].DATAIN
WR1_MAX_ADDR[21] => rWR1_MAX_ADDR[21].DATAIN
WR1_MAX_ADDR[22] => rWR1_MAX_ADDR[22].DATAIN
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR[0].ADATA
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR[1].ADATA
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR[2].ADATA
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR[3].ADATA
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR[4].ADATA
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR[5].ADATA
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR[6].ADATA
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR[7].ADATA
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR[8].ADATA
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR[9].ADATA
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR[10].ADATA
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR[11].ADATA
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR[12].ADATA
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR[13].ADATA
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR[14].ADATA
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR[15].ADATA
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR[16].ADATA
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR[17].ADATA
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR[18].ADATA
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR[19].ADATA
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR[20].ADATA
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR[21].ADATA
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR[22].ADATA
WR2_MAX_ADDR[0] => rWR2_MAX_ADDR[0].DATAIN
WR2_MAX_ADDR[1] => rWR2_MAX_ADDR[1].DATAIN
WR2_MAX_ADDR[2] => rWR2_MAX_ADDR[2].DATAIN
WR2_MAX_ADDR[3] => rWR2_MAX_ADDR[3].DATAIN
WR2_MAX_ADDR[4] => rWR2_MAX_ADDR[4].DATAIN
WR2_MAX_ADDR[5] => rWR2_MAX_ADDR[5].DATAIN
WR2_MAX_ADDR[6] => rWR2_MAX_ADDR[6].DATAIN
WR2_MAX_ADDR[7] => rWR2_MAX_ADDR[7].DATAIN
WR2_MAX_ADDR[8] => rWR2_MAX_ADDR[8].DATAIN
WR2_MAX_ADDR[9] => rWR2_MAX_ADDR[9].DATAIN
WR2_MAX_ADDR[10] => rWR2_MAX_ADDR[10].DATAIN
WR2_MAX_ADDR[11] => rWR2_MAX_ADDR[11].DATAIN
WR2_MAX_ADDR[12] => rWR2_MAX_ADDR[12].DATAIN
WR2_MAX_ADDR[13] => rWR2_MAX_ADDR[13].DATAIN
WR2_MAX_ADDR[14] => rWR2_MAX_ADDR[14].DATAIN
WR2_MAX_ADDR[15] => rWR2_MAX_ADDR[15].DATAIN
WR2_MAX_ADDR[16] => rWR2_MAX_ADDR[16].DATAIN
WR2_MAX_ADDR[17] => rWR2_MAX_ADDR[17].DATAIN
WR2_MAX_ADDR[18] => rWR2_MAX_ADDR[18].DATAIN
WR2_MAX_ADDR[19] => rWR2_MAX_ADDR[19].DATAIN
WR2_MAX_ADDR[20] => rWR2_MAX_ADDR[20].DATAIN
WR2_MAX_ADDR[21] => rWR2_MAX_ADDR[21].DATAIN
WR2_MAX_ADDR[22] => rWR2_MAX_ADDR[22].DATAIN
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
RD1_DATA[0] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[1] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[2] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[3] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[4] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[5] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[6] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[7] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[8] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[9] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[10] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[11] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[12] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[13] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[14] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[15] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR[0].ADATA
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR[1].ADATA
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR[2].ADATA
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR[3].ADATA
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR[4].ADATA
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR[5].ADATA
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR[6].ADATA
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR[7].ADATA
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR[8].ADATA
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR[9].ADATA
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR[10].ADATA
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR[11].ADATA
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR[12].ADATA
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR[13].ADATA
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR[14].ADATA
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR[15].ADATA
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR[16].ADATA
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR[17].ADATA
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR[18].ADATA
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR[19].ADATA
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR[20].ADATA
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR[21].ADATA
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR[22].ADATA
RD1_MAX_ADDR[0] => rRD1_MAX_ADDR[0].DATAIN
RD1_MAX_ADDR[1] => rRD1_MAX_ADDR[1].DATAIN
RD1_MAX_ADDR[2] => rRD1_MAX_ADDR[2].DATAIN
RD1_MAX_ADDR[3] => rRD1_MAX_ADDR[3].DATAIN
RD1_MAX_ADDR[4] => rRD1_MAX_ADDR[4].DATAIN
RD1_MAX_ADDR[5] => rRD1_MAX_ADDR[5].DATAIN
RD1_MAX_ADDR[6] => rRD1_MAX_ADDR[6].DATAIN
RD1_MAX_ADDR[7] => rRD1_MAX_ADDR[7].DATAIN
RD1_MAX_ADDR[8] => rRD1_MAX_ADDR[8].DATAIN
RD1_MAX_ADDR[9] => rRD1_MAX_ADDR[9].DATAIN
RD1_MAX_ADDR[10] => rRD1_MAX_ADDR[10].DATAIN
RD1_MAX_ADDR[11] => rRD1_MAX_ADDR[11].DATAIN
RD1_MAX_ADDR[12] => rRD1_MAX_ADDR[12].DATAIN
RD1_MAX_ADDR[13] => rRD1_MAX_ADDR[13].DATAIN
RD1_MAX_ADDR[14] => rRD1_MAX_ADDR[14].DATAIN
RD1_MAX_ADDR[15] => rRD1_MAX_ADDR[15].DATAIN
RD1_MAX_ADDR[16] => rRD1_MAX_ADDR[16].DATAIN
RD1_MAX_ADDR[17] => rRD1_MAX_ADDR[17].DATAIN
RD1_MAX_ADDR[18] => rRD1_MAX_ADDR[18].DATAIN
RD1_MAX_ADDR[19] => rRD1_MAX_ADDR[19].DATAIN
RD1_MAX_ADDR[20] => rRD1_MAX_ADDR[20].DATAIN
RD1_MAX_ADDR[21] => rRD1_MAX_ADDR[21].DATAIN
RD1_MAX_ADDR[22] => rRD1_MAX_ADDR[22].DATAIN
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2_DATA[0] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[1] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[2] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[3] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[4] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[5] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[6] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[7] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[8] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[9] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[10] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[11] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[12] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[13] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[14] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[15] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR[0].ADATA
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR[1].ADATA
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR[2].ADATA
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR[3].ADATA
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR[4].ADATA
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR[5].ADATA
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR[6].ADATA
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR[7].ADATA
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR[8].ADATA
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR[9].ADATA
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR[10].ADATA
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR[11].ADATA
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR[12].ADATA
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR[13].ADATA
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR[14].ADATA
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR[15].ADATA
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR[16].ADATA
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR[17].ADATA
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR[18].ADATA
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR[19].ADATA
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR[20].ADATA
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR[21].ADATA
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR[22].ADATA
RD2_MAX_ADDR[0] => rRD2_MAX_ADDR[0].DATAIN
RD2_MAX_ADDR[1] => rRD2_MAX_ADDR[1].DATAIN
RD2_MAX_ADDR[2] => rRD2_MAX_ADDR[2].DATAIN
RD2_MAX_ADDR[3] => rRD2_MAX_ADDR[3].DATAIN
RD2_MAX_ADDR[4] => rRD2_MAX_ADDR[4].DATAIN
RD2_MAX_ADDR[5] => rRD2_MAX_ADDR[5].DATAIN
RD2_MAX_ADDR[6] => rRD2_MAX_ADDR[6].DATAIN
RD2_MAX_ADDR[7] => rRD2_MAX_ADDR[7].DATAIN
RD2_MAX_ADDR[8] => rRD2_MAX_ADDR[8].DATAIN
RD2_MAX_ADDR[9] => rRD2_MAX_ADDR[9].DATAIN
RD2_MAX_ADDR[10] => rRD2_MAX_ADDR[10].DATAIN
RD2_MAX_ADDR[11] => rRD2_MAX_ADDR[11].DATAIN
RD2_MAX_ADDR[12] => rRD2_MAX_ADDR[12].DATAIN
RD2_MAX_ADDR[13] => rRD2_MAX_ADDR[13].DATAIN
RD2_MAX_ADDR[14] => rRD2_MAX_ADDR[14].DATAIN
RD2_MAX_ADDR[15] => rRD2_MAX_ADDR[15].DATAIN
RD2_MAX_ADDR[16] => rRD2_MAX_ADDR[16].DATAIN
RD2_MAX_ADDR[17] => rRD2_MAX_ADDR[17].DATAIN
RD2_MAX_ADDR[18] => rRD2_MAX_ADDR[18].DATAIN
RD2_MAX_ADDR[19] => rRD2_MAX_ADDR[19].DATAIN
RD2_MAX_ADDR[20] => rRD2_MAX_ADDR[20].DATAIN
RD2_MAX_ADDR[21] => rRD2_MAX_ADDR[21].DATAIN
RD2_MAX_ADDR[22] => rRD2_MAX_ADDR[22].DATAIN
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQ[16] <> DQ[16]
DQ[17] <> DQ[17]
DQ[18] <> DQ[18]
DQ[19] <> DQ[19]
DQ[20] <> DQ[20]
DQ[21] <> DQ[21]
DQ[22] <> DQ[22]
DQ[23] <> DQ[23]
DQ[24] <> DQ[24]
DQ[25] <> DQ[25]
DQ[26] <> DQ[26]
DQ[27] <> DQ[27]
DQ[28] <> DQ[28]
DQ[29] <> DQ[29]
DQ[30] <> DQ[30]
DQ[31] <> DQ[31]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[2] <= DQM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[3] <= DQM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|control_interface:u_control_interface
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|command:u_command
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|sdr_data_path:u_sdr_data_path
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
CLK => DQM[2]~reg0.CLK
CLK => DQM[3]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.PRESET
RESET_N => DQM[2]~reg0.ACLR
RESET_N => DQM[3]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DATAIN[16] => DQOUT[16].DATAIN
DATAIN[17] => DQOUT[17].DATAIN
DATAIN[18] => DQOUT[18].DATAIN
DATAIN[19] => DQOUT[19].DATAIN
DATAIN[20] => DQOUT[20].DATAIN
DATAIN[21] => DQOUT[21].DATAIN
DATAIN[22] => DQOUT[22].DATAIN
DATAIN[23] => DQOUT[23].DATAIN
DATAIN[24] => DQOUT[24].DATAIN
DATAIN[25] => DQOUT[25].DATAIN
DATAIN[26] => DQOUT[26].DATAIN
DATAIN[27] => DQOUT[27].DATAIN
DATAIN[28] => DQOUT[28].DATAIN
DATAIN[29] => DQOUT[29].DATAIN
DATAIN[30] => DQOUT[30].DATAIN
DATAIN[31] => DQOUT[31].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DM[2] => DQM[2]~reg0.DATAIN
DM[3] => DQM[3]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[16] <= DATAIN[16].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[17] <= DATAIN[17].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[18] <= DATAIN[18].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[19] <= DATAIN[19].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[20] <= DATAIN[20].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[21] <= DATAIN[21].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[22] <= DATAIN[22].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[23] <= DATAIN[23].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[24] <= DATAIN[24].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[25] <= DATAIN[25].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[26] <= DATAIN[26].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[27] <= DATAIN[27].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[28] <= DATAIN[28].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[29] <= DATAIN[29].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[30] <= DATAIN[30].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[31] <= DATAIN[31].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[2] <= DQM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[3] <= DQM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_neh1:auto_generated.aclr
data[0] => dcfifo_neh1:auto_generated.data[0]
data[1] => dcfifo_neh1:auto_generated.data[1]
data[2] => dcfifo_neh1:auto_generated.data[2]
data[3] => dcfifo_neh1:auto_generated.data[3]
data[4] => dcfifo_neh1:auto_generated.data[4]
data[5] => dcfifo_neh1:auto_generated.data[5]
data[6] => dcfifo_neh1:auto_generated.data[6]
data[7] => dcfifo_neh1:auto_generated.data[7]
data[8] => dcfifo_neh1:auto_generated.data[8]
data[9] => dcfifo_neh1:auto_generated.data[9]
data[10] => dcfifo_neh1:auto_generated.data[10]
data[11] => dcfifo_neh1:auto_generated.data[11]
data[12] => dcfifo_neh1:auto_generated.data[12]
data[13] => dcfifo_neh1:auto_generated.data[13]
data[14] => dcfifo_neh1:auto_generated.data[14]
data[15] => dcfifo_neh1:auto_generated.data[15]
q[0] <= dcfifo_neh1:auto_generated.q[0]
q[1] <= dcfifo_neh1:auto_generated.q[1]
q[2] <= dcfifo_neh1:auto_generated.q[2]
q[3] <= dcfifo_neh1:auto_generated.q[3]
q[4] <= dcfifo_neh1:auto_generated.q[4]
q[5] <= dcfifo_neh1:auto_generated.q[5]
q[6] <= dcfifo_neh1:auto_generated.q[6]
q[7] <= dcfifo_neh1:auto_generated.q[7]
q[8] <= dcfifo_neh1:auto_generated.q[8]
q[9] <= dcfifo_neh1:auto_generated.q[9]
q[10] <= dcfifo_neh1:auto_generated.q[10]
q[11] <= dcfifo_neh1:auto_generated.q[11]
q[12] <= dcfifo_neh1:auto_generated.q[12]
q[13] <= dcfifo_neh1:auto_generated.q[13]
q[14] <= dcfifo_neh1:auto_generated.q[14]
q[15] <= dcfifo_neh1:auto_generated.q[15]
q[16] <= dcfifo_neh1:auto_generated.q[16]
q[17] <= dcfifo_neh1:auto_generated.q[17]
q[18] <= dcfifo_neh1:auto_generated.q[18]
q[19] <= dcfifo_neh1:auto_generated.q[19]
q[20] <= dcfifo_neh1:auto_generated.q[20]
q[21] <= dcfifo_neh1:auto_generated.q[21]
q[22] <= dcfifo_neh1:auto_generated.q[22]
q[23] <= dcfifo_neh1:auto_generated.q[23]
q[24] <= dcfifo_neh1:auto_generated.q[24]
q[25] <= dcfifo_neh1:auto_generated.q[25]
q[26] <= dcfifo_neh1:auto_generated.q[26]
q[27] <= dcfifo_neh1:auto_generated.q[27]
q[28] <= dcfifo_neh1:auto_generated.q[28]
q[29] <= dcfifo_neh1:auto_generated.q[29]
q[30] <= dcfifo_neh1:auto_generated.q[30]
q[31] <= dcfifo_neh1:auto_generated.q[31]
rdclk => dcfifo_neh1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_neh1:auto_generated.rdreq
rdusedw[0] <= dcfifo_neh1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_neh1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_neh1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_neh1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_neh1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_neh1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_neh1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_neh1:auto_generated.rdusedw[7]
wrclk => dcfifo_neh1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_neh1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => altsyncram_rj31:fifo_ram.aclr1
aclr => rdptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_rj31:fifo_ram.data_a[0]
data[1] => altsyncram_rj31:fifo_ram.data_a[1]
data[2] => altsyncram_rj31:fifo_ram.data_a[2]
data[3] => altsyncram_rj31:fifo_ram.data_a[3]
data[4] => altsyncram_rj31:fifo_ram.data_a[4]
data[5] => altsyncram_rj31:fifo_ram.data_a[5]
data[6] => altsyncram_rj31:fifo_ram.data_a[6]
data[7] => altsyncram_rj31:fifo_ram.data_a[7]
data[8] => altsyncram_rj31:fifo_ram.data_a[8]
data[9] => altsyncram_rj31:fifo_ram.data_a[9]
data[10] => altsyncram_rj31:fifo_ram.data_a[10]
data[11] => altsyncram_rj31:fifo_ram.data_a[11]
data[12] => altsyncram_rj31:fifo_ram.data_a[12]
data[13] => altsyncram_rj31:fifo_ram.data_a[13]
data[14] => altsyncram_rj31:fifo_ram.data_a[14]
data[15] => altsyncram_rj31:fifo_ram.data_a[15]
q[0] <= altsyncram_rj31:fifo_ram.q_b[0]
q[1] <= altsyncram_rj31:fifo_ram.q_b[1]
q[2] <= altsyncram_rj31:fifo_ram.q_b[2]
q[3] <= altsyncram_rj31:fifo_ram.q_b[3]
q[4] <= altsyncram_rj31:fifo_ram.q_b[4]
q[5] <= altsyncram_rj31:fifo_ram.q_b[5]
q[6] <= altsyncram_rj31:fifo_ram.q_b[6]
q[7] <= altsyncram_rj31:fifo_ram.q_b[7]
q[8] <= altsyncram_rj31:fifo_ram.q_b[8]
q[9] <= altsyncram_rj31:fifo_ram.q_b[9]
q[10] <= altsyncram_rj31:fifo_ram.q_b[10]
q[11] <= altsyncram_rj31:fifo_ram.q_b[11]
q[12] <= altsyncram_rj31:fifo_ram.q_b[12]
q[13] <= altsyncram_rj31:fifo_ram.q_b[13]
q[14] <= altsyncram_rj31:fifo_ram.q_b[14]
q[15] <= altsyncram_rj31:fifo_ram.q_b[15]
q[16] <= altsyncram_rj31:fifo_ram.q_b[16]
q[17] <= altsyncram_rj31:fifo_ram.q_b[17]
q[18] <= altsyncram_rj31:fifo_ram.q_b[18]
q[19] <= altsyncram_rj31:fifo_ram.q_b[19]
q[20] <= altsyncram_rj31:fifo_ram.q_b[20]
q[21] <= altsyncram_rj31:fifo_ram.q_b[21]
q[22] <= altsyncram_rj31:fifo_ram.q_b[22]
q[23] <= altsyncram_rj31:fifo_ram.q_b[23]
q[24] <= altsyncram_rj31:fifo_ram.q_b[24]
q[25] <= altsyncram_rj31:fifo_ram.q_b[25]
q[26] <= altsyncram_rj31:fifo_ram.q_b[26]
q[27] <= altsyncram_rj31:fifo_ram.q_b[27]
q[28] <= altsyncram_rj31:fifo_ram.q_b[28]
q[29] <= altsyncram_rj31:fifo_ram.q_b[29]
q[30] <= altsyncram_rj31:fifo_ram.q_b[30]
q[31] <= altsyncram_rj31:fifo_ram.q_b[31]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_rj31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_mkd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_rj31:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => alt_synch_pipe_nkd:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a0.PORTBDATAOUT1
q_b[17] <= ram_block11a1.PORTBDATAOUT1
q_b[18] <= ram_block11a2.PORTBDATAOUT1
q_b[19] <= ram_block11a3.PORTBDATAOUT1
q_b[20] <= ram_block11a4.PORTBDATAOUT1
q_b[21] <= ram_block11a5.PORTBDATAOUT1
q_b[22] <= ram_block11a6.PORTBDATAOUT1
q_b[23] <= ram_block11a7.PORTBDATAOUT1
q_b[24] <= ram_block11a8.PORTBDATAOUT1
q_b[25] <= ram_block11a9.PORTBDATAOUT1
q_b[26] <= ram_block11a10.PORTBDATAOUT1
q_b[27] <= ram_block11a11.PORTBDATAOUT1
q_b[28] <= ram_block11a12.PORTBDATAOUT1
q_b[29] <= ram_block11a13.PORTBDATAOUT1
q_b[30] <= ram_block11a14.PORTBDATAOUT1
q_b[31] <= ram_block11a15.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_mkd:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr
clock => dffe16a[0].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[0].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_nkd:ws_dgrp
clock => dffpipe_id9:dffpipe18.clock
clrn => dffpipe_id9:dffpipe18.clrn
d[0] => dffpipe_id9:dffpipe18.d[0]
d[1] => dffpipe_id9:dffpipe18.d[1]
d[2] => dffpipe_id9:dffpipe18.d[2]
d[3] => dffpipe_id9:dffpipe18.d[3]
d[4] => dffpipe_id9:dffpipe18.d[4]
d[5] => dffpipe_id9:dffpipe18.d[5]
d[6] => dffpipe_id9:dffpipe18.d[6]
d[7] => dffpipe_id9:dffpipe18.d[7]
d[8] => dffpipe_id9:dffpipe18.d[8]
q[0] <= dffpipe_id9:dffpipe18.q[0]
q[1] <= dffpipe_id9:dffpipe18.q[1]
q[2] <= dffpipe_id9:dffpipe18.q[2]
q[3] <= dffpipe_id9:dffpipe18.q[3]
q[4] <= dffpipe_id9:dffpipe18.q[4]
q[5] <= dffpipe_id9:dffpipe18.q[5]
q[6] <= dffpipe_id9:dffpipe18.q[6]
q[7] <= dffpipe_id9:dffpipe18.q[7]
q[8] <= dffpipe_id9:dffpipe18.q[8]


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_id9:dffpipe18
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_neh1:auto_generated.aclr
data[0] => dcfifo_neh1:auto_generated.data[0]
data[1] => dcfifo_neh1:auto_generated.data[1]
data[2] => dcfifo_neh1:auto_generated.data[2]
data[3] => dcfifo_neh1:auto_generated.data[3]
data[4] => dcfifo_neh1:auto_generated.data[4]
data[5] => dcfifo_neh1:auto_generated.data[5]
data[6] => dcfifo_neh1:auto_generated.data[6]
data[7] => dcfifo_neh1:auto_generated.data[7]
data[8] => dcfifo_neh1:auto_generated.data[8]
data[9] => dcfifo_neh1:auto_generated.data[9]
data[10] => dcfifo_neh1:auto_generated.data[10]
data[11] => dcfifo_neh1:auto_generated.data[11]
data[12] => dcfifo_neh1:auto_generated.data[12]
data[13] => dcfifo_neh1:auto_generated.data[13]
data[14] => dcfifo_neh1:auto_generated.data[14]
data[15] => dcfifo_neh1:auto_generated.data[15]
q[0] <= dcfifo_neh1:auto_generated.q[0]
q[1] <= dcfifo_neh1:auto_generated.q[1]
q[2] <= dcfifo_neh1:auto_generated.q[2]
q[3] <= dcfifo_neh1:auto_generated.q[3]
q[4] <= dcfifo_neh1:auto_generated.q[4]
q[5] <= dcfifo_neh1:auto_generated.q[5]
q[6] <= dcfifo_neh1:auto_generated.q[6]
q[7] <= dcfifo_neh1:auto_generated.q[7]
q[8] <= dcfifo_neh1:auto_generated.q[8]
q[9] <= dcfifo_neh1:auto_generated.q[9]
q[10] <= dcfifo_neh1:auto_generated.q[10]
q[11] <= dcfifo_neh1:auto_generated.q[11]
q[12] <= dcfifo_neh1:auto_generated.q[12]
q[13] <= dcfifo_neh1:auto_generated.q[13]
q[14] <= dcfifo_neh1:auto_generated.q[14]
q[15] <= dcfifo_neh1:auto_generated.q[15]
q[16] <= dcfifo_neh1:auto_generated.q[16]
q[17] <= dcfifo_neh1:auto_generated.q[17]
q[18] <= dcfifo_neh1:auto_generated.q[18]
q[19] <= dcfifo_neh1:auto_generated.q[19]
q[20] <= dcfifo_neh1:auto_generated.q[20]
q[21] <= dcfifo_neh1:auto_generated.q[21]
q[22] <= dcfifo_neh1:auto_generated.q[22]
q[23] <= dcfifo_neh1:auto_generated.q[23]
q[24] <= dcfifo_neh1:auto_generated.q[24]
q[25] <= dcfifo_neh1:auto_generated.q[25]
q[26] <= dcfifo_neh1:auto_generated.q[26]
q[27] <= dcfifo_neh1:auto_generated.q[27]
q[28] <= dcfifo_neh1:auto_generated.q[28]
q[29] <= dcfifo_neh1:auto_generated.q[29]
q[30] <= dcfifo_neh1:auto_generated.q[30]
q[31] <= dcfifo_neh1:auto_generated.q[31]
rdclk => dcfifo_neh1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_neh1:auto_generated.rdreq
rdusedw[0] <= dcfifo_neh1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_neh1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_neh1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_neh1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_neh1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_neh1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_neh1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_neh1:auto_generated.rdusedw[7]
wrclk => dcfifo_neh1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_neh1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => altsyncram_rj31:fifo_ram.aclr1
aclr => rdptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_rj31:fifo_ram.data_a[0]
data[1] => altsyncram_rj31:fifo_ram.data_a[1]
data[2] => altsyncram_rj31:fifo_ram.data_a[2]
data[3] => altsyncram_rj31:fifo_ram.data_a[3]
data[4] => altsyncram_rj31:fifo_ram.data_a[4]
data[5] => altsyncram_rj31:fifo_ram.data_a[5]
data[6] => altsyncram_rj31:fifo_ram.data_a[6]
data[7] => altsyncram_rj31:fifo_ram.data_a[7]
data[8] => altsyncram_rj31:fifo_ram.data_a[8]
data[9] => altsyncram_rj31:fifo_ram.data_a[9]
data[10] => altsyncram_rj31:fifo_ram.data_a[10]
data[11] => altsyncram_rj31:fifo_ram.data_a[11]
data[12] => altsyncram_rj31:fifo_ram.data_a[12]
data[13] => altsyncram_rj31:fifo_ram.data_a[13]
data[14] => altsyncram_rj31:fifo_ram.data_a[14]
data[15] => altsyncram_rj31:fifo_ram.data_a[15]
q[0] <= altsyncram_rj31:fifo_ram.q_b[0]
q[1] <= altsyncram_rj31:fifo_ram.q_b[1]
q[2] <= altsyncram_rj31:fifo_ram.q_b[2]
q[3] <= altsyncram_rj31:fifo_ram.q_b[3]
q[4] <= altsyncram_rj31:fifo_ram.q_b[4]
q[5] <= altsyncram_rj31:fifo_ram.q_b[5]
q[6] <= altsyncram_rj31:fifo_ram.q_b[6]
q[7] <= altsyncram_rj31:fifo_ram.q_b[7]
q[8] <= altsyncram_rj31:fifo_ram.q_b[8]
q[9] <= altsyncram_rj31:fifo_ram.q_b[9]
q[10] <= altsyncram_rj31:fifo_ram.q_b[10]
q[11] <= altsyncram_rj31:fifo_ram.q_b[11]
q[12] <= altsyncram_rj31:fifo_ram.q_b[12]
q[13] <= altsyncram_rj31:fifo_ram.q_b[13]
q[14] <= altsyncram_rj31:fifo_ram.q_b[14]
q[15] <= altsyncram_rj31:fifo_ram.q_b[15]
q[16] <= altsyncram_rj31:fifo_ram.q_b[16]
q[17] <= altsyncram_rj31:fifo_ram.q_b[17]
q[18] <= altsyncram_rj31:fifo_ram.q_b[18]
q[19] <= altsyncram_rj31:fifo_ram.q_b[19]
q[20] <= altsyncram_rj31:fifo_ram.q_b[20]
q[21] <= altsyncram_rj31:fifo_ram.q_b[21]
q[22] <= altsyncram_rj31:fifo_ram.q_b[22]
q[23] <= altsyncram_rj31:fifo_ram.q_b[23]
q[24] <= altsyncram_rj31:fifo_ram.q_b[24]
q[25] <= altsyncram_rj31:fifo_ram.q_b[25]
q[26] <= altsyncram_rj31:fifo_ram.q_b[26]
q[27] <= altsyncram_rj31:fifo_ram.q_b[27]
q[28] <= altsyncram_rj31:fifo_ram.q_b[28]
q[29] <= altsyncram_rj31:fifo_ram.q_b[29]
q[30] <= altsyncram_rj31:fifo_ram.q_b[30]
q[31] <= altsyncram_rj31:fifo_ram.q_b[31]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_rj31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_mkd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_rj31:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => alt_synch_pipe_nkd:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a0.PORTBDATAOUT1
q_b[17] <= ram_block11a1.PORTBDATAOUT1
q_b[18] <= ram_block11a2.PORTBDATAOUT1
q_b[19] <= ram_block11a3.PORTBDATAOUT1
q_b[20] <= ram_block11a4.PORTBDATAOUT1
q_b[21] <= ram_block11a5.PORTBDATAOUT1
q_b[22] <= ram_block11a6.PORTBDATAOUT1
q_b[23] <= ram_block11a7.PORTBDATAOUT1
q_b[24] <= ram_block11a8.PORTBDATAOUT1
q_b[25] <= ram_block11a9.PORTBDATAOUT1
q_b[26] <= ram_block11a10.PORTBDATAOUT1
q_b[27] <= ram_block11a11.PORTBDATAOUT1
q_b[28] <= ram_block11a12.PORTBDATAOUT1
q_b[29] <= ram_block11a13.PORTBDATAOUT1
q_b[30] <= ram_block11a14.PORTBDATAOUT1
q_b[31] <= ram_block11a15.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_mkd:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr
clock => dffe16a[0].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[0].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_nkd:ws_dgrp
clock => dffpipe_id9:dffpipe18.clock
clrn => dffpipe_id9:dffpipe18.clrn
d[0] => dffpipe_id9:dffpipe18.d[0]
d[1] => dffpipe_id9:dffpipe18.d[1]
d[2] => dffpipe_id9:dffpipe18.d[2]
d[3] => dffpipe_id9:dffpipe18.d[3]
d[4] => dffpipe_id9:dffpipe18.d[4]
d[5] => dffpipe_id9:dffpipe18.d[5]
d[6] => dffpipe_id9:dffpipe18.d[6]
d[7] => dffpipe_id9:dffpipe18.d[7]
d[8] => dffpipe_id9:dffpipe18.d[8]
q[0] <= dffpipe_id9:dffpipe18.q[0]
q[1] <= dffpipe_id9:dffpipe18.q[1]
q[2] <= dffpipe_id9:dffpipe18.q[2]
q[3] <= dffpipe_id9:dffpipe18.q[3]
q[4] <= dffpipe_id9:dffpipe18.q[4]
q[5] <= dffpipe_id9:dffpipe18.q[5]
q[6] <= dffpipe_id9:dffpipe18.q[6]
q[7] <= dffpipe_id9:dffpipe18.q[7]
q[8] <= dffpipe_id9:dffpipe18.q[8]


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_nkd:ws_dgrp|dffpipe_id9:dffpipe18
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_ffh1:auto_generated.aclr
data[0] => dcfifo_ffh1:auto_generated.data[0]
data[1] => dcfifo_ffh1:auto_generated.data[1]
data[2] => dcfifo_ffh1:auto_generated.data[2]
data[3] => dcfifo_ffh1:auto_generated.data[3]
data[4] => dcfifo_ffh1:auto_generated.data[4]
data[5] => dcfifo_ffh1:auto_generated.data[5]
data[6] => dcfifo_ffh1:auto_generated.data[6]
data[7] => dcfifo_ffh1:auto_generated.data[7]
data[8] => dcfifo_ffh1:auto_generated.data[8]
data[9] => dcfifo_ffh1:auto_generated.data[9]
data[10] => dcfifo_ffh1:auto_generated.data[10]
data[11] => dcfifo_ffh1:auto_generated.data[11]
data[12] => dcfifo_ffh1:auto_generated.data[12]
data[13] => dcfifo_ffh1:auto_generated.data[13]
data[14] => dcfifo_ffh1:auto_generated.data[14]
data[15] => dcfifo_ffh1:auto_generated.data[15]
data[16] => dcfifo_ffh1:auto_generated.data[16]
data[17] => dcfifo_ffh1:auto_generated.data[17]
data[18] => dcfifo_ffh1:auto_generated.data[18]
data[19] => dcfifo_ffh1:auto_generated.data[19]
data[20] => dcfifo_ffh1:auto_generated.data[20]
data[21] => dcfifo_ffh1:auto_generated.data[21]
data[22] => dcfifo_ffh1:auto_generated.data[22]
data[23] => dcfifo_ffh1:auto_generated.data[23]
data[24] => dcfifo_ffh1:auto_generated.data[24]
data[25] => dcfifo_ffh1:auto_generated.data[25]
data[26] => dcfifo_ffh1:auto_generated.data[26]
data[27] => dcfifo_ffh1:auto_generated.data[27]
data[28] => dcfifo_ffh1:auto_generated.data[28]
data[29] => dcfifo_ffh1:auto_generated.data[29]
data[30] => dcfifo_ffh1:auto_generated.data[30]
data[31] => dcfifo_ffh1:auto_generated.data[31]
q[0] <= dcfifo_ffh1:auto_generated.q[0]
q[1] <= dcfifo_ffh1:auto_generated.q[1]
q[2] <= dcfifo_ffh1:auto_generated.q[2]
q[3] <= dcfifo_ffh1:auto_generated.q[3]
q[4] <= dcfifo_ffh1:auto_generated.q[4]
q[5] <= dcfifo_ffh1:auto_generated.q[5]
q[6] <= dcfifo_ffh1:auto_generated.q[6]
q[7] <= dcfifo_ffh1:auto_generated.q[7]
q[8] <= dcfifo_ffh1:auto_generated.q[8]
q[9] <= dcfifo_ffh1:auto_generated.q[9]
q[10] <= dcfifo_ffh1:auto_generated.q[10]
q[11] <= dcfifo_ffh1:auto_generated.q[11]
q[12] <= dcfifo_ffh1:auto_generated.q[12]
q[13] <= dcfifo_ffh1:auto_generated.q[13]
q[14] <= dcfifo_ffh1:auto_generated.q[14]
q[15] <= dcfifo_ffh1:auto_generated.q[15]
rdclk => dcfifo_ffh1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_ffh1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
wrclk => dcfifo_ffh1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_ffh1:auto_generated.wrreq
wrusedw[0] <= dcfifo_ffh1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ffh1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ffh1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ffh1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ffh1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ffh1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ffh1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ffh1:auto_generated.wrusedw[7]


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => altsyncram_sj31:fifo_ram.aclr1
aclr => rdptr_b[0].IN0
aclr => rdptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_sj31:fifo_ram.data_a[0]
data[1] => altsyncram_sj31:fifo_ram.data_a[1]
data[2] => altsyncram_sj31:fifo_ram.data_a[2]
data[3] => altsyncram_sj31:fifo_ram.data_a[3]
data[4] => altsyncram_sj31:fifo_ram.data_a[4]
data[5] => altsyncram_sj31:fifo_ram.data_a[5]
data[6] => altsyncram_sj31:fifo_ram.data_a[6]
data[7] => altsyncram_sj31:fifo_ram.data_a[7]
data[8] => altsyncram_sj31:fifo_ram.data_a[8]
data[9] => altsyncram_sj31:fifo_ram.data_a[9]
data[10] => altsyncram_sj31:fifo_ram.data_a[10]
data[11] => altsyncram_sj31:fifo_ram.data_a[11]
data[12] => altsyncram_sj31:fifo_ram.data_a[12]
data[13] => altsyncram_sj31:fifo_ram.data_a[13]
data[14] => altsyncram_sj31:fifo_ram.data_a[14]
data[15] => altsyncram_sj31:fifo_ram.data_a[15]
data[16] => altsyncram_sj31:fifo_ram.data_a[16]
data[17] => altsyncram_sj31:fifo_ram.data_a[17]
data[18] => altsyncram_sj31:fifo_ram.data_a[18]
data[19] => altsyncram_sj31:fifo_ram.data_a[19]
data[20] => altsyncram_sj31:fifo_ram.data_a[20]
data[21] => altsyncram_sj31:fifo_ram.data_a[21]
data[22] => altsyncram_sj31:fifo_ram.data_a[22]
data[23] => altsyncram_sj31:fifo_ram.data_a[23]
data[24] => altsyncram_sj31:fifo_ram.data_a[24]
data[25] => altsyncram_sj31:fifo_ram.data_a[25]
data[26] => altsyncram_sj31:fifo_ram.data_a[26]
data[27] => altsyncram_sj31:fifo_ram.data_a[27]
data[28] => altsyncram_sj31:fifo_ram.data_a[28]
data[29] => altsyncram_sj31:fifo_ram.data_a[29]
data[30] => altsyncram_sj31:fifo_ram.data_a[30]
data[31] => altsyncram_sj31:fifo_ram.data_a[31]
q[0] <= altsyncram_sj31:fifo_ram.q_b[0]
q[1] <= altsyncram_sj31:fifo_ram.q_b[1]
q[2] <= altsyncram_sj31:fifo_ram.q_b[2]
q[3] <= altsyncram_sj31:fifo_ram.q_b[3]
q[4] <= altsyncram_sj31:fifo_ram.q_b[4]
q[5] <= altsyncram_sj31:fifo_ram.q_b[5]
q[6] <= altsyncram_sj31:fifo_ram.q_b[6]
q[7] <= altsyncram_sj31:fifo_ram.q_b[7]
q[8] <= altsyncram_sj31:fifo_ram.q_b[8]
q[9] <= altsyncram_sj31:fifo_ram.q_b[9]
q[10] <= altsyncram_sj31:fifo_ram.q_b[10]
q[11] <= altsyncram_sj31:fifo_ram.q_b[11]
q[12] <= altsyncram_sj31:fifo_ram.q_b[12]
q[13] <= altsyncram_sj31:fifo_ram.q_b[13]
q[14] <= altsyncram_sj31:fifo_ram.q_b[14]
q[15] <= altsyncram_sj31:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_sj31:fifo_ram.clock1
rdclk => alt_synch_pipe_okd:rs_dgwp.clock
rdclk => cntr_54e:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_sj31:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_pkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a0.PORTADATAIN1
data_a[17] => ram_block11a1.PORTADATAIN1
data_a[18] => ram_block11a2.PORTADATAIN1
data_a[19] => ram_block11a3.PORTADATAIN1
data_a[20] => ram_block11a4.PORTADATAIN1
data_a[21] => ram_block11a5.PORTADATAIN1
data_a[22] => ram_block11a6.PORTADATAIN1
data_a[23] => ram_block11a7.PORTADATAIN1
data_a[24] => ram_block11a8.PORTADATAIN1
data_a[25] => ram_block11a9.PORTADATAIN1
data_a[26] => ram_block11a10.PORTADATAIN1
data_a[27] => ram_block11a11.PORTADATAIN1
data_a[28] => ram_block11a12.PORTADATAIN1
data_a[29] => ram_block11a13.PORTADATAIN1
data_a[30] => ram_block11a14.PORTADATAIN1
data_a[31] => ram_block11a15.PORTADATAIN1
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_okd:rs_dgwp
clock => dffpipe_jd9:dffpipe12.clock
clrn => dffpipe_jd9:dffpipe12.clrn
d[0] => dffpipe_jd9:dffpipe12.d[0]
d[1] => dffpipe_jd9:dffpipe12.d[1]
d[2] => dffpipe_jd9:dffpipe12.d[2]
d[3] => dffpipe_jd9:dffpipe12.d[3]
d[4] => dffpipe_jd9:dffpipe12.d[4]
d[5] => dffpipe_jd9:dffpipe12.d[5]
d[6] => dffpipe_jd9:dffpipe12.d[6]
d[7] => dffpipe_jd9:dffpipe12.d[7]
d[8] => dffpipe_jd9:dffpipe12.d[8]
q[0] <= dffpipe_jd9:dffpipe12.q[0]
q[1] <= dffpipe_jd9:dffpipe12.q[1]
q[2] <= dffpipe_jd9:dffpipe12.q[2]
q[3] <= dffpipe_jd9:dffpipe12.q[3]
q[4] <= dffpipe_jd9:dffpipe12.q[4]
q[5] <= dffpipe_jd9:dffpipe12.q[5]
q[6] <= dffpipe_jd9:dffpipe12.q[6]
q[7] <= dffpipe_jd9:dffpipe12.q[7]
q[8] <= dffpipe_jd9:dffpipe12.q[8]


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_jd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_3dc:wraclr
clock => dffe16a[0].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[0].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_pkd:ws_dgrp
clock => dffpipe_kd9:dffpipe15.clock
clrn => dffpipe_kd9:dffpipe15.clrn
d[0] => dffpipe_kd9:dffpipe15.d[0]
d[1] => dffpipe_kd9:dffpipe15.d[1]
d[2] => dffpipe_kd9:dffpipe15.d[2]
d[3] => dffpipe_kd9:dffpipe15.d[3]
d[4] => dffpipe_kd9:dffpipe15.d[4]
d[5] => dffpipe_kd9:dffpipe15.d[5]
d[6] => dffpipe_kd9:dffpipe15.d[6]
d[7] => dffpipe_kd9:dffpipe15.d[7]
d[8] => dffpipe_kd9:dffpipe15.d[8]
q[0] <= dffpipe_kd9:dffpipe15.q[0]
q[1] <= dffpipe_kd9:dffpipe15.q[1]
q[2] <= dffpipe_kd9:dffpipe15.q[2]
q[3] <= dffpipe_kd9:dffpipe15.q[3]
q[4] <= dffpipe_kd9:dffpipe15.q[4]
q[5] <= dffpipe_kd9:dffpipe15.q[5]
q[6] <= dffpipe_kd9:dffpipe15.q[6]
q[7] <= dffpipe_kd9:dffpipe15.q[7]
q[8] <= dffpipe_kd9:dffpipe15.q[8]


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_kd9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_ffh1:auto_generated.aclr
data[0] => dcfifo_ffh1:auto_generated.data[0]
data[1] => dcfifo_ffh1:auto_generated.data[1]
data[2] => dcfifo_ffh1:auto_generated.data[2]
data[3] => dcfifo_ffh1:auto_generated.data[3]
data[4] => dcfifo_ffh1:auto_generated.data[4]
data[5] => dcfifo_ffh1:auto_generated.data[5]
data[6] => dcfifo_ffh1:auto_generated.data[6]
data[7] => dcfifo_ffh1:auto_generated.data[7]
data[8] => dcfifo_ffh1:auto_generated.data[8]
data[9] => dcfifo_ffh1:auto_generated.data[9]
data[10] => dcfifo_ffh1:auto_generated.data[10]
data[11] => dcfifo_ffh1:auto_generated.data[11]
data[12] => dcfifo_ffh1:auto_generated.data[12]
data[13] => dcfifo_ffh1:auto_generated.data[13]
data[14] => dcfifo_ffh1:auto_generated.data[14]
data[15] => dcfifo_ffh1:auto_generated.data[15]
data[16] => dcfifo_ffh1:auto_generated.data[16]
data[17] => dcfifo_ffh1:auto_generated.data[17]
data[18] => dcfifo_ffh1:auto_generated.data[18]
data[19] => dcfifo_ffh1:auto_generated.data[19]
data[20] => dcfifo_ffh1:auto_generated.data[20]
data[21] => dcfifo_ffh1:auto_generated.data[21]
data[22] => dcfifo_ffh1:auto_generated.data[22]
data[23] => dcfifo_ffh1:auto_generated.data[23]
data[24] => dcfifo_ffh1:auto_generated.data[24]
data[25] => dcfifo_ffh1:auto_generated.data[25]
data[26] => dcfifo_ffh1:auto_generated.data[26]
data[27] => dcfifo_ffh1:auto_generated.data[27]
data[28] => dcfifo_ffh1:auto_generated.data[28]
data[29] => dcfifo_ffh1:auto_generated.data[29]
data[30] => dcfifo_ffh1:auto_generated.data[30]
data[31] => dcfifo_ffh1:auto_generated.data[31]
q[0] <= dcfifo_ffh1:auto_generated.q[0]
q[1] <= dcfifo_ffh1:auto_generated.q[1]
q[2] <= dcfifo_ffh1:auto_generated.q[2]
q[3] <= dcfifo_ffh1:auto_generated.q[3]
q[4] <= dcfifo_ffh1:auto_generated.q[4]
q[5] <= dcfifo_ffh1:auto_generated.q[5]
q[6] <= dcfifo_ffh1:auto_generated.q[6]
q[7] <= dcfifo_ffh1:auto_generated.q[7]
q[8] <= dcfifo_ffh1:auto_generated.q[8]
q[9] <= dcfifo_ffh1:auto_generated.q[9]
q[10] <= dcfifo_ffh1:auto_generated.q[10]
q[11] <= dcfifo_ffh1:auto_generated.q[11]
q[12] <= dcfifo_ffh1:auto_generated.q[12]
q[13] <= dcfifo_ffh1:auto_generated.q[13]
q[14] <= dcfifo_ffh1:auto_generated.q[14]
q[15] <= dcfifo_ffh1:auto_generated.q[15]
rdclk => dcfifo_ffh1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_ffh1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
wrclk => dcfifo_ffh1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_ffh1:auto_generated.wrreq
wrusedw[0] <= dcfifo_ffh1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ffh1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ffh1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ffh1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ffh1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ffh1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ffh1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ffh1:auto_generated.wrusedw[7]


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => altsyncram_sj31:fifo_ram.aclr1
aclr => rdptr_b[0].IN0
aclr => rdptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_sj31:fifo_ram.data_a[0]
data[1] => altsyncram_sj31:fifo_ram.data_a[1]
data[2] => altsyncram_sj31:fifo_ram.data_a[2]
data[3] => altsyncram_sj31:fifo_ram.data_a[3]
data[4] => altsyncram_sj31:fifo_ram.data_a[4]
data[5] => altsyncram_sj31:fifo_ram.data_a[5]
data[6] => altsyncram_sj31:fifo_ram.data_a[6]
data[7] => altsyncram_sj31:fifo_ram.data_a[7]
data[8] => altsyncram_sj31:fifo_ram.data_a[8]
data[9] => altsyncram_sj31:fifo_ram.data_a[9]
data[10] => altsyncram_sj31:fifo_ram.data_a[10]
data[11] => altsyncram_sj31:fifo_ram.data_a[11]
data[12] => altsyncram_sj31:fifo_ram.data_a[12]
data[13] => altsyncram_sj31:fifo_ram.data_a[13]
data[14] => altsyncram_sj31:fifo_ram.data_a[14]
data[15] => altsyncram_sj31:fifo_ram.data_a[15]
data[16] => altsyncram_sj31:fifo_ram.data_a[16]
data[17] => altsyncram_sj31:fifo_ram.data_a[17]
data[18] => altsyncram_sj31:fifo_ram.data_a[18]
data[19] => altsyncram_sj31:fifo_ram.data_a[19]
data[20] => altsyncram_sj31:fifo_ram.data_a[20]
data[21] => altsyncram_sj31:fifo_ram.data_a[21]
data[22] => altsyncram_sj31:fifo_ram.data_a[22]
data[23] => altsyncram_sj31:fifo_ram.data_a[23]
data[24] => altsyncram_sj31:fifo_ram.data_a[24]
data[25] => altsyncram_sj31:fifo_ram.data_a[25]
data[26] => altsyncram_sj31:fifo_ram.data_a[26]
data[27] => altsyncram_sj31:fifo_ram.data_a[27]
data[28] => altsyncram_sj31:fifo_ram.data_a[28]
data[29] => altsyncram_sj31:fifo_ram.data_a[29]
data[30] => altsyncram_sj31:fifo_ram.data_a[30]
data[31] => altsyncram_sj31:fifo_ram.data_a[31]
q[0] <= altsyncram_sj31:fifo_ram.q_b[0]
q[1] <= altsyncram_sj31:fifo_ram.q_b[1]
q[2] <= altsyncram_sj31:fifo_ram.q_b[2]
q[3] <= altsyncram_sj31:fifo_ram.q_b[3]
q[4] <= altsyncram_sj31:fifo_ram.q_b[4]
q[5] <= altsyncram_sj31:fifo_ram.q_b[5]
q[6] <= altsyncram_sj31:fifo_ram.q_b[6]
q[7] <= altsyncram_sj31:fifo_ram.q_b[7]
q[8] <= altsyncram_sj31:fifo_ram.q_b[8]
q[9] <= altsyncram_sj31:fifo_ram.q_b[9]
q[10] <= altsyncram_sj31:fifo_ram.q_b[10]
q[11] <= altsyncram_sj31:fifo_ram.q_b[11]
q[12] <= altsyncram_sj31:fifo_ram.q_b[12]
q[13] <= altsyncram_sj31:fifo_ram.q_b[13]
q[14] <= altsyncram_sj31:fifo_ram.q_b[14]
q[15] <= altsyncram_sj31:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_sj31:fifo_ram.clock1
rdclk => alt_synch_pipe_okd:rs_dgwp.clock
rdclk => cntr_54e:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_sj31:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_pkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a0.PORTADATAIN1
data_a[17] => ram_block11a1.PORTADATAIN1
data_a[18] => ram_block11a2.PORTADATAIN1
data_a[19] => ram_block11a3.PORTADATAIN1
data_a[20] => ram_block11a4.PORTADATAIN1
data_a[21] => ram_block11a5.PORTADATAIN1
data_a[22] => ram_block11a6.PORTADATAIN1
data_a[23] => ram_block11a7.PORTADATAIN1
data_a[24] => ram_block11a8.PORTADATAIN1
data_a[25] => ram_block11a9.PORTADATAIN1
data_a[26] => ram_block11a10.PORTADATAIN1
data_a[27] => ram_block11a11.PORTADATAIN1
data_a[28] => ram_block11a12.PORTADATAIN1
data_a[29] => ram_block11a13.PORTADATAIN1
data_a[30] => ram_block11a14.PORTADATAIN1
data_a[31] => ram_block11a15.PORTADATAIN1
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_okd:rs_dgwp
clock => dffpipe_jd9:dffpipe12.clock
clrn => dffpipe_jd9:dffpipe12.clrn
d[0] => dffpipe_jd9:dffpipe12.d[0]
d[1] => dffpipe_jd9:dffpipe12.d[1]
d[2] => dffpipe_jd9:dffpipe12.d[2]
d[3] => dffpipe_jd9:dffpipe12.d[3]
d[4] => dffpipe_jd9:dffpipe12.d[4]
d[5] => dffpipe_jd9:dffpipe12.d[5]
d[6] => dffpipe_jd9:dffpipe12.d[6]
d[7] => dffpipe_jd9:dffpipe12.d[7]
d[8] => dffpipe_jd9:dffpipe12.d[8]
q[0] <= dffpipe_jd9:dffpipe12.q[0]
q[1] <= dffpipe_jd9:dffpipe12.q[1]
q[2] <= dffpipe_jd9:dffpipe12.q[2]
q[3] <= dffpipe_jd9:dffpipe12.q[3]
q[4] <= dffpipe_jd9:dffpipe12.q[4]
q[5] <= dffpipe_jd9:dffpipe12.q[5]
q[6] <= dffpipe_jd9:dffpipe12.q[6]
q[7] <= dffpipe_jd9:dffpipe12.q[7]
q[8] <= dffpipe_jd9:dffpipe12.q[8]


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_jd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_3dc:wraclr
clock => dffe16a[0].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[0].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_pkd:ws_dgrp
clock => dffpipe_kd9:dffpipe15.clock
clrn => dffpipe_kd9:dffpipe15.clrn
d[0] => dffpipe_kd9:dffpipe15.d[0]
d[1] => dffpipe_kd9:dffpipe15.d[1]
d[2] => dffpipe_kd9:dffpipe15.d[2]
d[3] => dffpipe_kd9:dffpipe15.d[3]
d[4] => dffpipe_kd9:dffpipe15.d[4]
d[5] => dffpipe_kd9:dffpipe15.d[5]
d[6] => dffpipe_kd9:dffpipe15.d[6]
d[7] => dffpipe_kd9:dffpipe15.d[7]
d[8] => dffpipe_kd9:dffpipe15.d[8]
q[0] <= dffpipe_kd9:dffpipe15.q[0]
q[1] <= dffpipe_kd9:dffpipe15.q[1]
q[2] <= dffpipe_kd9:dffpipe15.q[2]
q[3] <= dffpipe_kd9:dffpipe15.q[3]
q[4] <= dffpipe_kd9:dffpipe15.q[4]
q[5] <= dffpipe_kd9:dffpipe15.q[5]
q[6] <= dffpipe_kd9:dffpipe15.q[6]
q[7] <= dffpipe_kd9:dffpipe15.q[7]
q[8] <= dffpipe_kd9:dffpipe15.q[8]


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_kd9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|Camera|I2C_CCD_Config:u8
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => combo_cnt[0].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[24].CLK
iCLK => senosr_exposure[0].CLK
iCLK => senosr_exposure[1].CLK
iCLK => senosr_exposure[2].CLK
iCLK => senosr_exposure[3].CLK
iCLK => senosr_exposure[4].CLK
iCLK => senosr_exposure[5].CLK
iCLK => senosr_exposure[6].CLK
iCLK => senosr_exposure[7].CLK
iCLK => senosr_exposure[8].CLK
iCLK => senosr_exposure[9].CLK
iCLK => senosr_exposure[10].CLK
iCLK => senosr_exposure[11].CLK
iCLK => senosr_exposure[12].CLK
iCLK => senosr_exposure[13].CLK
iCLK => senosr_exposure[14].CLK
iCLK => senosr_exposure[15].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[3].CLK
iRST_N => i2c_reset.IN1
iRST_N => combo_cnt[0].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => senosr_exposure[0].PRESET
iRST_N => senosr_exposure[1].ACLR
iRST_N => senosr_exposure[2].PRESET
iRST_N => senosr_exposure[3].ACLR
iRST_N => senosr_exposure[4].ACLR
iRST_N => senosr_exposure[5].PRESET
iRST_N => senosr_exposure[6].PRESET
iRST_N => senosr_exposure[7].PRESET
iRST_N => senosr_exposure[8].PRESET
iRST_N => senosr_exposure[9].ACLR
iRST_N => senosr_exposure[10].PRESET
iRST_N => senosr_exposure[11].ACLR
iRST_N => senosr_exposure[12].ACLR
iRST_N => senosr_exposure[13].ACLR
iRST_N => senosr_exposure[14].ACLR
iRST_N => senosr_exposure[15].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iMIRROR_SW => Mux9.IN69
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => senosr_exposure_temp[17].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[16].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[15].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[14].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[13].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[12].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[11].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[10].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[9].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[8].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[7].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[6].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[5].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[4].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[3].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[2].OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|Camera|I2C_CCD_Config:u8|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => SD[24].CLK
CLOCK => SD[25].CLK
CLOCK => SD[26].CLK
CLOCK => SD[27].CLK
CLOCK => SD[28].CLK
CLOCK => SD[29].CLK
CLOCK => SD[30].CLK
CLOCK => SD[31].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK4.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[6].CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
I2C_DATA[24] => SD.DATAB
I2C_DATA[25] => SD.DATAB
I2C_DATA[26] => SD.DATAB
I2C_DATA[27] => SD.DATAB
I2C_DATA[28] => SD.DATAB
I2C_DATA[29] => SD.DATAB
I2C_DATA[30] => SD.DATAB
I2C_DATA[31] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK4.ACLR
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


|Camera|ltp_controller:u1
iCLK => oLCD_B[0]~reg0.CLK
iCLK => oLCD_B[1]~reg0.CLK
iCLK => oLCD_B[2]~reg0.CLK
iCLK => oLCD_B[3]~reg0.CLK
iCLK => oLCD_B[4]~reg0.CLK
iCLK => oLCD_B[5]~reg0.CLK
iCLK => oLCD_B[6]~reg0.CLK
iCLK => oLCD_B[7]~reg0.CLK
iCLK => oLCD_G[0]~reg0.CLK
iCLK => oLCD_G[1]~reg0.CLK
iCLK => oLCD_G[2]~reg0.CLK
iCLK => oLCD_G[3]~reg0.CLK
iCLK => oLCD_G[4]~reg0.CLK
iCLK => oLCD_G[5]~reg0.CLK
iCLK => oLCD_G[6]~reg0.CLK
iCLK => oLCD_G[7]~reg0.CLK
iCLK => oLCD_R[0]~reg0.CLK
iCLK => oLCD_R[1]~reg0.CLK
iCLK => oLCD_R[2]~reg0.CLK
iCLK => oLCD_R[3]~reg0.CLK
iCLK => oLCD_R[4]~reg0.CLK
iCLK => oLCD_R[5]~reg0.CLK
iCLK => oLCD_R[6]~reg0.CLK
iCLK => oLCD_R[7]~reg0.CLK
iCLK => oDEN~reg0.CLK
iCLK => oVD~reg0.CLK
iCLK => oHD~reg0.CLK
iCLK => mden.CLK
iCLK => mvd.CLK
iCLK => y_cnt[0].CLK
iCLK => y_cnt[1].CLK
iCLK => y_cnt[2].CLK
iCLK => y_cnt[3].CLK
iCLK => y_cnt[4].CLK
iCLK => y_cnt[5].CLK
iCLK => y_cnt[6].CLK
iCLK => y_cnt[7].CLK
iCLK => y_cnt[8].CLK
iCLK => y_cnt[9].CLK
iCLK => mhd.CLK
iCLK => x_cnt[0].CLK
iCLK => x_cnt[1].CLK
iCLK => x_cnt[2].CLK
iCLK => x_cnt[3].CLK
iCLK => x_cnt[4].CLK
iCLK => x_cnt[5].CLK
iCLK => x_cnt[6].CLK
iCLK => x_cnt[7].CLK
iCLK => x_cnt[8].CLK
iCLK => x_cnt[9].CLK
iCLK => x_cnt[10].CLK
iRST_n => oLCD_B[0]~reg0.ACLR
iRST_n => oLCD_B[1]~reg0.ACLR
iRST_n => oLCD_B[2]~reg0.ACLR
iRST_n => oLCD_B[3]~reg0.ACLR
iRST_n => oLCD_B[4]~reg0.ACLR
iRST_n => oLCD_B[5]~reg0.ACLR
iRST_n => oLCD_B[6]~reg0.ACLR
iRST_n => oLCD_B[7]~reg0.ACLR
iRST_n => oLCD_G[0]~reg0.ACLR
iRST_n => oLCD_G[1]~reg0.ACLR
iRST_n => oLCD_G[2]~reg0.ACLR
iRST_n => oLCD_G[3]~reg0.ACLR
iRST_n => oLCD_G[4]~reg0.ACLR
iRST_n => oLCD_G[5]~reg0.ACLR
iRST_n => oLCD_G[6]~reg0.ACLR
iRST_n => oLCD_G[7]~reg0.ACLR
iRST_n => oLCD_R[0]~reg0.ACLR
iRST_n => oLCD_R[1]~reg0.ACLR
iRST_n => oLCD_R[2]~reg0.ACLR
iRST_n => oLCD_R[3]~reg0.ACLR
iRST_n => oLCD_R[4]~reg0.ACLR
iRST_n => oLCD_R[5]~reg0.ACLR
iRST_n => oLCD_R[6]~reg0.ACLR
iRST_n => oLCD_R[7]~reg0.ACLR
iRST_n => oDEN~reg0.ACLR
iRST_n => oVD~reg0.ACLR
iRST_n => oHD~reg0.ACLR
iRST_n => mhd.ACLR
iRST_n => x_cnt[0].ACLR
iRST_n => x_cnt[1].ACLR
iRST_n => x_cnt[2].ACLR
iRST_n => x_cnt[3].ACLR
iRST_n => x_cnt[4].ACLR
iRST_n => x_cnt[5].ACLR
iRST_n => x_cnt[6].ACLR
iRST_n => x_cnt[7].ACLR
iRST_n => x_cnt[8].ACLR
iRST_n => x_cnt[9].ACLR
iRST_n => x_cnt[10].ACLR
iRST_n => y_cnt[0].ACLR
iRST_n => y_cnt[1].ACLR
iRST_n => y_cnt[2].ACLR
iRST_n => y_cnt[3].ACLR
iRST_n => y_cnt[4].ACLR
iRST_n => y_cnt[5].ACLR
iRST_n => y_cnt[6].ACLR
iRST_n => y_cnt[7].ACLR
iRST_n => y_cnt[8].ACLR
iRST_n => y_cnt[9].ACLR
iRST_n => mvd.PRESET
iRST_n => mden.ACLR
iREAD_DATA1[0] => ~NO_FANOUT~
iREAD_DATA1[1] => ~NO_FANOUT~
iREAD_DATA1[2] => read_blue[0].DATAB
iREAD_DATA1[3] => read_blue[1].DATAB
iREAD_DATA1[4] => read_blue[2].DATAB
iREAD_DATA1[5] => read_blue[3].DATAB
iREAD_DATA1[6] => read_blue[4].DATAB
iREAD_DATA1[7] => read_blue[5].DATAB
iREAD_DATA1[8] => read_blue[6].DATAB
iREAD_DATA1[9] => read_blue[7].DATAB
iREAD_DATA1[10] => read_green[3].DATAB
iREAD_DATA1[11] => read_green[4].DATAB
iREAD_DATA1[12] => read_green[5].DATAB
iREAD_DATA1[13] => read_green[6].DATAB
iREAD_DATA1[14] => read_green[7].DATAB
iREAD_DATA1[15] => ~NO_FANOUT~
iREAD_DATA2[0] => ~NO_FANOUT~
iREAD_DATA2[1] => ~NO_FANOUT~
iREAD_DATA2[2] => read_red[0].DATAB
iREAD_DATA2[3] => read_red[1].DATAB
iREAD_DATA2[4] => read_red[2].DATAB
iREAD_DATA2[5] => read_red[3].DATAB
iREAD_DATA2[6] => read_red[4].DATAB
iREAD_DATA2[7] => read_red[5].DATAB
iREAD_DATA2[8] => read_red[6].DATAB
iREAD_DATA2[9] => read_red[7].DATAB
iREAD_DATA2[10] => ~NO_FANOUT~
iREAD_DATA2[11] => ~NO_FANOUT~
iREAD_DATA2[12] => read_green[0].DATAB
iREAD_DATA2[13] => read_green[1].DATAB
iREAD_DATA2[14] => read_green[2].DATAB
iREAD_DATA2[15] => ~NO_FANOUT~
oREAD_SDRAM_EN <= oREAD_SDRAM_EN.DB_MAX_OUTPUT_PORT_TYPE
oHD <= oHD~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVD <= oVD~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDEN <= oDEN~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_R[0] <= oLCD_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_R[1] <= oLCD_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_R[2] <= oLCD_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_R[3] <= oLCD_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_R[4] <= oLCD_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_R[5] <= oLCD_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_R[6] <= oLCD_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_R[7] <= oLCD_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_G[0] <= oLCD_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_G[1] <= oLCD_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_G[2] <= oLCD_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_G[3] <= oLCD_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_G[4] <= oLCD_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_G[5] <= oLCD_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_G[6] <= oLCD_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_G[7] <= oLCD_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_B[0] <= oLCD_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_B[1] <= oLCD_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_B[2] <= oLCD_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_B[3] <= oLCD_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_B[4] <= oLCD_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_B[5] <= oLCD_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_B[6] <= oLCD_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLCD_B[7] <= oLCD_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|separador:s1
clk => b[0]~reg0.CLK
clk => b[1]~reg0.CLK
clk => b[2]~reg0.CLK
clk => b[3]~reg0.CLK
clk => b[4]~reg0.CLK
clk => b[5]~reg0.CLK
clk => b[6]~reg0.CLK
clk => b[7]~reg0.CLK
clk => g[0]~reg0.CLK
clk => g[1]~reg0.CLK
clk => g[2]~reg0.CLK
clk => g[3]~reg0.CLK
clk => g[4]~reg0.CLK
clk => g[5]~reg0.CLK
clk => g[6]~reg0.CLK
clk => g[7]~reg0.CLK
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
clk => v[7].CLK
clk => v[8].CLK
clk => v[9].CLK
clk => v[10].CLK
clk => v[11].CLK
clk => v[12].CLK
clk => v[13].CLK
clk => v[14].CLK
clk => v[15].CLK
clk => v[16].CLK
clk => v[17].CLK
clk => v[18].CLK
clk => v[19].CLK
clk => v[20].CLK
clk => v[21].CLK
clk => v[22].CLK
clk => v[23].CLK
clk => v[24].CLK
clk => v[25].CLK
clk => v[26].CLK
clk => v[27].CLK
clk => v[28].CLK
clk => v[29].CLK
clk => v[30].CLK
clk => v[31].CLK
clk => s[0].CLK
clk => s[1].CLK
clk => s[2].CLK
clk => s[3].CLK
clk => s[4].CLK
clk => s[5].CLK
clk => s[6].CLK
clk => s[7].CLK
clk => s[8].CLK
clk => s[9].CLK
clk => s[10].CLK
clk => s[11].CLK
clk => s[12].CLK
clk => s[13].CLK
clk => s[14].CLK
clk => s[15].CLK
clk => s[16].CLK
clk => s[17].CLK
clk => s[18].CLK
clk => s[19].CLK
clk => s[20].CLK
clk => s[21].CLK
clk => s[22].CLK
clk => s[23].CLK
clk => s[24].CLK
clk => s[25].CLK
clk => s[26].CLK
clk => s[27].CLK
clk => s[28].CLK
clk => s[29].CLK
clk => s[30].CLK
clk => s[31].CLK
clk => h[0].CLK
clk => h[1].CLK
clk => h[2].CLK
clk => h[3].CLK
clk => h[4].CLK
clk => h[5].CLK
clk => h[6].CLK
clk => h[7].CLK
clk => h[8].CLK
clk => h[9].CLK
clk => h[10].CLK
clk => h[11].CLK
clk => h[12].CLK
clk => h[13].CLK
clk => h[14].CLK
clk => h[15].CLK
clk => h[16].CLK
clk => h[17].CLK
clk => h[18].CLK
clk => h[19].CLK
clk => h[20].CLK
clk => h[21].CLK
clk => h[22].CLK
clk => h[23].CLK
clk => h[24].CLK
clk => h[25].CLK
clk => h[26].CLK
clk => h[27].CLK
clk => h[28].CLK
clk => h[29].CLK
clk => h[30].CLK
clk => h[31].CLK
clk => qtd[0].CLK
clk => qtd[1].CLK
clk => qtd[2].CLK
clk => qtd[3].CLK
clk => qtd[4].CLK
clk => qtd[5].CLK
clk => qtd[6].CLK
clk => qtd[7].CLK
clk => qtd[8].CLK
clk => qtd[9].CLK
clk => qtd[10].CLK
clk => qtd[11].CLK
clk => qtd[12].CLK
clk => qtd[13].CLK
clk => qtd[14].CLK
clk => qtd[15].CLK
clk => qtd[16].CLK
clk => qtd[17].CLK
clk => qtd[18].CLK
clk => qtd[19].CLK
clk => qtd[20].CLK
clk => qtd[21].CLK
clk => qtd[22].CLK
clk => qtd[23].CLK
clk => qtd[24].CLK
clk => qtd[25].CLK
clk => qtd[26].CLK
clk => qtd[27].CLK
clk => qtd[28].CLK
clk => qtd[29].CLK
clk => qtd[30].CLK
clk => qtd[31].CLK
frameclk => qtd[0].ACLR
frameclk => qtd[1].ACLR
frameclk => qtd[2].ACLR
frameclk => qtd[3].ACLR
frameclk => qtd[4].ACLR
frameclk => qtd[5].ACLR
frameclk => qtd[6].ACLR
frameclk => qtd[7].ACLR
frameclk => qtd[8].ACLR
frameclk => qtd[9].ACLR
frameclk => qtd[10].ACLR
frameclk => qtd[11].ACLR
frameclk => qtd[12].ACLR
frameclk => qtd[13].ACLR
frameclk => qtd[14].ACLR
frameclk => qtd[15].ACLR
frameclk => qtd[16].ACLR
frameclk => qtd[17].ACLR
frameclk => qtd[18].ACLR
frameclk => qtd[19].ACLR
frameclk => qtd[20].ACLR
frameclk => qtd[21].ACLR
frameclk => qtd[22].ACLR
frameclk => qtd[23].ACLR
frameclk => qtd[24].ACLR
frameclk => qtd[25].ACLR
frameclk => qtd[26].ACLR
frameclk => qtd[27].ACLR
frameclk => qtd[28].ACLR
frameclk => qtd[29].ACLR
frameclk => qtd[30].ACLR
frameclk => qtd[31].ACLR
frameclk => b[0]~reg0.ENA
frameclk => h[31].ENA
frameclk => h[30].ENA
frameclk => h[29].ENA
frameclk => h[28].ENA
frameclk => h[27].ENA
frameclk => h[26].ENA
frameclk => h[25].ENA
frameclk => h[24].ENA
frameclk => h[23].ENA
frameclk => h[22].ENA
frameclk => h[21].ENA
frameclk => h[20].ENA
frameclk => h[19].ENA
frameclk => h[18].ENA
frameclk => h[17].ENA
frameclk => h[16].ENA
frameclk => h[15].ENA
frameclk => h[14].ENA
frameclk => h[13].ENA
frameclk => h[12].ENA
frameclk => h[11].ENA
frameclk => h[10].ENA
frameclk => h[9].ENA
frameclk => h[8].ENA
frameclk => h[7].ENA
frameclk => h[6].ENA
frameclk => h[5].ENA
frameclk => h[4].ENA
frameclk => h[3].ENA
frameclk => h[2].ENA
frameclk => h[1].ENA
frameclk => h[0].ENA
frameclk => s[31].ENA
frameclk => s[30].ENA
frameclk => s[29].ENA
frameclk => s[28].ENA
frameclk => s[27].ENA
frameclk => s[26].ENA
frameclk => s[25].ENA
frameclk => s[24].ENA
frameclk => s[23].ENA
frameclk => s[22].ENA
frameclk => s[21].ENA
frameclk => s[20].ENA
frameclk => s[19].ENA
frameclk => s[18].ENA
frameclk => s[17].ENA
frameclk => s[16].ENA
frameclk => s[15].ENA
frameclk => s[14].ENA
frameclk => s[13].ENA
frameclk => s[12].ENA
frameclk => s[11].ENA
frameclk => s[10].ENA
frameclk => s[9].ENA
frameclk => s[8].ENA
frameclk => s[7].ENA
frameclk => s[6].ENA
frameclk => s[5].ENA
frameclk => s[4].ENA
frameclk => s[3].ENA
frameclk => s[2].ENA
frameclk => s[1].ENA
frameclk => s[0].ENA
frameclk => v[31].ENA
frameclk => v[30].ENA
frameclk => v[29].ENA
frameclk => v[28].ENA
frameclk => v[27].ENA
frameclk => v[26].ENA
frameclk => v[25].ENA
frameclk => v[24].ENA
frameclk => v[23].ENA
frameclk => v[22].ENA
frameclk => v[21].ENA
frameclk => v[20].ENA
frameclk => v[19].ENA
frameclk => v[18].ENA
frameclk => v[17].ENA
frameclk => v[16].ENA
frameclk => v[15].ENA
frameclk => v[14].ENA
frameclk => v[13].ENA
frameclk => v[12].ENA
frameclk => v[11].ENA
frameclk => v[10].ENA
frameclk => v[9].ENA
frameclk => v[8].ENA
frameclk => v[7].ENA
frameclk => v[6].ENA
frameclk => v[5].ENA
frameclk => v[4].ENA
frameclk => v[3].ENA
frameclk => v[2].ENA
frameclk => v[1].ENA
frameclk => v[0].ENA
frameclk => r[7]~reg0.ENA
frameclk => r[6]~reg0.ENA
frameclk => r[5]~reg0.ENA
frameclk => r[4]~reg0.ENA
frameclk => r[3]~reg0.ENA
frameclk => r[2]~reg0.ENA
frameclk => r[1]~reg0.ENA
frameclk => r[0]~reg0.ENA
frameclk => g[7]~reg0.ENA
frameclk => g[6]~reg0.ENA
frameclk => g[5]~reg0.ENA
frameclk => g[4]~reg0.ENA
frameclk => g[3]~reg0.ENA
frameclk => g[2]~reg0.ENA
frameclk => g[1]~reg0.ENA
frameclk => g[0]~reg0.ENA
frameclk => b[7]~reg0.ENA
frameclk => b[6]~reg0.ENA
frameclk => b[5]~reg0.ENA
frameclk => b[4]~reg0.ENA
frameclk => b[3]~reg0.ENA
frameclk => b[2]~reg0.ENA
frameclk => b[1]~reg0.ENA
ri[0] => LessThan0.IN8
ri[0] => LessThan1.IN8
ri[0] => LessThan2.IN8
ri[0] => max.DATAB
ri[0] => LessThan4.IN8
ri[0] => min.DATAB
ri[0] => Equal0.IN15
ri[0] => Add10.IN16
ri[0] => Add6.IN8
ri[0] => r[0]~reg0.DATAIN
ri[1] => LessThan0.IN7
ri[1] => LessThan1.IN7
ri[1] => LessThan2.IN7
ri[1] => max.DATAB
ri[1] => LessThan4.IN7
ri[1] => min.DATAB
ri[1] => Equal0.IN14
ri[1] => Add10.IN15
ri[1] => Add6.IN7
ri[1] => r[1]~reg0.DATAIN
ri[2] => LessThan0.IN6
ri[2] => LessThan1.IN6
ri[2] => LessThan2.IN6
ri[2] => max.DATAB
ri[2] => LessThan4.IN6
ri[2] => min.DATAB
ri[2] => Equal0.IN13
ri[2] => Add10.IN14
ri[2] => Add6.IN6
ri[2] => r[2]~reg0.DATAIN
ri[3] => LessThan0.IN5
ri[3] => LessThan1.IN5
ri[3] => LessThan2.IN5
ri[3] => max.DATAB
ri[3] => LessThan4.IN5
ri[3] => min.DATAB
ri[3] => Equal0.IN12
ri[3] => Add10.IN13
ri[3] => Add6.IN5
ri[3] => r[3]~reg0.DATAIN
ri[4] => LessThan0.IN4
ri[4] => LessThan1.IN4
ri[4] => LessThan2.IN4
ri[4] => max.DATAB
ri[4] => LessThan4.IN4
ri[4] => min.DATAB
ri[4] => Equal0.IN11
ri[4] => Add10.IN12
ri[4] => Add6.IN4
ri[4] => r[4]~reg0.DATAIN
ri[5] => LessThan0.IN3
ri[5] => LessThan1.IN3
ri[5] => LessThan2.IN3
ri[5] => max.DATAB
ri[5] => LessThan4.IN3
ri[5] => min.DATAB
ri[5] => Equal0.IN10
ri[5] => Add10.IN11
ri[5] => Add6.IN3
ri[5] => r[5]~reg0.DATAIN
ri[6] => LessThan0.IN2
ri[6] => LessThan1.IN2
ri[6] => LessThan2.IN2
ri[6] => max.DATAB
ri[6] => LessThan4.IN2
ri[6] => min.DATAB
ri[6] => Equal0.IN9
ri[6] => Add10.IN10
ri[6] => Add6.IN2
ri[6] => r[6]~reg0.DATAIN
ri[7] => LessThan0.IN1
ri[7] => LessThan1.IN1
ri[7] => LessThan2.IN1
ri[7] => max.DATAB
ri[7] => LessThan4.IN1
ri[7] => min.DATAB
ri[7] => Equal0.IN8
ri[7] => Add10.IN9
ri[7] => Add6.IN1
ri[7] => r[7]~reg0.DATAIN
gi[0] => LessThan1.IN16
gi[0] => LessThan3.IN8
gi[0] => max.DATAA
gi[0] => LessThan4.IN16
gi[0] => LessThan5.IN8
gi[0] => min.DATAA
gi[0] => LessThan6.IN8
gi[0] => Add2.IN16
gi[0] => Equal1.IN15
gi[0] => Add10.IN8
gi[0] => g[0]~reg0.DATAIN
gi[1] => LessThan1.IN15
gi[1] => LessThan3.IN7
gi[1] => max.DATAA
gi[1] => LessThan4.IN15
gi[1] => LessThan5.IN7
gi[1] => min.DATAA
gi[1] => LessThan6.IN7
gi[1] => Add2.IN15
gi[1] => Equal1.IN14
gi[1] => Add10.IN7
gi[1] => g[1]~reg0.DATAIN
gi[2] => LessThan1.IN14
gi[2] => LessThan3.IN6
gi[2] => max.DATAA
gi[2] => LessThan4.IN14
gi[2] => LessThan5.IN6
gi[2] => min.DATAA
gi[2] => LessThan6.IN6
gi[2] => Add2.IN14
gi[2] => Equal1.IN13
gi[2] => Add10.IN6
gi[2] => g[2]~reg0.DATAIN
gi[3] => LessThan1.IN13
gi[3] => LessThan3.IN5
gi[3] => max.DATAA
gi[3] => LessThan4.IN13
gi[3] => LessThan5.IN5
gi[3] => min.DATAA
gi[3] => LessThan6.IN5
gi[3] => Add2.IN13
gi[3] => Equal1.IN12
gi[3] => Add10.IN5
gi[3] => g[3]~reg0.DATAIN
gi[4] => LessThan1.IN12
gi[4] => LessThan3.IN4
gi[4] => max.DATAA
gi[4] => LessThan4.IN12
gi[4] => LessThan5.IN4
gi[4] => min.DATAA
gi[4] => LessThan6.IN4
gi[4] => Add2.IN12
gi[4] => Equal1.IN11
gi[4] => Add10.IN4
gi[4] => g[4]~reg0.DATAIN
gi[5] => LessThan1.IN11
gi[5] => LessThan3.IN3
gi[5] => max.DATAA
gi[5] => LessThan4.IN11
gi[5] => LessThan5.IN3
gi[5] => min.DATAA
gi[5] => LessThan6.IN3
gi[5] => Add2.IN11
gi[5] => Equal1.IN10
gi[5] => Add10.IN3
gi[5] => g[5]~reg0.DATAIN
gi[6] => LessThan1.IN10
gi[6] => LessThan3.IN2
gi[6] => max.DATAA
gi[6] => LessThan4.IN10
gi[6] => LessThan5.IN2
gi[6] => min.DATAA
gi[6] => LessThan6.IN2
gi[6] => Add2.IN10
gi[6] => Equal1.IN9
gi[6] => Add10.IN2
gi[6] => g[6]~reg0.DATAIN
gi[7] => LessThan1.IN9
gi[7] => LessThan3.IN1
gi[7] => max.DATAA
gi[7] => LessThan4.IN9
gi[7] => LessThan5.IN1
gi[7] => min.DATAA
gi[7] => LessThan6.IN1
gi[7] => Add2.IN9
gi[7] => Equal1.IN8
gi[7] => Add10.IN1
gi[7] => g[7]~reg0.DATAIN
bi[0] => LessThan0.IN16
bi[0] => LessThan2.IN16
bi[0] => LessThan3.IN16
bi[0] => max.DATAB
bi[0] => LessThan5.IN16
bi[0] => min.DATAB
bi[0] => LessThan6.IN16
bi[0] => Add6.IN16
bi[0] => Add2.IN8
bi[0] => b[0]~reg0.DATAIN
bi[1] => LessThan0.IN15
bi[1] => LessThan2.IN15
bi[1] => LessThan3.IN15
bi[1] => max.DATAB
bi[1] => LessThan5.IN15
bi[1] => min.DATAB
bi[1] => LessThan6.IN15
bi[1] => Add6.IN15
bi[1] => Add2.IN7
bi[1] => b[1]~reg0.DATAIN
bi[2] => LessThan0.IN14
bi[2] => LessThan2.IN14
bi[2] => LessThan3.IN14
bi[2] => max.DATAB
bi[2] => LessThan5.IN14
bi[2] => min.DATAB
bi[2] => LessThan6.IN14
bi[2] => Add6.IN14
bi[2] => Add2.IN6
bi[2] => b[2]~reg0.DATAIN
bi[3] => LessThan0.IN13
bi[3] => LessThan2.IN13
bi[3] => LessThan3.IN13
bi[3] => max.DATAB
bi[3] => LessThan5.IN13
bi[3] => min.DATAB
bi[3] => LessThan6.IN13
bi[3] => Add6.IN13
bi[3] => Add2.IN5
bi[3] => b[3]~reg0.DATAIN
bi[4] => LessThan0.IN12
bi[4] => LessThan2.IN12
bi[4] => LessThan3.IN12
bi[4] => max.DATAB
bi[4] => LessThan5.IN12
bi[4] => min.DATAB
bi[4] => LessThan6.IN12
bi[4] => Add6.IN12
bi[4] => Add2.IN4
bi[4] => b[4]~reg0.DATAIN
bi[5] => LessThan0.IN11
bi[5] => LessThan2.IN11
bi[5] => LessThan3.IN11
bi[5] => max.DATAB
bi[5] => LessThan5.IN11
bi[5] => min.DATAB
bi[5] => LessThan6.IN11
bi[5] => Add6.IN11
bi[5] => Add2.IN3
bi[5] => b[5]~reg0.DATAIN
bi[6] => LessThan0.IN10
bi[6] => LessThan2.IN10
bi[6] => LessThan3.IN10
bi[6] => max.DATAB
bi[6] => LessThan5.IN10
bi[6] => min.DATAB
bi[6] => LessThan6.IN10
bi[6] => Add6.IN10
bi[6] => Add2.IN2
bi[6] => b[6]~reg0.DATAIN
bi[7] => LessThan0.IN9
bi[7] => LessThan2.IN9
bi[7] => LessThan3.IN9
bi[7] => max.DATAB
bi[7] => LessThan5.IN9
bi[7] => min.DATAB
bi[7] => LessThan6.IN9
bi[7] => Add6.IN9
bi[7] => Add2.IN1
bi[7] => b[7]~reg0.DATAIN
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixqtd[0] <= qtd[0].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[1] <= qtd[1].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[2] <= qtd[2].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[3] <= qtd[3].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[4] <= qtd[4].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[5] <= qtd[5].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[6] <= qtd[6].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[7] <= qtd[7].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[8] <= qtd[8].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[9] <= qtd[9].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[10] <= qtd[10].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[11] <= qtd[11].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[12] <= qtd[12].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[13] <= qtd[13].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[14] <= qtd[14].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[15] <= qtd[15].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[16] <= qtd[16].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[17] <= qtd[17].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[18] <= qtd[18].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[19] <= qtd[19].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[20] <= qtd[20].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[21] <= qtd[21].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[22] <= qtd[22].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[23] <= qtd[23].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[24] <= qtd[24].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[25] <= qtd[25].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[26] <= qtd[26].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[27] <= qtd[27].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[28] <= qtd[28].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[29] <= qtd[29].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[30] <= qtd[30].DB_MAX_OUTPUT_PORT_TYPE
pixqtd[31] <= qtd[31].DB_MAX_OUTPUT_PORT_TYPE


|Camera|classificador:s3
frameclk => ycounter[0].ACLR
frameclk => ycounter[1].ACLR
frameclk => ycounter[2].ACLR
frameclk => ycounter[3].ACLR
frameclk => ycounter[4].ACLR
frameclk => ycounter[5].ACLR
frameclk => ycounter[6].ACLR
frameclk => ycounter[7].ACLR
frameclk => ycounter[8].ACLR
frameclk => ycounter[9].ACLR
frameclk => ycounter[10].ACLR
frameclk => ycounter[11].ACLR
frameclk => ycounter[12].ACLR
frameclk => ycounter[13].ACLR
frameclk => ycounter[14].ACLR
frameclk => ycounter[15].ACLR
frameclk => ycounter[16].ACLR
frameclk => ycounter[17].ACLR
frameclk => ycounter[18].ACLR
frameclk => ycounter[19].ACLR
frameclk => ycounter[20].ACLR
frameclk => ycounter[21].ACLR
frameclk => ycounter[22].ACLR
frameclk => ycounter[23].ACLR
frameclk => ycounter[24].ACLR
frameclk => ycounter[25].ACLR
frameclk => ycounter[26].ACLR
frameclk => ycounter[27].ACLR
frameclk => ycounter[28].ACLR
frameclk => ycounter[29].ACLR
frameclk => ycounter[30].ACLR
frameclk => ycounter[31].ACLR
frameclk => pixy_qtd[0]~reg0.ACLR
frameclk => pixy_qtd[1]~reg0.ACLR
frameclk => pixy_qtd[2]~reg0.ACLR
frameclk => pixy_qtd[3]~reg0.ACLR
frameclk => pixy_qtd[4]~reg0.ACLR
frameclk => pixy_qtd[5]~reg0.ACLR
frameclk => pixy_qtd[6]~reg0.ACLR
frameclk => pixy_qtd[7]~reg0.ACLR
frameclk => pixy_qtd[8]~reg0.ACLR
frameclk => pixy_qtd[9]~reg0.ACLR
frameclk => pixy_qtd[10]~reg0.ACLR
frameclk => pixy_qtd[11]~reg0.ACLR
frameclk => pixy_qtd[12]~reg0.ACLR
frameclk => pixy_qtd[13]~reg0.ACLR
frameclk => pixy_qtd[14]~reg0.ACLR
frameclk => pixy_qtd[15]~reg0.ACLR
frameclk => pixy_qtd[16]~reg0.ACLR
frameclk => pixy_qtd[17]~reg0.ACLR
frameclk => pixy_qtd[18]~reg0.ACLR
frameclk => pixy_qtd[19]~reg0.ACLR
frameclk => pixy_qtd[20]~reg0.ACLR
frameclk => pixy_qtd[21]~reg0.ACLR
frameclk => pixy_qtd[22]~reg0.ACLR
frameclk => pixy_qtd[23]~reg0.ACLR
frameclk => pixy_qtd[24]~reg0.ACLR
frameclk => pixy_qtd[25]~reg0.ACLR
frameclk => pixy_qtd[26]~reg0.ACLR
frameclk => pixy_qtd[27]~reg0.ACLR
frameclk => pixy_qtd[28]~reg0.ACLR
frameclk => pixy_qtd[29]~reg0.ACLR
frameclk => pixy_qtd[30]~reg0.ACLR
frameclk => pixy_qtd[31]~reg0.ACLR
frameclk => h[31].ENA
frameclk => h[30].ENA
frameclk => h[29].ENA
frameclk => h[28].ENA
frameclk => h[27].ENA
frameclk => h[26].ENA
frameclk => h[25].ENA
frameclk => h[24].ENA
frameclk => h[23].ENA
frameclk => h[22].ENA
frameclk => h[21].ENA
frameclk => h[20].ENA
frameclk => h[19].ENA
frameclk => h[18].ENA
frameclk => h[17].ENA
frameclk => h[16].ENA
frameclk => h[15].ENA
frameclk => h[14].ENA
frameclk => h[13].ENA
frameclk => h[12].ENA
frameclk => h[11].ENA
frameclk => h[10].ENA
frameclk => h[9].ENA
frameclk => h[8].ENA
frameclk => h[7].ENA
frameclk => h[6].ENA
frameclk => h[5].ENA
frameclk => h[4].ENA
frameclk => h[3].ENA
frameclk => h[2].ENA
frameclk => h[1].ENA
frameclk => h[0].ENA
frameclk => s[31]~reg0.ENA
frameclk => s[30]~reg0.ENA
frameclk => s[29]~reg0.ENA
frameclk => s[28]~reg0.ENA
frameclk => s[27]~reg0.ENA
frameclk => s[26]~reg0.ENA
frameclk => s[25]~reg0.ENA
frameclk => s[24]~reg0.ENA
frameclk => s[23]~reg0.ENA
frameclk => s[22]~reg0.ENA
frameclk => s[21]~reg0.ENA
frameclk => s[20]~reg0.ENA
frameclk => s[19]~reg0.ENA
frameclk => s[18]~reg0.ENA
frameclk => s[17]~reg0.ENA
frameclk => s[16]~reg0.ENA
frameclk => s[15]~reg0.ENA
frameclk => s[14]~reg0.ENA
frameclk => s[13]~reg0.ENA
frameclk => s[12]~reg0.ENA
frameclk => s[11]~reg0.ENA
frameclk => s[10]~reg0.ENA
frameclk => s[9]~reg0.ENA
frameclk => s[8]~reg0.ENA
frameclk => s[7]~reg0.ENA
frameclk => s[6]~reg0.ENA
frameclk => s[5]~reg0.ENA
frameclk => s[4]~reg0.ENA
frameclk => s[3]~reg0.ENA
frameclk => s[2]~reg0.ENA
frameclk => s[1]~reg0.ENA
frameclk => s[0]~reg0.ENA
frameclk => v[31].ENA
frameclk => v[30].ENA
frameclk => v[29].ENA
frameclk => v[28].ENA
frameclk => v[27].ENA
frameclk => v[26].ENA
frameclk => v[25].ENA
frameclk => v[24].ENA
frameclk => v[23].ENA
frameclk => v[22].ENA
frameclk => v[21].ENA
frameclk => v[20].ENA
frameclk => v[19].ENA
frameclk => v[18].ENA
frameclk => v[17].ENA
frameclk => v[16].ENA
frameclk => v[15].ENA
frameclk => v[14].ENA
frameclk => v[13].ENA
frameclk => v[12].ENA
frameclk => v[11].ENA
frameclk => v[10].ENA
frameclk => v[9].ENA
frameclk => v[8].ENA
frameclk => v[7].ENA
frameclk => v[6].ENA
frameclk => v[5].ENA
frameclk => v[4].ENA
frameclk => v[3].ENA
frameclk => v[2].ENA
frameclk => v[1].ENA
frameclk => v[0].ENA
frameclk => ro[7]~reg0.ENA
frameclk => ro[6]~reg0.ENA
frameclk => ro[5]~reg0.ENA
frameclk => ro[4]~reg0.ENA
frameclk => ro[3]~reg0.ENA
frameclk => ro[2]~reg0.ENA
frameclk => ro[1]~reg0.ENA
frameclk => ro[0]~reg0.ENA
frameclk => go[7]~reg0.ENA
frameclk => go[6]~reg0.ENA
frameclk => go[5]~reg0.ENA
frameclk => go[4]~reg0.ENA
frameclk => go[3]~reg0.ENA
frameclk => go[2]~reg0.ENA
frameclk => go[1]~reg0.ENA
frameclk => go[0]~reg0.ENA
frameclk => bo[7]~reg0.ENA
frameclk => bo[6]~reg0.ENA
frameclk => bo[5]~reg0.ENA
frameclk => bo[4]~reg0.ENA
frameclk => bo[3]~reg0.ENA
frameclk => bo[2]~reg0.ENA
frameclk => bo[1]~reg0.ENA
frameclk => bo[0]~reg0.ENA
clk => pixy_qtd[0]~reg0.CLK
clk => pixy_qtd[1]~reg0.CLK
clk => pixy_qtd[2]~reg0.CLK
clk => pixy_qtd[3]~reg0.CLK
clk => pixy_qtd[4]~reg0.CLK
clk => pixy_qtd[5]~reg0.CLK
clk => pixy_qtd[6]~reg0.CLK
clk => pixy_qtd[7]~reg0.CLK
clk => pixy_qtd[8]~reg0.CLK
clk => pixy_qtd[9]~reg0.CLK
clk => pixy_qtd[10]~reg0.CLK
clk => pixy_qtd[11]~reg0.CLK
clk => pixy_qtd[12]~reg0.CLK
clk => pixy_qtd[13]~reg0.CLK
clk => pixy_qtd[14]~reg0.CLK
clk => pixy_qtd[15]~reg0.CLK
clk => pixy_qtd[16]~reg0.CLK
clk => pixy_qtd[17]~reg0.CLK
clk => pixy_qtd[18]~reg0.CLK
clk => pixy_qtd[19]~reg0.CLK
clk => pixy_qtd[20]~reg0.CLK
clk => pixy_qtd[21]~reg0.CLK
clk => pixy_qtd[22]~reg0.CLK
clk => pixy_qtd[23]~reg0.CLK
clk => pixy_qtd[24]~reg0.CLK
clk => pixy_qtd[25]~reg0.CLK
clk => pixy_qtd[26]~reg0.CLK
clk => pixy_qtd[27]~reg0.CLK
clk => pixy_qtd[28]~reg0.CLK
clk => pixy_qtd[29]~reg0.CLK
clk => pixy_qtd[30]~reg0.CLK
clk => pixy_qtd[31]~reg0.CLK
clk => bo[0]~reg0.CLK
clk => bo[1]~reg0.CLK
clk => bo[2]~reg0.CLK
clk => bo[3]~reg0.CLK
clk => bo[4]~reg0.CLK
clk => bo[5]~reg0.CLK
clk => bo[6]~reg0.CLK
clk => bo[7]~reg0.CLK
clk => go[0]~reg0.CLK
clk => go[1]~reg0.CLK
clk => go[2]~reg0.CLK
clk => go[3]~reg0.CLK
clk => go[4]~reg0.CLK
clk => go[5]~reg0.CLK
clk => go[6]~reg0.CLK
clk => go[7]~reg0.CLK
clk => ro[0]~reg0.CLK
clk => ro[1]~reg0.CLK
clk => ro[2]~reg0.CLK
clk => ro[3]~reg0.CLK
clk => ro[4]~reg0.CLK
clk => ro[5]~reg0.CLK
clk => ro[6]~reg0.CLK
clk => ro[7]~reg0.CLK
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
clk => v[7].CLK
clk => v[8].CLK
clk => v[9].CLK
clk => v[10].CLK
clk => v[11].CLK
clk => v[12].CLK
clk => v[13].CLK
clk => v[14].CLK
clk => v[15].CLK
clk => v[16].CLK
clk => v[17].CLK
clk => v[18].CLK
clk => v[19].CLK
clk => v[20].CLK
clk => v[21].CLK
clk => v[22].CLK
clk => v[23].CLK
clk => v[24].CLK
clk => v[25].CLK
clk => v[26].CLK
clk => v[27].CLK
clk => v[28].CLK
clk => v[29].CLK
clk => v[30].CLK
clk => v[31].CLK
clk => s[0]~reg0.CLK
clk => s[1]~reg0.CLK
clk => s[2]~reg0.CLK
clk => s[3]~reg0.CLK
clk => s[4]~reg0.CLK
clk => s[5]~reg0.CLK
clk => s[6]~reg0.CLK
clk => s[7]~reg0.CLK
clk => s[8]~reg0.CLK
clk => s[9]~reg0.CLK
clk => s[10]~reg0.CLK
clk => s[11]~reg0.CLK
clk => s[12]~reg0.CLK
clk => s[13]~reg0.CLK
clk => s[14]~reg0.CLK
clk => s[15]~reg0.CLK
clk => s[16]~reg0.CLK
clk => s[17]~reg0.CLK
clk => s[18]~reg0.CLK
clk => s[19]~reg0.CLK
clk => s[20]~reg0.CLK
clk => s[21]~reg0.CLK
clk => s[22]~reg0.CLK
clk => s[23]~reg0.CLK
clk => s[24]~reg0.CLK
clk => s[25]~reg0.CLK
clk => s[26]~reg0.CLK
clk => s[27]~reg0.CLK
clk => s[28]~reg0.CLK
clk => s[29]~reg0.CLK
clk => s[30]~reg0.CLK
clk => s[31]~reg0.CLK
clk => h[0].CLK
clk => h[1].CLK
clk => h[2].CLK
clk => h[3].CLK
clk => h[4].CLK
clk => h[5].CLK
clk => h[6].CLK
clk => h[7].CLK
clk => h[8].CLK
clk => h[9].CLK
clk => h[10].CLK
clk => h[11].CLK
clk => h[12].CLK
clk => h[13].CLK
clk => h[14].CLK
clk => h[15].CLK
clk => h[16].CLK
clk => h[17].CLK
clk => h[18].CLK
clk => h[19].CLK
clk => h[20].CLK
clk => h[21].CLK
clk => h[22].CLK
clk => h[23].CLK
clk => h[24].CLK
clk => h[25].CLK
clk => h[26].CLK
clk => h[27].CLK
clk => h[28].CLK
clk => h[29].CLK
clk => h[30].CLK
clk => h[31].CLK
clk => ycounter[0].CLK
clk => ycounter[1].CLK
clk => ycounter[2].CLK
clk => ycounter[3].CLK
clk => ycounter[4].CLK
clk => ycounter[5].CLK
clk => ycounter[6].CLK
clk => ycounter[7].CLK
clk => ycounter[8].CLK
clk => ycounter[9].CLK
clk => ycounter[10].CLK
clk => ycounter[11].CLK
clk => ycounter[12].CLK
clk => ycounter[13].CLK
clk => ycounter[14].CLK
clk => ycounter[15].CLK
clk => ycounter[16].CLK
clk => ycounter[17].CLK
clk => ycounter[18].CLK
clk => ycounter[19].CLK
clk => ycounter[20].CLK
clk => ycounter[21].CLK
clk => ycounter[22].CLK
clk => ycounter[23].CLK
clk => ycounter[24].CLK
clk => ycounter[25].CLK
clk => ycounter[26].CLK
clk => ycounter[27].CLK
clk => ycounter[28].CLK
clk => ycounter[29].CLK
clk => ycounter[30].CLK
clk => ycounter[31].CLK
ri[0] => LessThan0.IN8
ri[0] => LessThan1.IN8
ri[0] => LessThan2.IN8
ri[0] => max.DATAB
ri[0] => LessThan4.IN8
ri[0] => min.DATAB
ri[0] => Equal0.IN15
ri[0] => Add10.IN16
ri[0] => Add6.IN8
ri[0] => ro[0]~reg0.DATAIN
ri[1] => LessThan0.IN7
ri[1] => LessThan1.IN7
ri[1] => LessThan2.IN7
ri[1] => max.DATAB
ri[1] => LessThan4.IN7
ri[1] => min.DATAB
ri[1] => Equal0.IN14
ri[1] => Add10.IN15
ri[1] => Add6.IN7
ri[1] => ro[1]~reg0.DATAIN
ri[2] => LessThan0.IN6
ri[2] => LessThan1.IN6
ri[2] => LessThan2.IN6
ri[2] => max.DATAB
ri[2] => LessThan4.IN6
ri[2] => min.DATAB
ri[2] => Equal0.IN13
ri[2] => Add10.IN14
ri[2] => Add6.IN6
ri[2] => ro[2]~reg0.DATAIN
ri[3] => LessThan0.IN5
ri[3] => LessThan1.IN5
ri[3] => LessThan2.IN5
ri[3] => max.DATAB
ri[3] => LessThan4.IN5
ri[3] => min.DATAB
ri[3] => Equal0.IN12
ri[3] => Add10.IN13
ri[3] => Add6.IN5
ri[3] => ro[3]~reg0.DATAIN
ri[4] => LessThan0.IN4
ri[4] => LessThan1.IN4
ri[4] => LessThan2.IN4
ri[4] => max.DATAB
ri[4] => LessThan4.IN4
ri[4] => min.DATAB
ri[4] => Equal0.IN11
ri[4] => Add10.IN12
ri[4] => Add6.IN4
ri[4] => ro[4]~reg0.DATAIN
ri[5] => LessThan0.IN3
ri[5] => LessThan1.IN3
ri[5] => LessThan2.IN3
ri[5] => max.DATAB
ri[5] => LessThan4.IN3
ri[5] => min.DATAB
ri[5] => Equal0.IN10
ri[5] => Add10.IN11
ri[5] => Add6.IN3
ri[5] => ro[5]~reg0.DATAIN
ri[6] => LessThan0.IN2
ri[6] => LessThan1.IN2
ri[6] => LessThan2.IN2
ri[6] => max.DATAB
ri[6] => LessThan4.IN2
ri[6] => min.DATAB
ri[6] => Equal0.IN9
ri[6] => Add10.IN10
ri[6] => Add6.IN2
ri[6] => ro[6]~reg0.DATAIN
ri[7] => LessThan0.IN1
ri[7] => LessThan1.IN1
ri[7] => LessThan2.IN1
ri[7] => max.DATAB
ri[7] => LessThan4.IN1
ri[7] => min.DATAB
ri[7] => Equal0.IN8
ri[7] => Add10.IN9
ri[7] => Add6.IN1
ri[7] => ro[7]~reg0.DATAIN
gi[0] => LessThan1.IN16
gi[0] => LessThan3.IN8
gi[0] => max.DATAA
gi[0] => LessThan4.IN16
gi[0] => LessThan5.IN8
gi[0] => min.DATAA
gi[0] => LessThan6.IN8
gi[0] => LessThan7.IN8
gi[0] => Add2.IN16
gi[0] => Equal1.IN15
gi[0] => Add10.IN8
gi[0] => go[0]~reg0.DATAIN
gi[1] => LessThan1.IN15
gi[1] => LessThan3.IN7
gi[1] => max.DATAA
gi[1] => LessThan4.IN15
gi[1] => LessThan5.IN7
gi[1] => min.DATAA
gi[1] => LessThan6.IN7
gi[1] => LessThan7.IN7
gi[1] => Add2.IN15
gi[1] => Equal1.IN14
gi[1] => Add10.IN7
gi[1] => go[1]~reg0.DATAIN
gi[2] => LessThan1.IN14
gi[2] => LessThan3.IN6
gi[2] => max.DATAA
gi[2] => LessThan4.IN14
gi[2] => LessThan5.IN6
gi[2] => min.DATAA
gi[2] => LessThan6.IN6
gi[2] => LessThan7.IN6
gi[2] => Add2.IN14
gi[2] => Equal1.IN13
gi[2] => Add10.IN6
gi[2] => go[2]~reg0.DATAIN
gi[3] => LessThan1.IN13
gi[3] => LessThan3.IN5
gi[3] => max.DATAA
gi[3] => LessThan4.IN13
gi[3] => LessThan5.IN5
gi[3] => min.DATAA
gi[3] => LessThan6.IN5
gi[3] => LessThan7.IN5
gi[3] => Add2.IN13
gi[3] => Equal1.IN12
gi[3] => Add10.IN5
gi[3] => go[3]~reg0.DATAIN
gi[4] => LessThan1.IN12
gi[4] => LessThan3.IN4
gi[4] => max.DATAA
gi[4] => LessThan4.IN12
gi[4] => LessThan5.IN4
gi[4] => min.DATAA
gi[4] => LessThan6.IN4
gi[4] => LessThan7.IN4
gi[4] => Add2.IN12
gi[4] => Equal1.IN11
gi[4] => Add10.IN4
gi[4] => go[4]~reg0.DATAIN
gi[5] => LessThan1.IN11
gi[5] => LessThan3.IN3
gi[5] => max.DATAA
gi[5] => LessThan4.IN11
gi[5] => LessThan5.IN3
gi[5] => min.DATAA
gi[5] => LessThan6.IN3
gi[5] => LessThan7.IN3
gi[5] => Add2.IN11
gi[5] => Equal1.IN10
gi[5] => Add10.IN3
gi[5] => go[5]~reg0.DATAIN
gi[6] => LessThan1.IN10
gi[6] => LessThan3.IN2
gi[6] => max.DATAA
gi[6] => LessThan4.IN10
gi[6] => LessThan5.IN2
gi[6] => min.DATAA
gi[6] => LessThan6.IN2
gi[6] => LessThan7.IN2
gi[6] => Add2.IN10
gi[6] => Equal1.IN9
gi[6] => Add10.IN2
gi[6] => go[6]~reg0.DATAIN
gi[7] => LessThan1.IN9
gi[7] => LessThan3.IN1
gi[7] => max.DATAA
gi[7] => LessThan4.IN9
gi[7] => LessThan5.IN1
gi[7] => min.DATAA
gi[7] => LessThan6.IN1
gi[7] => LessThan7.IN1
gi[7] => Add2.IN9
gi[7] => Equal1.IN8
gi[7] => Add10.IN1
gi[7] => go[7]~reg0.DATAIN
bi[0] => LessThan0.IN16
bi[0] => LessThan2.IN16
bi[0] => LessThan3.IN16
bi[0] => max.DATAB
bi[0] => LessThan5.IN16
bi[0] => min.DATAB
bi[0] => LessThan6.IN16
bi[0] => LessThan7.IN16
bi[0] => Add6.IN16
bi[0] => Add2.IN8
bi[0] => bo[0]~reg0.DATAIN
bi[1] => LessThan0.IN15
bi[1] => LessThan2.IN15
bi[1] => LessThan3.IN15
bi[1] => max.DATAB
bi[1] => LessThan5.IN15
bi[1] => min.DATAB
bi[1] => LessThan6.IN15
bi[1] => LessThan7.IN15
bi[1] => Add6.IN15
bi[1] => Add2.IN7
bi[1] => bo[1]~reg0.DATAIN
bi[2] => LessThan0.IN14
bi[2] => LessThan2.IN14
bi[2] => LessThan3.IN14
bi[2] => max.DATAB
bi[2] => LessThan5.IN14
bi[2] => min.DATAB
bi[2] => LessThan6.IN14
bi[2] => LessThan7.IN14
bi[2] => Add6.IN14
bi[2] => Add2.IN6
bi[2] => bo[2]~reg0.DATAIN
bi[3] => LessThan0.IN13
bi[3] => LessThan2.IN13
bi[3] => LessThan3.IN13
bi[3] => max.DATAB
bi[3] => LessThan5.IN13
bi[3] => min.DATAB
bi[3] => LessThan6.IN13
bi[3] => LessThan7.IN13
bi[3] => Add6.IN13
bi[3] => Add2.IN5
bi[3] => bo[3]~reg0.DATAIN
bi[4] => LessThan0.IN12
bi[4] => LessThan2.IN12
bi[4] => LessThan3.IN12
bi[4] => max.DATAB
bi[4] => LessThan5.IN12
bi[4] => min.DATAB
bi[4] => LessThan6.IN12
bi[4] => LessThan7.IN12
bi[4] => Add6.IN12
bi[4] => Add2.IN4
bi[4] => bo[4]~reg0.DATAIN
bi[5] => LessThan0.IN11
bi[5] => LessThan2.IN11
bi[5] => LessThan3.IN11
bi[5] => max.DATAB
bi[5] => LessThan5.IN11
bi[5] => min.DATAB
bi[5] => LessThan6.IN11
bi[5] => LessThan7.IN11
bi[5] => Add6.IN11
bi[5] => Add2.IN3
bi[5] => bo[5]~reg0.DATAIN
bi[6] => LessThan0.IN10
bi[6] => LessThan2.IN10
bi[6] => LessThan3.IN10
bi[6] => max.DATAB
bi[6] => LessThan5.IN10
bi[6] => min.DATAB
bi[6] => LessThan6.IN10
bi[6] => LessThan7.IN10
bi[6] => Add6.IN10
bi[6] => Add2.IN2
bi[6] => bo[6]~reg0.DATAIN
bi[7] => LessThan0.IN9
bi[7] => LessThan2.IN9
bi[7] => LessThan3.IN9
bi[7] => max.DATAB
bi[7] => LessThan5.IN9
bi[7] => min.DATAB
bi[7] => LessThan6.IN9
bi[7] => LessThan7.IN9
bi[7] => Add6.IN9
bi[7] => Add2.IN1
bi[7] => bo[7]~reg0.DATAIN
ro[0] <= ro[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[1] <= ro[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[2] <= ro[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[3] <= ro[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[4] <= ro[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[5] <= ro[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[6] <= ro[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[7] <= ro[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
go[0] <= go[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
go[1] <= go[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
go[2] <= go[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
go[3] <= go[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
go[4] <= go[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
go[5] <= go[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
go[6] <= go[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
go[7] <= go[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bo[0] <= bo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bo[1] <= bo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bo[2] <= bo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bo[3] <= bo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bo[4] <= bo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bo[5] <= bo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bo[6] <= bo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bo[7] <= bo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[0] <= pixy_qtd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[1] <= pixy_qtd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[2] <= pixy_qtd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[3] <= pixy_qtd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[4] <= pixy_qtd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[5] <= pixy_qtd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[6] <= pixy_qtd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[7] <= pixy_qtd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[8] <= pixy_qtd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[9] <= pixy_qtd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[10] <= pixy_qtd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[11] <= pixy_qtd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[12] <= pixy_qtd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[13] <= pixy_qtd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[14] <= pixy_qtd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[15] <= pixy_qtd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[16] <= pixy_qtd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[17] <= pixy_qtd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[18] <= pixy_qtd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[19] <= pixy_qtd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[20] <= pixy_qtd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[21] <= pixy_qtd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[22] <= pixy_qtd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[23] <= pixy_qtd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[24] <= pixy_qtd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[25] <= pixy_qtd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[26] <= pixy_qtd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[27] <= pixy_qtd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[28] <= pixy_qtd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[29] <= pixy_qtd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[30] <= pixy_qtd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixy_qtd[31] <= pixy_qtd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[0] <= s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_count[0] <= <GND>
s_count[1] <= <GND>
s_count[2] <= <GND>
s_count[3] <= <GND>
s_count[4] <= <GND>
s_count[5] <= <GND>
s_count[6] <= <GND>
s_count[7] <= <GND>
s_count[8] <= <GND>
s_count[9] <= <GND>
s_count[10] <= <GND>
s_count[11] <= <GND>
s_count[12] <= <GND>
s_count[13] <= <GND>
s_count[14] <= <GND>
s_count[15] <= <GND>
s_count[16] <= <GND>
s_count[17] <= <GND>
s_count[18] <= <GND>
s_count[19] <= <GND>
s_count[20] <= <GND>
s_count[21] <= <GND>
s_count[22] <= <GND>
s_count[23] <= <GND>
s_count[24] <= <GND>
s_count[25] <= <GND>
s_count[26] <= <GND>
s_count[27] <= <GND>
s_count[28] <= <GND>
s_count[29] <= <GND>
s_count[30] <= <GND>
s_count[31] <= <GND>


|Camera|calculador:s4
clk => perc[0]~reg0.CLK
clk => perc[1]~reg0.CLK
clk => perc[2]~reg0.CLK
clk => perc[3]~reg0.CLK
clk => perc[4]~reg0.CLK
clk => perc[5]~reg0.CLK
clk => perc[6]~reg0.CLK
clk => perc[7]~reg0.CLK
clk => perc[8]~reg0.CLK
clk => perc[9]~reg0.CLK
clk => perc[10]~reg0.CLK
clk => perc[11]~reg0.CLK
clk => perc[12]~reg0.CLK
clk => perc[13]~reg0.CLK
clk => perc[14]~reg0.CLK
clk => perc[15]~reg0.CLK
clk => perc[16]~reg0.CLK
clk => perc[17]~reg0.CLK
clk => perc[18]~reg0.CLK
clk => perc[19]~reg0.CLK
clk => perc[20]~reg0.CLK
clk => perc[21]~reg0.CLK
clk => perc[22]~reg0.CLK
clk => perc[23]~reg0.CLK
clk => perc[24]~reg0.CLK
clk => perc[25]~reg0.CLK
clk => perc[26]~reg0.CLK
clk => perc[27]~reg0.CLK
clk => perc[28]~reg0.CLK
clk => perc[29]~reg0.CLK
clk => perc[30]~reg0.CLK
clk => perc[31]~reg0.CLK
pixy_qtd[0] => Mult0.IN38
pixy_qtd[1] => Mult0.IN37
pixy_qtd[2] => Mult0.IN36
pixy_qtd[3] => Mult0.IN35
pixy_qtd[4] => Mult0.IN34
pixy_qtd[5] => Mult0.IN33
pixy_qtd[6] => Mult0.IN32
pixy_qtd[7] => Mult0.IN31
pixy_qtd[8] => Mult0.IN30
pixy_qtd[9] => Mult0.IN29
pixy_qtd[10] => Mult0.IN28
pixy_qtd[11] => Mult0.IN27
pixy_qtd[12] => Mult0.IN26
pixy_qtd[13] => Mult0.IN25
pixy_qtd[14] => Mult0.IN24
pixy_qtd[15] => Mult0.IN23
pixy_qtd[16] => Mult0.IN22
pixy_qtd[17] => Mult0.IN21
pixy_qtd[18] => Mult0.IN20
pixy_qtd[19] => Mult0.IN19
pixy_qtd[20] => Mult0.IN18
pixy_qtd[21] => Mult0.IN17
pixy_qtd[22] => Mult0.IN16
pixy_qtd[23] => Mult0.IN15
pixy_qtd[24] => Mult0.IN14
pixy_qtd[25] => Mult0.IN13
pixy_qtd[26] => Mult0.IN12
pixy_qtd[27] => Mult0.IN11
pixy_qtd[28] => Mult0.IN10
pixy_qtd[29] => Mult0.IN9
pixy_qtd[30] => Mult0.IN8
pixy_qtd[31] => Mult0.IN7
px_qtd[0] => Div0.IN63
px_qtd[0] => Equal0.IN31
px_qtd[1] => Div0.IN62
px_qtd[1] => Equal0.IN30
px_qtd[2] => Div0.IN61
px_qtd[2] => Equal0.IN29
px_qtd[3] => Div0.IN60
px_qtd[3] => Equal0.IN28
px_qtd[4] => Div0.IN59
px_qtd[4] => Equal0.IN27
px_qtd[5] => Div0.IN58
px_qtd[5] => Equal0.IN26
px_qtd[6] => Div0.IN57
px_qtd[6] => Equal0.IN25
px_qtd[7] => Div0.IN56
px_qtd[7] => Equal0.IN24
px_qtd[8] => Div0.IN55
px_qtd[8] => Equal0.IN23
px_qtd[9] => Div0.IN54
px_qtd[9] => Equal0.IN22
px_qtd[10] => Div0.IN53
px_qtd[10] => Equal0.IN21
px_qtd[11] => Div0.IN52
px_qtd[11] => Equal0.IN20
px_qtd[12] => Div0.IN51
px_qtd[12] => Equal0.IN19
px_qtd[13] => Div0.IN50
px_qtd[13] => Equal0.IN18
px_qtd[14] => Div0.IN49
px_qtd[14] => Equal0.IN17
px_qtd[15] => Div0.IN48
px_qtd[15] => Equal0.IN16
px_qtd[16] => Div0.IN47
px_qtd[16] => Equal0.IN15
px_qtd[17] => Div0.IN46
px_qtd[17] => Equal0.IN14
px_qtd[18] => Div0.IN45
px_qtd[18] => Equal0.IN13
px_qtd[19] => Div0.IN44
px_qtd[19] => Equal0.IN12
px_qtd[20] => Div0.IN43
px_qtd[20] => Equal0.IN11
px_qtd[21] => Div0.IN42
px_qtd[21] => Equal0.IN10
px_qtd[22] => Div0.IN41
px_qtd[22] => Equal0.IN9
px_qtd[23] => Div0.IN40
px_qtd[23] => Equal0.IN8
px_qtd[24] => Div0.IN39
px_qtd[24] => Equal0.IN7
px_qtd[25] => Div0.IN38
px_qtd[25] => Equal0.IN6
px_qtd[26] => Div0.IN37
px_qtd[26] => Equal0.IN5
px_qtd[27] => Div0.IN36
px_qtd[27] => Equal0.IN4
px_qtd[28] => Div0.IN35
px_qtd[28] => Equal0.IN3
px_qtd[29] => Div0.IN34
px_qtd[29] => Equal0.IN2
px_qtd[30] => Div0.IN33
px_qtd[30] => Equal0.IN1
px_qtd[31] => Div0.IN32
px_qtd[31] => Equal0.IN0
perc[0] <= perc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[1] <= perc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[2] <= perc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[3] <= perc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[4] <= perc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[5] <= perc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[6] <= perc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[7] <= perc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[8] <= perc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[9] <= perc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[10] <= perc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[11] <= perc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[12] <= perc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[13] <= perc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[14] <= perc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[15] <= perc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[16] <= perc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[17] <= perc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[18] <= perc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[19] <= perc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[20] <= perc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[21] <= perc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[22] <= perc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[23] <= perc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[24] <= perc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[25] <= perc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[26] <= perc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[27] <= perc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[28] <= perc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[29] <= perc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[30] <= perc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
perc[31] <= perc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Camera|SEG7_LUT_8:u5
oSEG0[0] <= oSEG0[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG0[1] <= oSEG0[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG0[2] <= oSEG0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG0[3] <= oSEG0[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG0[4] <= oSEG0[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG0[5] <= oSEG0[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG0[6] <= oSEG0[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG1[0] <= oSEG1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG1[1] <= oSEG1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG1[2] <= oSEG1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG1[3] <= oSEG1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG1[4] <= oSEG1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG1[5] <= oSEG1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG1[6] <= oSEG1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG2[0] <= oSEG2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG2[1] <= <GND>
oSEG2[2] <= <GND>
oSEG2[3] <= oSEG2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG2[4] <= oSEG2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG2[5] <= oSEG2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
oSEG2[6] <= <VCC>
oSEG3[0] <= <GND>
oSEG3[1] <= <GND>
oSEG3[2] <= <GND>
oSEG3[3] <= <GND>
oSEG3[4] <= <GND>
oSEG3[5] <= <GND>
oSEG3[6] <= <VCC>
oSEG4[0] <= <GND>
oSEG4[1] <= <GND>
oSEG4[2] <= <GND>
oSEG4[3] <= <GND>
oSEG4[4] <= <GND>
oSEG4[5] <= <GND>
oSEG4[6] <= <VCC>
oSEG5[0] <= <GND>
oSEG5[1] <= <GND>
oSEG5[2] <= <GND>
oSEG5[3] <= <GND>
oSEG5[4] <= <GND>
oSEG5[5] <= <GND>
oSEG5[6] <= <VCC>
oSEG6[0] <= <GND>
oSEG6[1] <= <GND>
oSEG6[2] <= <GND>
oSEG6[3] <= <GND>
oSEG6[4] <= <GND>
oSEG6[5] <= <GND>
oSEG6[6] <= <VCC>
oSEG7[0] <= <GND>
oSEG7[1] <= <GND>
oSEG7[2] <= <GND>
oSEG7[3] <= <GND>
oSEG7[4] <= <GND>
oSEG7[5] <= <GND>
oSEG7[6] <= <VCC>
iDIG[0] => Equal0.IN63
iDIG[0] => Equal1.IN63
iDIG[0] => Equal2.IN63
iDIG[0] => Equal3.IN63
iDIG[0] => Equal4.IN63
iDIG[0] => Equal5.IN63
iDIG[0] => Equal6.IN63
iDIG[0] => Equal7.IN63
iDIG[0] => Equal8.IN63
iDIG[0] => Equal9.IN63
iDIG[0] => Equal10.IN63
iDIG[0] => Equal11.IN63
iDIG[0] => Equal12.IN63
iDIG[0] => Equal13.IN63
iDIG[0] => Equal14.IN63
iDIG[0] => Equal15.IN63
iDIG[0] => Equal16.IN63
iDIG[0] => Equal17.IN63
iDIG[0] => Equal18.IN63
iDIG[0] => Equal19.IN63
iDIG[0] => Equal20.IN63
iDIG[0] => Equal21.IN63
iDIG[0] => Equal22.IN63
iDIG[0] => Equal23.IN63
iDIG[0] => Equal24.IN63
iDIG[0] => Equal25.IN63
iDIG[0] => Equal26.IN63
iDIG[0] => Equal27.IN63
iDIG[0] => Equal28.IN63
iDIG[0] => Equal29.IN63
iDIG[0] => Equal30.IN63
iDIG[0] => Equal31.IN63
iDIG[0] => Equal32.IN63
iDIG[0] => Equal33.IN63
iDIG[0] => Equal34.IN63
iDIG[0] => Equal35.IN63
iDIG[0] => Equal36.IN63
iDIG[0] => Equal37.IN63
iDIG[0] => Equal38.IN63
iDIG[0] => Equal39.IN63
iDIG[0] => Equal40.IN63
iDIG[0] => Equal41.IN63
iDIG[0] => Equal42.IN63
iDIG[0] => Equal43.IN63
iDIG[0] => Equal44.IN63
iDIG[0] => Equal45.IN63
iDIG[0] => Equal46.IN63
iDIG[0] => Equal47.IN63
iDIG[0] => Equal48.IN63
iDIG[0] => Equal49.IN63
iDIG[0] => Equal50.IN63
iDIG[0] => Equal51.IN63
iDIG[0] => Equal52.IN63
iDIG[0] => Equal53.IN63
iDIG[0] => Equal54.IN63
iDIG[0] => Equal55.IN63
iDIG[0] => Equal56.IN63
iDIG[0] => Equal57.IN63
iDIG[0] => Equal58.IN63
iDIG[0] => Equal59.IN63
iDIG[0] => Equal60.IN63
iDIG[0] => Equal61.IN63
iDIG[0] => Equal62.IN63
iDIG[0] => Equal63.IN63
iDIG[0] => Equal64.IN63
iDIG[0] => Equal65.IN63
iDIG[0] => Equal66.IN63
iDIG[0] => Equal67.IN63
iDIG[0] => Equal68.IN63
iDIG[0] => Equal69.IN63
iDIG[0] => Equal70.IN63
iDIG[0] => Equal71.IN63
iDIG[0] => Equal72.IN63
iDIG[0] => Equal73.IN63
iDIG[0] => Equal74.IN63
iDIG[0] => Equal75.IN63
iDIG[0] => Equal76.IN63
iDIG[0] => Equal77.IN63
iDIG[0] => Equal78.IN63
iDIG[0] => Equal79.IN63
iDIG[0] => Equal80.IN63
iDIG[0] => Equal81.IN63
iDIG[0] => Equal82.IN63
iDIG[0] => Equal83.IN63
iDIG[0] => Equal84.IN63
iDIG[0] => Equal85.IN63
iDIG[0] => Equal86.IN63
iDIG[0] => Equal87.IN63
iDIG[0] => Equal88.IN63
iDIG[0] => Equal89.IN63
iDIG[0] => Equal90.IN63
iDIG[0] => Equal91.IN63
iDIG[0] => Equal92.IN63
iDIG[0] => Equal93.IN63
iDIG[0] => Equal94.IN63
iDIG[0] => Equal95.IN63
iDIG[0] => Equal96.IN63
iDIG[0] => Equal97.IN63
iDIG[0] => Equal98.IN63
iDIG[0] => Equal99.IN63
iDIG[0] => Equal100.IN63
iDIG[1] => Equal0.IN62
iDIG[1] => Equal1.IN62
iDIG[1] => Equal2.IN62
iDIG[1] => Equal3.IN62
iDIG[1] => Equal4.IN62
iDIG[1] => Equal5.IN62
iDIG[1] => Equal6.IN62
iDIG[1] => Equal7.IN62
iDIG[1] => Equal8.IN62
iDIG[1] => Equal9.IN62
iDIG[1] => Equal10.IN62
iDIG[1] => Equal11.IN62
iDIG[1] => Equal12.IN62
iDIG[1] => Equal13.IN62
iDIG[1] => Equal14.IN62
iDIG[1] => Equal15.IN62
iDIG[1] => Equal16.IN62
iDIG[1] => Equal17.IN62
iDIG[1] => Equal18.IN62
iDIG[1] => Equal19.IN62
iDIG[1] => Equal20.IN62
iDIG[1] => Equal21.IN62
iDIG[1] => Equal22.IN62
iDIG[1] => Equal23.IN62
iDIG[1] => Equal24.IN62
iDIG[1] => Equal25.IN62
iDIG[1] => Equal26.IN62
iDIG[1] => Equal27.IN62
iDIG[1] => Equal28.IN62
iDIG[1] => Equal29.IN62
iDIG[1] => Equal30.IN62
iDIG[1] => Equal31.IN62
iDIG[1] => Equal32.IN62
iDIG[1] => Equal33.IN62
iDIG[1] => Equal34.IN62
iDIG[1] => Equal35.IN62
iDIG[1] => Equal36.IN62
iDIG[1] => Equal37.IN62
iDIG[1] => Equal38.IN62
iDIG[1] => Equal39.IN62
iDIG[1] => Equal40.IN62
iDIG[1] => Equal41.IN62
iDIG[1] => Equal42.IN62
iDIG[1] => Equal43.IN62
iDIG[1] => Equal44.IN62
iDIG[1] => Equal45.IN62
iDIG[1] => Equal46.IN62
iDIG[1] => Equal47.IN62
iDIG[1] => Equal48.IN62
iDIG[1] => Equal49.IN62
iDIG[1] => Equal50.IN62
iDIG[1] => Equal51.IN62
iDIG[1] => Equal52.IN62
iDIG[1] => Equal53.IN62
iDIG[1] => Equal54.IN62
iDIG[1] => Equal55.IN62
iDIG[1] => Equal56.IN62
iDIG[1] => Equal57.IN62
iDIG[1] => Equal58.IN62
iDIG[1] => Equal59.IN62
iDIG[1] => Equal60.IN62
iDIG[1] => Equal61.IN62
iDIG[1] => Equal62.IN62
iDIG[1] => Equal63.IN62
iDIG[1] => Equal64.IN62
iDIG[1] => Equal65.IN62
iDIG[1] => Equal66.IN62
iDIG[1] => Equal67.IN62
iDIG[1] => Equal68.IN62
iDIG[1] => Equal69.IN62
iDIG[1] => Equal70.IN62
iDIG[1] => Equal71.IN62
iDIG[1] => Equal72.IN62
iDIG[1] => Equal73.IN62
iDIG[1] => Equal74.IN62
iDIG[1] => Equal75.IN62
iDIG[1] => Equal76.IN62
iDIG[1] => Equal77.IN62
iDIG[1] => Equal78.IN62
iDIG[1] => Equal79.IN62
iDIG[1] => Equal80.IN62
iDIG[1] => Equal81.IN62
iDIG[1] => Equal82.IN62
iDIG[1] => Equal83.IN62
iDIG[1] => Equal84.IN62
iDIG[1] => Equal85.IN62
iDIG[1] => Equal86.IN62
iDIG[1] => Equal87.IN62
iDIG[1] => Equal88.IN62
iDIG[1] => Equal89.IN62
iDIG[1] => Equal90.IN62
iDIG[1] => Equal91.IN62
iDIG[1] => Equal92.IN62
iDIG[1] => Equal93.IN62
iDIG[1] => Equal94.IN62
iDIG[1] => Equal95.IN62
iDIG[1] => Equal96.IN62
iDIG[1] => Equal97.IN62
iDIG[1] => Equal98.IN62
iDIG[1] => Equal99.IN62
iDIG[1] => Equal100.IN62
iDIG[2] => Equal0.IN61
iDIG[2] => Equal1.IN61
iDIG[2] => Equal2.IN61
iDIG[2] => Equal3.IN61
iDIG[2] => Equal4.IN61
iDIG[2] => Equal5.IN61
iDIG[2] => Equal6.IN61
iDIG[2] => Equal7.IN61
iDIG[2] => Equal8.IN61
iDIG[2] => Equal9.IN61
iDIG[2] => Equal10.IN61
iDIG[2] => Equal11.IN61
iDIG[2] => Equal12.IN61
iDIG[2] => Equal13.IN61
iDIG[2] => Equal14.IN61
iDIG[2] => Equal15.IN61
iDIG[2] => Equal16.IN61
iDIG[2] => Equal17.IN61
iDIG[2] => Equal18.IN61
iDIG[2] => Equal19.IN61
iDIG[2] => Equal20.IN61
iDIG[2] => Equal21.IN61
iDIG[2] => Equal22.IN61
iDIG[2] => Equal23.IN61
iDIG[2] => Equal24.IN61
iDIG[2] => Equal25.IN61
iDIG[2] => Equal26.IN61
iDIG[2] => Equal27.IN61
iDIG[2] => Equal28.IN61
iDIG[2] => Equal29.IN61
iDIG[2] => Equal30.IN61
iDIG[2] => Equal31.IN61
iDIG[2] => Equal32.IN61
iDIG[2] => Equal33.IN61
iDIG[2] => Equal34.IN61
iDIG[2] => Equal35.IN61
iDIG[2] => Equal36.IN61
iDIG[2] => Equal37.IN61
iDIG[2] => Equal38.IN61
iDIG[2] => Equal39.IN61
iDIG[2] => Equal40.IN61
iDIG[2] => Equal41.IN61
iDIG[2] => Equal42.IN61
iDIG[2] => Equal43.IN61
iDIG[2] => Equal44.IN61
iDIG[2] => Equal45.IN61
iDIG[2] => Equal46.IN61
iDIG[2] => Equal47.IN61
iDIG[2] => Equal48.IN61
iDIG[2] => Equal49.IN61
iDIG[2] => Equal50.IN61
iDIG[2] => Equal51.IN61
iDIG[2] => Equal52.IN61
iDIG[2] => Equal53.IN61
iDIG[2] => Equal54.IN61
iDIG[2] => Equal55.IN61
iDIG[2] => Equal56.IN61
iDIG[2] => Equal57.IN61
iDIG[2] => Equal58.IN61
iDIG[2] => Equal59.IN61
iDIG[2] => Equal60.IN61
iDIG[2] => Equal61.IN61
iDIG[2] => Equal62.IN61
iDIG[2] => Equal63.IN61
iDIG[2] => Equal64.IN61
iDIG[2] => Equal65.IN61
iDIG[2] => Equal66.IN61
iDIG[2] => Equal67.IN61
iDIG[2] => Equal68.IN61
iDIG[2] => Equal69.IN61
iDIG[2] => Equal70.IN61
iDIG[2] => Equal71.IN61
iDIG[2] => Equal72.IN61
iDIG[2] => Equal73.IN61
iDIG[2] => Equal74.IN61
iDIG[2] => Equal75.IN61
iDIG[2] => Equal76.IN61
iDIG[2] => Equal77.IN61
iDIG[2] => Equal78.IN61
iDIG[2] => Equal79.IN61
iDIG[2] => Equal80.IN61
iDIG[2] => Equal81.IN61
iDIG[2] => Equal82.IN61
iDIG[2] => Equal83.IN61
iDIG[2] => Equal84.IN61
iDIG[2] => Equal85.IN61
iDIG[2] => Equal86.IN61
iDIG[2] => Equal87.IN61
iDIG[2] => Equal88.IN61
iDIG[2] => Equal89.IN61
iDIG[2] => Equal90.IN61
iDIG[2] => Equal91.IN61
iDIG[2] => Equal92.IN61
iDIG[2] => Equal93.IN61
iDIG[2] => Equal94.IN61
iDIG[2] => Equal95.IN61
iDIG[2] => Equal96.IN61
iDIG[2] => Equal97.IN61
iDIG[2] => Equal98.IN61
iDIG[2] => Equal99.IN61
iDIG[2] => Equal100.IN61
iDIG[3] => Equal0.IN60
iDIG[3] => Equal1.IN60
iDIG[3] => Equal2.IN60
iDIG[3] => Equal3.IN60
iDIG[3] => Equal4.IN60
iDIG[3] => Equal5.IN60
iDIG[3] => Equal6.IN60
iDIG[3] => Equal7.IN60
iDIG[3] => Equal8.IN60
iDIG[3] => Equal9.IN60
iDIG[3] => Equal10.IN60
iDIG[3] => Equal11.IN60
iDIG[3] => Equal12.IN60
iDIG[3] => Equal13.IN60
iDIG[3] => Equal14.IN60
iDIG[3] => Equal15.IN60
iDIG[3] => Equal16.IN60
iDIG[3] => Equal17.IN60
iDIG[3] => Equal18.IN60
iDIG[3] => Equal19.IN60
iDIG[3] => Equal20.IN60
iDIG[3] => Equal21.IN60
iDIG[3] => Equal22.IN60
iDIG[3] => Equal23.IN60
iDIG[3] => Equal24.IN60
iDIG[3] => Equal25.IN60
iDIG[3] => Equal26.IN60
iDIG[3] => Equal27.IN60
iDIG[3] => Equal28.IN60
iDIG[3] => Equal29.IN60
iDIG[3] => Equal30.IN60
iDIG[3] => Equal31.IN60
iDIG[3] => Equal32.IN60
iDIG[3] => Equal33.IN60
iDIG[3] => Equal34.IN60
iDIG[3] => Equal35.IN60
iDIG[3] => Equal36.IN60
iDIG[3] => Equal37.IN60
iDIG[3] => Equal38.IN60
iDIG[3] => Equal39.IN60
iDIG[3] => Equal40.IN60
iDIG[3] => Equal41.IN60
iDIG[3] => Equal42.IN60
iDIG[3] => Equal43.IN60
iDIG[3] => Equal44.IN60
iDIG[3] => Equal45.IN60
iDIG[3] => Equal46.IN60
iDIG[3] => Equal47.IN60
iDIG[3] => Equal48.IN60
iDIG[3] => Equal49.IN60
iDIG[3] => Equal50.IN60
iDIG[3] => Equal51.IN60
iDIG[3] => Equal52.IN60
iDIG[3] => Equal53.IN60
iDIG[3] => Equal54.IN60
iDIG[3] => Equal55.IN60
iDIG[3] => Equal56.IN60
iDIG[3] => Equal57.IN60
iDIG[3] => Equal58.IN60
iDIG[3] => Equal59.IN60
iDIG[3] => Equal60.IN60
iDIG[3] => Equal61.IN60
iDIG[3] => Equal62.IN60
iDIG[3] => Equal63.IN60
iDIG[3] => Equal64.IN60
iDIG[3] => Equal65.IN60
iDIG[3] => Equal66.IN60
iDIG[3] => Equal67.IN60
iDIG[3] => Equal68.IN60
iDIG[3] => Equal69.IN60
iDIG[3] => Equal70.IN60
iDIG[3] => Equal71.IN60
iDIG[3] => Equal72.IN60
iDIG[3] => Equal73.IN60
iDIG[3] => Equal74.IN60
iDIG[3] => Equal75.IN60
iDIG[3] => Equal76.IN60
iDIG[3] => Equal77.IN60
iDIG[3] => Equal78.IN60
iDIG[3] => Equal79.IN60
iDIG[3] => Equal80.IN60
iDIG[3] => Equal81.IN60
iDIG[3] => Equal82.IN60
iDIG[3] => Equal83.IN60
iDIG[3] => Equal84.IN60
iDIG[3] => Equal85.IN60
iDIG[3] => Equal86.IN60
iDIG[3] => Equal87.IN60
iDIG[3] => Equal88.IN60
iDIG[3] => Equal89.IN60
iDIG[3] => Equal90.IN60
iDIG[3] => Equal91.IN60
iDIG[3] => Equal92.IN60
iDIG[3] => Equal93.IN60
iDIG[3] => Equal94.IN60
iDIG[3] => Equal95.IN60
iDIG[3] => Equal96.IN60
iDIG[3] => Equal97.IN60
iDIG[3] => Equal98.IN60
iDIG[3] => Equal99.IN60
iDIG[3] => Equal100.IN60
iDIG[4] => Equal0.IN59
iDIG[4] => Equal1.IN59
iDIG[4] => Equal2.IN59
iDIG[4] => Equal3.IN59
iDIG[4] => Equal4.IN59
iDIG[4] => Equal5.IN59
iDIG[4] => Equal6.IN59
iDIG[4] => Equal7.IN59
iDIG[4] => Equal8.IN59
iDIG[4] => Equal9.IN59
iDIG[4] => Equal10.IN59
iDIG[4] => Equal11.IN59
iDIG[4] => Equal12.IN59
iDIG[4] => Equal13.IN59
iDIG[4] => Equal14.IN59
iDIG[4] => Equal15.IN59
iDIG[4] => Equal16.IN59
iDIG[4] => Equal17.IN59
iDIG[4] => Equal18.IN59
iDIG[4] => Equal19.IN59
iDIG[4] => Equal20.IN59
iDIG[4] => Equal21.IN59
iDIG[4] => Equal22.IN59
iDIG[4] => Equal23.IN59
iDIG[4] => Equal24.IN59
iDIG[4] => Equal25.IN59
iDIG[4] => Equal26.IN59
iDIG[4] => Equal27.IN59
iDIG[4] => Equal28.IN59
iDIG[4] => Equal29.IN59
iDIG[4] => Equal30.IN59
iDIG[4] => Equal31.IN59
iDIG[4] => Equal32.IN59
iDIG[4] => Equal33.IN59
iDIG[4] => Equal34.IN59
iDIG[4] => Equal35.IN59
iDIG[4] => Equal36.IN59
iDIG[4] => Equal37.IN59
iDIG[4] => Equal38.IN59
iDIG[4] => Equal39.IN59
iDIG[4] => Equal40.IN59
iDIG[4] => Equal41.IN59
iDIG[4] => Equal42.IN59
iDIG[4] => Equal43.IN59
iDIG[4] => Equal44.IN59
iDIG[4] => Equal45.IN59
iDIG[4] => Equal46.IN59
iDIG[4] => Equal47.IN59
iDIG[4] => Equal48.IN59
iDIG[4] => Equal49.IN59
iDIG[4] => Equal50.IN59
iDIG[4] => Equal51.IN59
iDIG[4] => Equal52.IN59
iDIG[4] => Equal53.IN59
iDIG[4] => Equal54.IN59
iDIG[4] => Equal55.IN59
iDIG[4] => Equal56.IN59
iDIG[4] => Equal57.IN59
iDIG[4] => Equal58.IN59
iDIG[4] => Equal59.IN59
iDIG[4] => Equal60.IN59
iDIG[4] => Equal61.IN59
iDIG[4] => Equal62.IN59
iDIG[4] => Equal63.IN59
iDIG[4] => Equal64.IN59
iDIG[4] => Equal65.IN59
iDIG[4] => Equal66.IN59
iDIG[4] => Equal67.IN59
iDIG[4] => Equal68.IN59
iDIG[4] => Equal69.IN59
iDIG[4] => Equal70.IN59
iDIG[4] => Equal71.IN59
iDIG[4] => Equal72.IN59
iDIG[4] => Equal73.IN59
iDIG[4] => Equal74.IN59
iDIG[4] => Equal75.IN59
iDIG[4] => Equal76.IN59
iDIG[4] => Equal77.IN59
iDIG[4] => Equal78.IN59
iDIG[4] => Equal79.IN59
iDIG[4] => Equal80.IN59
iDIG[4] => Equal81.IN59
iDIG[4] => Equal82.IN59
iDIG[4] => Equal83.IN59
iDIG[4] => Equal84.IN59
iDIG[4] => Equal85.IN59
iDIG[4] => Equal86.IN59
iDIG[4] => Equal87.IN59
iDIG[4] => Equal88.IN59
iDIG[4] => Equal89.IN59
iDIG[4] => Equal90.IN59
iDIG[4] => Equal91.IN59
iDIG[4] => Equal92.IN59
iDIG[4] => Equal93.IN59
iDIG[4] => Equal94.IN59
iDIG[4] => Equal95.IN59
iDIG[4] => Equal96.IN59
iDIG[4] => Equal97.IN59
iDIG[4] => Equal98.IN59
iDIG[4] => Equal99.IN59
iDIG[4] => Equal100.IN59
iDIG[5] => Equal0.IN58
iDIG[5] => Equal1.IN58
iDIG[5] => Equal2.IN58
iDIG[5] => Equal3.IN58
iDIG[5] => Equal4.IN58
iDIG[5] => Equal5.IN58
iDIG[5] => Equal6.IN58
iDIG[5] => Equal7.IN58
iDIG[5] => Equal8.IN58
iDIG[5] => Equal9.IN58
iDIG[5] => Equal10.IN58
iDIG[5] => Equal11.IN58
iDIG[5] => Equal12.IN58
iDIG[5] => Equal13.IN58
iDIG[5] => Equal14.IN58
iDIG[5] => Equal15.IN58
iDIG[5] => Equal16.IN58
iDIG[5] => Equal17.IN58
iDIG[5] => Equal18.IN58
iDIG[5] => Equal19.IN58
iDIG[5] => Equal20.IN58
iDIG[5] => Equal21.IN58
iDIG[5] => Equal22.IN58
iDIG[5] => Equal23.IN58
iDIG[5] => Equal24.IN58
iDIG[5] => Equal25.IN58
iDIG[5] => Equal26.IN58
iDIG[5] => Equal27.IN58
iDIG[5] => Equal28.IN58
iDIG[5] => Equal29.IN58
iDIG[5] => Equal30.IN58
iDIG[5] => Equal31.IN58
iDIG[5] => Equal32.IN58
iDIG[5] => Equal33.IN58
iDIG[5] => Equal34.IN58
iDIG[5] => Equal35.IN58
iDIG[5] => Equal36.IN58
iDIG[5] => Equal37.IN58
iDIG[5] => Equal38.IN58
iDIG[5] => Equal39.IN58
iDIG[5] => Equal40.IN58
iDIG[5] => Equal41.IN58
iDIG[5] => Equal42.IN58
iDIG[5] => Equal43.IN58
iDIG[5] => Equal44.IN58
iDIG[5] => Equal45.IN58
iDIG[5] => Equal46.IN58
iDIG[5] => Equal47.IN58
iDIG[5] => Equal48.IN58
iDIG[5] => Equal49.IN58
iDIG[5] => Equal50.IN58
iDIG[5] => Equal51.IN58
iDIG[5] => Equal52.IN58
iDIG[5] => Equal53.IN58
iDIG[5] => Equal54.IN58
iDIG[5] => Equal55.IN58
iDIG[5] => Equal56.IN58
iDIG[5] => Equal57.IN58
iDIG[5] => Equal58.IN58
iDIG[5] => Equal59.IN58
iDIG[5] => Equal60.IN58
iDIG[5] => Equal61.IN58
iDIG[5] => Equal62.IN58
iDIG[5] => Equal63.IN58
iDIG[5] => Equal64.IN58
iDIG[5] => Equal65.IN58
iDIG[5] => Equal66.IN58
iDIG[5] => Equal67.IN58
iDIG[5] => Equal68.IN58
iDIG[5] => Equal69.IN58
iDIG[5] => Equal70.IN58
iDIG[5] => Equal71.IN58
iDIG[5] => Equal72.IN58
iDIG[5] => Equal73.IN58
iDIG[5] => Equal74.IN58
iDIG[5] => Equal75.IN58
iDIG[5] => Equal76.IN58
iDIG[5] => Equal77.IN58
iDIG[5] => Equal78.IN58
iDIG[5] => Equal79.IN58
iDIG[5] => Equal80.IN58
iDIG[5] => Equal81.IN58
iDIG[5] => Equal82.IN58
iDIG[5] => Equal83.IN58
iDIG[5] => Equal84.IN58
iDIG[5] => Equal85.IN58
iDIG[5] => Equal86.IN58
iDIG[5] => Equal87.IN58
iDIG[5] => Equal88.IN58
iDIG[5] => Equal89.IN58
iDIG[5] => Equal90.IN58
iDIG[5] => Equal91.IN58
iDIG[5] => Equal92.IN58
iDIG[5] => Equal93.IN58
iDIG[5] => Equal94.IN58
iDIG[5] => Equal95.IN58
iDIG[5] => Equal96.IN58
iDIG[5] => Equal97.IN58
iDIG[5] => Equal98.IN58
iDIG[5] => Equal99.IN58
iDIG[5] => Equal100.IN58
iDIG[6] => Equal0.IN57
iDIG[6] => Equal1.IN57
iDIG[6] => Equal2.IN57
iDIG[6] => Equal3.IN57
iDIG[6] => Equal4.IN57
iDIG[6] => Equal5.IN57
iDIG[6] => Equal6.IN57
iDIG[6] => Equal7.IN57
iDIG[6] => Equal8.IN57
iDIG[6] => Equal9.IN57
iDIG[6] => Equal10.IN57
iDIG[6] => Equal11.IN57
iDIG[6] => Equal12.IN57
iDIG[6] => Equal13.IN57
iDIG[6] => Equal14.IN57
iDIG[6] => Equal15.IN57
iDIG[6] => Equal16.IN57
iDIG[6] => Equal17.IN57
iDIG[6] => Equal18.IN57
iDIG[6] => Equal19.IN57
iDIG[6] => Equal20.IN57
iDIG[6] => Equal21.IN57
iDIG[6] => Equal22.IN57
iDIG[6] => Equal23.IN57
iDIG[6] => Equal24.IN57
iDIG[6] => Equal25.IN57
iDIG[6] => Equal26.IN57
iDIG[6] => Equal27.IN57
iDIG[6] => Equal28.IN57
iDIG[6] => Equal29.IN57
iDIG[6] => Equal30.IN57
iDIG[6] => Equal31.IN57
iDIG[6] => Equal32.IN57
iDIG[6] => Equal33.IN57
iDIG[6] => Equal34.IN57
iDIG[6] => Equal35.IN57
iDIG[6] => Equal36.IN57
iDIG[6] => Equal37.IN57
iDIG[6] => Equal38.IN57
iDIG[6] => Equal39.IN57
iDIG[6] => Equal40.IN57
iDIG[6] => Equal41.IN57
iDIG[6] => Equal42.IN57
iDIG[6] => Equal43.IN57
iDIG[6] => Equal44.IN57
iDIG[6] => Equal45.IN57
iDIG[6] => Equal46.IN57
iDIG[6] => Equal47.IN57
iDIG[6] => Equal48.IN57
iDIG[6] => Equal49.IN57
iDIG[6] => Equal50.IN57
iDIG[6] => Equal51.IN57
iDIG[6] => Equal52.IN57
iDIG[6] => Equal53.IN57
iDIG[6] => Equal54.IN57
iDIG[6] => Equal55.IN57
iDIG[6] => Equal56.IN57
iDIG[6] => Equal57.IN57
iDIG[6] => Equal58.IN57
iDIG[6] => Equal59.IN57
iDIG[6] => Equal60.IN57
iDIG[6] => Equal61.IN57
iDIG[6] => Equal62.IN57
iDIG[6] => Equal63.IN57
iDIG[6] => Equal64.IN57
iDIG[6] => Equal65.IN57
iDIG[6] => Equal66.IN57
iDIG[6] => Equal67.IN57
iDIG[6] => Equal68.IN57
iDIG[6] => Equal69.IN57
iDIG[6] => Equal70.IN57
iDIG[6] => Equal71.IN57
iDIG[6] => Equal72.IN57
iDIG[6] => Equal73.IN57
iDIG[6] => Equal74.IN57
iDIG[6] => Equal75.IN57
iDIG[6] => Equal76.IN57
iDIG[6] => Equal77.IN57
iDIG[6] => Equal78.IN57
iDIG[6] => Equal79.IN57
iDIG[6] => Equal80.IN57
iDIG[6] => Equal81.IN57
iDIG[6] => Equal82.IN57
iDIG[6] => Equal83.IN57
iDIG[6] => Equal84.IN57
iDIG[6] => Equal85.IN57
iDIG[6] => Equal86.IN57
iDIG[6] => Equal87.IN57
iDIG[6] => Equal88.IN57
iDIG[6] => Equal89.IN57
iDIG[6] => Equal90.IN57
iDIG[6] => Equal91.IN57
iDIG[6] => Equal92.IN57
iDIG[6] => Equal93.IN57
iDIG[6] => Equal94.IN57
iDIG[6] => Equal95.IN57
iDIG[6] => Equal96.IN57
iDIG[6] => Equal97.IN57
iDIG[6] => Equal98.IN57
iDIG[6] => Equal99.IN57
iDIG[6] => Equal100.IN57
iDIG[7] => Equal0.IN56
iDIG[7] => Equal1.IN56
iDIG[7] => Equal2.IN56
iDIG[7] => Equal3.IN56
iDIG[7] => Equal4.IN56
iDIG[7] => Equal5.IN56
iDIG[7] => Equal6.IN56
iDIG[7] => Equal7.IN56
iDIG[7] => Equal8.IN56
iDIG[7] => Equal9.IN56
iDIG[7] => Equal10.IN56
iDIG[7] => Equal11.IN56
iDIG[7] => Equal12.IN56
iDIG[7] => Equal13.IN56
iDIG[7] => Equal14.IN56
iDIG[7] => Equal15.IN56
iDIG[7] => Equal16.IN56
iDIG[7] => Equal17.IN56
iDIG[7] => Equal18.IN56
iDIG[7] => Equal19.IN56
iDIG[7] => Equal20.IN56
iDIG[7] => Equal21.IN56
iDIG[7] => Equal22.IN56
iDIG[7] => Equal23.IN56
iDIG[7] => Equal24.IN56
iDIG[7] => Equal25.IN56
iDIG[7] => Equal26.IN56
iDIG[7] => Equal27.IN56
iDIG[7] => Equal28.IN56
iDIG[7] => Equal29.IN56
iDIG[7] => Equal30.IN56
iDIG[7] => Equal31.IN56
iDIG[7] => Equal32.IN56
iDIG[7] => Equal33.IN56
iDIG[7] => Equal34.IN56
iDIG[7] => Equal35.IN56
iDIG[7] => Equal36.IN56
iDIG[7] => Equal37.IN56
iDIG[7] => Equal38.IN56
iDIG[7] => Equal39.IN56
iDIG[7] => Equal40.IN56
iDIG[7] => Equal41.IN56
iDIG[7] => Equal42.IN56
iDIG[7] => Equal43.IN56
iDIG[7] => Equal44.IN56
iDIG[7] => Equal45.IN56
iDIG[7] => Equal46.IN56
iDIG[7] => Equal47.IN56
iDIG[7] => Equal48.IN56
iDIG[7] => Equal49.IN56
iDIG[7] => Equal50.IN56
iDIG[7] => Equal51.IN56
iDIG[7] => Equal52.IN56
iDIG[7] => Equal53.IN56
iDIG[7] => Equal54.IN56
iDIG[7] => Equal55.IN56
iDIG[7] => Equal56.IN56
iDIG[7] => Equal57.IN56
iDIG[7] => Equal58.IN56
iDIG[7] => Equal59.IN56
iDIG[7] => Equal60.IN56
iDIG[7] => Equal61.IN56
iDIG[7] => Equal62.IN56
iDIG[7] => Equal63.IN56
iDIG[7] => Equal64.IN56
iDIG[7] => Equal65.IN56
iDIG[7] => Equal66.IN56
iDIG[7] => Equal67.IN56
iDIG[7] => Equal68.IN56
iDIG[7] => Equal69.IN56
iDIG[7] => Equal70.IN56
iDIG[7] => Equal71.IN56
iDIG[7] => Equal72.IN56
iDIG[7] => Equal73.IN56
iDIG[7] => Equal74.IN56
iDIG[7] => Equal75.IN56
iDIG[7] => Equal76.IN56
iDIG[7] => Equal77.IN56
iDIG[7] => Equal78.IN56
iDIG[7] => Equal79.IN56
iDIG[7] => Equal80.IN56
iDIG[7] => Equal81.IN56
iDIG[7] => Equal82.IN56
iDIG[7] => Equal83.IN56
iDIG[7] => Equal84.IN56
iDIG[7] => Equal85.IN56
iDIG[7] => Equal86.IN56
iDIG[7] => Equal87.IN56
iDIG[7] => Equal88.IN56
iDIG[7] => Equal89.IN56
iDIG[7] => Equal90.IN56
iDIG[7] => Equal91.IN56
iDIG[7] => Equal92.IN56
iDIG[7] => Equal93.IN56
iDIG[7] => Equal94.IN56
iDIG[7] => Equal95.IN56
iDIG[7] => Equal96.IN56
iDIG[7] => Equal97.IN56
iDIG[7] => Equal98.IN56
iDIG[7] => Equal99.IN56
iDIG[7] => Equal100.IN56
iDIG[8] => Equal0.IN55
iDIG[8] => Equal1.IN55
iDIG[8] => Equal2.IN55
iDIG[8] => Equal3.IN55
iDIG[8] => Equal4.IN55
iDIG[8] => Equal5.IN55
iDIG[8] => Equal6.IN55
iDIG[8] => Equal7.IN55
iDIG[8] => Equal8.IN55
iDIG[8] => Equal9.IN55
iDIG[8] => Equal10.IN55
iDIG[8] => Equal11.IN55
iDIG[8] => Equal12.IN55
iDIG[8] => Equal13.IN55
iDIG[8] => Equal14.IN55
iDIG[8] => Equal15.IN55
iDIG[8] => Equal16.IN55
iDIG[8] => Equal17.IN55
iDIG[8] => Equal18.IN55
iDIG[8] => Equal19.IN55
iDIG[8] => Equal20.IN55
iDIG[8] => Equal21.IN55
iDIG[8] => Equal22.IN55
iDIG[8] => Equal23.IN55
iDIG[8] => Equal24.IN55
iDIG[8] => Equal25.IN55
iDIG[8] => Equal26.IN55
iDIG[8] => Equal27.IN55
iDIG[8] => Equal28.IN55
iDIG[8] => Equal29.IN55
iDIG[8] => Equal30.IN55
iDIG[8] => Equal31.IN55
iDIG[8] => Equal32.IN55
iDIG[8] => Equal33.IN55
iDIG[8] => Equal34.IN55
iDIG[8] => Equal35.IN55
iDIG[8] => Equal36.IN55
iDIG[8] => Equal37.IN55
iDIG[8] => Equal38.IN55
iDIG[8] => Equal39.IN55
iDIG[8] => Equal40.IN55
iDIG[8] => Equal41.IN55
iDIG[8] => Equal42.IN55
iDIG[8] => Equal43.IN55
iDIG[8] => Equal44.IN55
iDIG[8] => Equal45.IN55
iDIG[8] => Equal46.IN55
iDIG[8] => Equal47.IN55
iDIG[8] => Equal48.IN55
iDIG[8] => Equal49.IN55
iDIG[8] => Equal50.IN55
iDIG[8] => Equal51.IN55
iDIG[8] => Equal52.IN55
iDIG[8] => Equal53.IN55
iDIG[8] => Equal54.IN55
iDIG[8] => Equal55.IN55
iDIG[8] => Equal56.IN55
iDIG[8] => Equal57.IN55
iDIG[8] => Equal58.IN55
iDIG[8] => Equal59.IN55
iDIG[8] => Equal60.IN55
iDIG[8] => Equal61.IN55
iDIG[8] => Equal62.IN55
iDIG[8] => Equal63.IN55
iDIG[8] => Equal64.IN55
iDIG[8] => Equal65.IN55
iDIG[8] => Equal66.IN55
iDIG[8] => Equal67.IN55
iDIG[8] => Equal68.IN55
iDIG[8] => Equal69.IN55
iDIG[8] => Equal70.IN55
iDIG[8] => Equal71.IN55
iDIG[8] => Equal72.IN55
iDIG[8] => Equal73.IN55
iDIG[8] => Equal74.IN55
iDIG[8] => Equal75.IN55
iDIG[8] => Equal76.IN55
iDIG[8] => Equal77.IN55
iDIG[8] => Equal78.IN55
iDIG[8] => Equal79.IN55
iDIG[8] => Equal80.IN55
iDIG[8] => Equal81.IN55
iDIG[8] => Equal82.IN55
iDIG[8] => Equal83.IN55
iDIG[8] => Equal84.IN55
iDIG[8] => Equal85.IN55
iDIG[8] => Equal86.IN55
iDIG[8] => Equal87.IN55
iDIG[8] => Equal88.IN55
iDIG[8] => Equal89.IN55
iDIG[8] => Equal90.IN55
iDIG[8] => Equal91.IN55
iDIG[8] => Equal92.IN55
iDIG[8] => Equal93.IN55
iDIG[8] => Equal94.IN55
iDIG[8] => Equal95.IN55
iDIG[8] => Equal96.IN55
iDIG[8] => Equal97.IN55
iDIG[8] => Equal98.IN55
iDIG[8] => Equal99.IN55
iDIG[8] => Equal100.IN55
iDIG[9] => Equal0.IN54
iDIG[9] => Equal1.IN54
iDIG[9] => Equal2.IN54
iDIG[9] => Equal3.IN54
iDIG[9] => Equal4.IN54
iDIG[9] => Equal5.IN54
iDIG[9] => Equal6.IN54
iDIG[9] => Equal7.IN54
iDIG[9] => Equal8.IN54
iDIG[9] => Equal9.IN54
iDIG[9] => Equal10.IN54
iDIG[9] => Equal11.IN54
iDIG[9] => Equal12.IN54
iDIG[9] => Equal13.IN54
iDIG[9] => Equal14.IN54
iDIG[9] => Equal15.IN54
iDIG[9] => Equal16.IN54
iDIG[9] => Equal17.IN54
iDIG[9] => Equal18.IN54
iDIG[9] => Equal19.IN54
iDIG[9] => Equal20.IN54
iDIG[9] => Equal21.IN54
iDIG[9] => Equal22.IN54
iDIG[9] => Equal23.IN54
iDIG[9] => Equal24.IN54
iDIG[9] => Equal25.IN54
iDIG[9] => Equal26.IN54
iDIG[9] => Equal27.IN54
iDIG[9] => Equal28.IN54
iDIG[9] => Equal29.IN54
iDIG[9] => Equal30.IN54
iDIG[9] => Equal31.IN54
iDIG[9] => Equal32.IN54
iDIG[9] => Equal33.IN54
iDIG[9] => Equal34.IN54
iDIG[9] => Equal35.IN54
iDIG[9] => Equal36.IN54
iDIG[9] => Equal37.IN54
iDIG[9] => Equal38.IN54
iDIG[9] => Equal39.IN54
iDIG[9] => Equal40.IN54
iDIG[9] => Equal41.IN54
iDIG[9] => Equal42.IN54
iDIG[9] => Equal43.IN54
iDIG[9] => Equal44.IN54
iDIG[9] => Equal45.IN54
iDIG[9] => Equal46.IN54
iDIG[9] => Equal47.IN54
iDIG[9] => Equal48.IN54
iDIG[9] => Equal49.IN54
iDIG[9] => Equal50.IN54
iDIG[9] => Equal51.IN54
iDIG[9] => Equal52.IN54
iDIG[9] => Equal53.IN54
iDIG[9] => Equal54.IN54
iDIG[9] => Equal55.IN54
iDIG[9] => Equal56.IN54
iDIG[9] => Equal57.IN54
iDIG[9] => Equal58.IN54
iDIG[9] => Equal59.IN54
iDIG[9] => Equal60.IN54
iDIG[9] => Equal61.IN54
iDIG[9] => Equal62.IN54
iDIG[9] => Equal63.IN54
iDIG[9] => Equal64.IN54
iDIG[9] => Equal65.IN54
iDIG[9] => Equal66.IN54
iDIG[9] => Equal67.IN54
iDIG[9] => Equal68.IN54
iDIG[9] => Equal69.IN54
iDIG[9] => Equal70.IN54
iDIG[9] => Equal71.IN54
iDIG[9] => Equal72.IN54
iDIG[9] => Equal73.IN54
iDIG[9] => Equal74.IN54
iDIG[9] => Equal75.IN54
iDIG[9] => Equal76.IN54
iDIG[9] => Equal77.IN54
iDIG[9] => Equal78.IN54
iDIG[9] => Equal79.IN54
iDIG[9] => Equal80.IN54
iDIG[9] => Equal81.IN54
iDIG[9] => Equal82.IN54
iDIG[9] => Equal83.IN54
iDIG[9] => Equal84.IN54
iDIG[9] => Equal85.IN54
iDIG[9] => Equal86.IN54
iDIG[9] => Equal87.IN54
iDIG[9] => Equal88.IN54
iDIG[9] => Equal89.IN54
iDIG[9] => Equal90.IN54
iDIG[9] => Equal91.IN54
iDIG[9] => Equal92.IN54
iDIG[9] => Equal93.IN54
iDIG[9] => Equal94.IN54
iDIG[9] => Equal95.IN54
iDIG[9] => Equal96.IN54
iDIG[9] => Equal97.IN54
iDIG[9] => Equal98.IN54
iDIG[9] => Equal99.IN54
iDIG[9] => Equal100.IN54
iDIG[10] => Equal0.IN53
iDIG[10] => Equal1.IN53
iDIG[10] => Equal2.IN53
iDIG[10] => Equal3.IN53
iDIG[10] => Equal4.IN53
iDIG[10] => Equal5.IN53
iDIG[10] => Equal6.IN53
iDIG[10] => Equal7.IN53
iDIG[10] => Equal8.IN53
iDIG[10] => Equal9.IN53
iDIG[10] => Equal10.IN53
iDIG[10] => Equal11.IN53
iDIG[10] => Equal12.IN53
iDIG[10] => Equal13.IN53
iDIG[10] => Equal14.IN53
iDIG[10] => Equal15.IN53
iDIG[10] => Equal16.IN53
iDIG[10] => Equal17.IN53
iDIG[10] => Equal18.IN53
iDIG[10] => Equal19.IN53
iDIG[10] => Equal20.IN53
iDIG[10] => Equal21.IN53
iDIG[10] => Equal22.IN53
iDIG[10] => Equal23.IN53
iDIG[10] => Equal24.IN53
iDIG[10] => Equal25.IN53
iDIG[10] => Equal26.IN53
iDIG[10] => Equal27.IN53
iDIG[10] => Equal28.IN53
iDIG[10] => Equal29.IN53
iDIG[10] => Equal30.IN53
iDIG[10] => Equal31.IN53
iDIG[10] => Equal32.IN53
iDIG[10] => Equal33.IN53
iDIG[10] => Equal34.IN53
iDIG[10] => Equal35.IN53
iDIG[10] => Equal36.IN53
iDIG[10] => Equal37.IN53
iDIG[10] => Equal38.IN53
iDIG[10] => Equal39.IN53
iDIG[10] => Equal40.IN53
iDIG[10] => Equal41.IN53
iDIG[10] => Equal42.IN53
iDIG[10] => Equal43.IN53
iDIG[10] => Equal44.IN53
iDIG[10] => Equal45.IN53
iDIG[10] => Equal46.IN53
iDIG[10] => Equal47.IN53
iDIG[10] => Equal48.IN53
iDIG[10] => Equal49.IN53
iDIG[10] => Equal50.IN53
iDIG[10] => Equal51.IN53
iDIG[10] => Equal52.IN53
iDIG[10] => Equal53.IN53
iDIG[10] => Equal54.IN53
iDIG[10] => Equal55.IN53
iDIG[10] => Equal56.IN53
iDIG[10] => Equal57.IN53
iDIG[10] => Equal58.IN53
iDIG[10] => Equal59.IN53
iDIG[10] => Equal60.IN53
iDIG[10] => Equal61.IN53
iDIG[10] => Equal62.IN53
iDIG[10] => Equal63.IN53
iDIG[10] => Equal64.IN53
iDIG[10] => Equal65.IN53
iDIG[10] => Equal66.IN53
iDIG[10] => Equal67.IN53
iDIG[10] => Equal68.IN53
iDIG[10] => Equal69.IN53
iDIG[10] => Equal70.IN53
iDIG[10] => Equal71.IN53
iDIG[10] => Equal72.IN53
iDIG[10] => Equal73.IN53
iDIG[10] => Equal74.IN53
iDIG[10] => Equal75.IN53
iDIG[10] => Equal76.IN53
iDIG[10] => Equal77.IN53
iDIG[10] => Equal78.IN53
iDIG[10] => Equal79.IN53
iDIG[10] => Equal80.IN53
iDIG[10] => Equal81.IN53
iDIG[10] => Equal82.IN53
iDIG[10] => Equal83.IN53
iDIG[10] => Equal84.IN53
iDIG[10] => Equal85.IN53
iDIG[10] => Equal86.IN53
iDIG[10] => Equal87.IN53
iDIG[10] => Equal88.IN53
iDIG[10] => Equal89.IN53
iDIG[10] => Equal90.IN53
iDIG[10] => Equal91.IN53
iDIG[10] => Equal92.IN53
iDIG[10] => Equal93.IN53
iDIG[10] => Equal94.IN53
iDIG[10] => Equal95.IN53
iDIG[10] => Equal96.IN53
iDIG[10] => Equal97.IN53
iDIG[10] => Equal98.IN53
iDIG[10] => Equal99.IN53
iDIG[10] => Equal100.IN53
iDIG[11] => Equal0.IN52
iDIG[11] => Equal1.IN52
iDIG[11] => Equal2.IN52
iDIG[11] => Equal3.IN52
iDIG[11] => Equal4.IN52
iDIG[11] => Equal5.IN52
iDIG[11] => Equal6.IN52
iDIG[11] => Equal7.IN52
iDIG[11] => Equal8.IN52
iDIG[11] => Equal9.IN52
iDIG[11] => Equal10.IN52
iDIG[11] => Equal11.IN52
iDIG[11] => Equal12.IN52
iDIG[11] => Equal13.IN52
iDIG[11] => Equal14.IN52
iDIG[11] => Equal15.IN52
iDIG[11] => Equal16.IN52
iDIG[11] => Equal17.IN52
iDIG[11] => Equal18.IN52
iDIG[11] => Equal19.IN52
iDIG[11] => Equal20.IN52
iDIG[11] => Equal21.IN52
iDIG[11] => Equal22.IN52
iDIG[11] => Equal23.IN52
iDIG[11] => Equal24.IN52
iDIG[11] => Equal25.IN52
iDIG[11] => Equal26.IN52
iDIG[11] => Equal27.IN52
iDIG[11] => Equal28.IN52
iDIG[11] => Equal29.IN52
iDIG[11] => Equal30.IN52
iDIG[11] => Equal31.IN52
iDIG[11] => Equal32.IN52
iDIG[11] => Equal33.IN52
iDIG[11] => Equal34.IN52
iDIG[11] => Equal35.IN52
iDIG[11] => Equal36.IN52
iDIG[11] => Equal37.IN52
iDIG[11] => Equal38.IN52
iDIG[11] => Equal39.IN52
iDIG[11] => Equal40.IN52
iDIG[11] => Equal41.IN52
iDIG[11] => Equal42.IN52
iDIG[11] => Equal43.IN52
iDIG[11] => Equal44.IN52
iDIG[11] => Equal45.IN52
iDIG[11] => Equal46.IN52
iDIG[11] => Equal47.IN52
iDIG[11] => Equal48.IN52
iDIG[11] => Equal49.IN52
iDIG[11] => Equal50.IN52
iDIG[11] => Equal51.IN52
iDIG[11] => Equal52.IN52
iDIG[11] => Equal53.IN52
iDIG[11] => Equal54.IN52
iDIG[11] => Equal55.IN52
iDIG[11] => Equal56.IN52
iDIG[11] => Equal57.IN52
iDIG[11] => Equal58.IN52
iDIG[11] => Equal59.IN52
iDIG[11] => Equal60.IN52
iDIG[11] => Equal61.IN52
iDIG[11] => Equal62.IN52
iDIG[11] => Equal63.IN52
iDIG[11] => Equal64.IN52
iDIG[11] => Equal65.IN52
iDIG[11] => Equal66.IN52
iDIG[11] => Equal67.IN52
iDIG[11] => Equal68.IN52
iDIG[11] => Equal69.IN52
iDIG[11] => Equal70.IN52
iDIG[11] => Equal71.IN52
iDIG[11] => Equal72.IN52
iDIG[11] => Equal73.IN52
iDIG[11] => Equal74.IN52
iDIG[11] => Equal75.IN52
iDIG[11] => Equal76.IN52
iDIG[11] => Equal77.IN52
iDIG[11] => Equal78.IN52
iDIG[11] => Equal79.IN52
iDIG[11] => Equal80.IN52
iDIG[11] => Equal81.IN52
iDIG[11] => Equal82.IN52
iDIG[11] => Equal83.IN52
iDIG[11] => Equal84.IN52
iDIG[11] => Equal85.IN52
iDIG[11] => Equal86.IN52
iDIG[11] => Equal87.IN52
iDIG[11] => Equal88.IN52
iDIG[11] => Equal89.IN52
iDIG[11] => Equal90.IN52
iDIG[11] => Equal91.IN52
iDIG[11] => Equal92.IN52
iDIG[11] => Equal93.IN52
iDIG[11] => Equal94.IN52
iDIG[11] => Equal95.IN52
iDIG[11] => Equal96.IN52
iDIG[11] => Equal97.IN52
iDIG[11] => Equal98.IN52
iDIG[11] => Equal99.IN52
iDIG[11] => Equal100.IN52
iDIG[12] => Equal0.IN51
iDIG[12] => Equal1.IN51
iDIG[12] => Equal2.IN51
iDIG[12] => Equal3.IN51
iDIG[12] => Equal4.IN51
iDIG[12] => Equal5.IN51
iDIG[12] => Equal6.IN51
iDIG[12] => Equal7.IN51
iDIG[12] => Equal8.IN51
iDIG[12] => Equal9.IN51
iDIG[12] => Equal10.IN51
iDIG[12] => Equal11.IN51
iDIG[12] => Equal12.IN51
iDIG[12] => Equal13.IN51
iDIG[12] => Equal14.IN51
iDIG[12] => Equal15.IN51
iDIG[12] => Equal16.IN51
iDIG[12] => Equal17.IN51
iDIG[12] => Equal18.IN51
iDIG[12] => Equal19.IN51
iDIG[12] => Equal20.IN51
iDIG[12] => Equal21.IN51
iDIG[12] => Equal22.IN51
iDIG[12] => Equal23.IN51
iDIG[12] => Equal24.IN51
iDIG[12] => Equal25.IN51
iDIG[12] => Equal26.IN51
iDIG[12] => Equal27.IN51
iDIG[12] => Equal28.IN51
iDIG[12] => Equal29.IN51
iDIG[12] => Equal30.IN51
iDIG[12] => Equal31.IN51
iDIG[12] => Equal32.IN51
iDIG[12] => Equal33.IN51
iDIG[12] => Equal34.IN51
iDIG[12] => Equal35.IN51
iDIG[12] => Equal36.IN51
iDIG[12] => Equal37.IN51
iDIG[12] => Equal38.IN51
iDIG[12] => Equal39.IN51
iDIG[12] => Equal40.IN51
iDIG[12] => Equal41.IN51
iDIG[12] => Equal42.IN51
iDIG[12] => Equal43.IN51
iDIG[12] => Equal44.IN51
iDIG[12] => Equal45.IN51
iDIG[12] => Equal46.IN51
iDIG[12] => Equal47.IN51
iDIG[12] => Equal48.IN51
iDIG[12] => Equal49.IN51
iDIG[12] => Equal50.IN51
iDIG[12] => Equal51.IN51
iDIG[12] => Equal52.IN51
iDIG[12] => Equal53.IN51
iDIG[12] => Equal54.IN51
iDIG[12] => Equal55.IN51
iDIG[12] => Equal56.IN51
iDIG[12] => Equal57.IN51
iDIG[12] => Equal58.IN51
iDIG[12] => Equal59.IN51
iDIG[12] => Equal60.IN51
iDIG[12] => Equal61.IN51
iDIG[12] => Equal62.IN51
iDIG[12] => Equal63.IN51
iDIG[12] => Equal64.IN51
iDIG[12] => Equal65.IN51
iDIG[12] => Equal66.IN51
iDIG[12] => Equal67.IN51
iDIG[12] => Equal68.IN51
iDIG[12] => Equal69.IN51
iDIG[12] => Equal70.IN51
iDIG[12] => Equal71.IN51
iDIG[12] => Equal72.IN51
iDIG[12] => Equal73.IN51
iDIG[12] => Equal74.IN51
iDIG[12] => Equal75.IN51
iDIG[12] => Equal76.IN51
iDIG[12] => Equal77.IN51
iDIG[12] => Equal78.IN51
iDIG[12] => Equal79.IN51
iDIG[12] => Equal80.IN51
iDIG[12] => Equal81.IN51
iDIG[12] => Equal82.IN51
iDIG[12] => Equal83.IN51
iDIG[12] => Equal84.IN51
iDIG[12] => Equal85.IN51
iDIG[12] => Equal86.IN51
iDIG[12] => Equal87.IN51
iDIG[12] => Equal88.IN51
iDIG[12] => Equal89.IN51
iDIG[12] => Equal90.IN51
iDIG[12] => Equal91.IN51
iDIG[12] => Equal92.IN51
iDIG[12] => Equal93.IN51
iDIG[12] => Equal94.IN51
iDIG[12] => Equal95.IN51
iDIG[12] => Equal96.IN51
iDIG[12] => Equal97.IN51
iDIG[12] => Equal98.IN51
iDIG[12] => Equal99.IN51
iDIG[12] => Equal100.IN51
iDIG[13] => Equal0.IN50
iDIG[13] => Equal1.IN50
iDIG[13] => Equal2.IN50
iDIG[13] => Equal3.IN50
iDIG[13] => Equal4.IN50
iDIG[13] => Equal5.IN50
iDIG[13] => Equal6.IN50
iDIG[13] => Equal7.IN50
iDIG[13] => Equal8.IN50
iDIG[13] => Equal9.IN50
iDIG[13] => Equal10.IN50
iDIG[13] => Equal11.IN50
iDIG[13] => Equal12.IN50
iDIG[13] => Equal13.IN50
iDIG[13] => Equal14.IN50
iDIG[13] => Equal15.IN50
iDIG[13] => Equal16.IN50
iDIG[13] => Equal17.IN50
iDIG[13] => Equal18.IN50
iDIG[13] => Equal19.IN50
iDIG[13] => Equal20.IN50
iDIG[13] => Equal21.IN50
iDIG[13] => Equal22.IN50
iDIG[13] => Equal23.IN50
iDIG[13] => Equal24.IN50
iDIG[13] => Equal25.IN50
iDIG[13] => Equal26.IN50
iDIG[13] => Equal27.IN50
iDIG[13] => Equal28.IN50
iDIG[13] => Equal29.IN50
iDIG[13] => Equal30.IN50
iDIG[13] => Equal31.IN50
iDIG[13] => Equal32.IN50
iDIG[13] => Equal33.IN50
iDIG[13] => Equal34.IN50
iDIG[13] => Equal35.IN50
iDIG[13] => Equal36.IN50
iDIG[13] => Equal37.IN50
iDIG[13] => Equal38.IN50
iDIG[13] => Equal39.IN50
iDIG[13] => Equal40.IN50
iDIG[13] => Equal41.IN50
iDIG[13] => Equal42.IN50
iDIG[13] => Equal43.IN50
iDIG[13] => Equal44.IN50
iDIG[13] => Equal45.IN50
iDIG[13] => Equal46.IN50
iDIG[13] => Equal47.IN50
iDIG[13] => Equal48.IN50
iDIG[13] => Equal49.IN50
iDIG[13] => Equal50.IN50
iDIG[13] => Equal51.IN50
iDIG[13] => Equal52.IN50
iDIG[13] => Equal53.IN50
iDIG[13] => Equal54.IN50
iDIG[13] => Equal55.IN50
iDIG[13] => Equal56.IN50
iDIG[13] => Equal57.IN50
iDIG[13] => Equal58.IN50
iDIG[13] => Equal59.IN50
iDIG[13] => Equal60.IN50
iDIG[13] => Equal61.IN50
iDIG[13] => Equal62.IN50
iDIG[13] => Equal63.IN50
iDIG[13] => Equal64.IN50
iDIG[13] => Equal65.IN50
iDIG[13] => Equal66.IN50
iDIG[13] => Equal67.IN50
iDIG[13] => Equal68.IN50
iDIG[13] => Equal69.IN50
iDIG[13] => Equal70.IN50
iDIG[13] => Equal71.IN50
iDIG[13] => Equal72.IN50
iDIG[13] => Equal73.IN50
iDIG[13] => Equal74.IN50
iDIG[13] => Equal75.IN50
iDIG[13] => Equal76.IN50
iDIG[13] => Equal77.IN50
iDIG[13] => Equal78.IN50
iDIG[13] => Equal79.IN50
iDIG[13] => Equal80.IN50
iDIG[13] => Equal81.IN50
iDIG[13] => Equal82.IN50
iDIG[13] => Equal83.IN50
iDIG[13] => Equal84.IN50
iDIG[13] => Equal85.IN50
iDIG[13] => Equal86.IN50
iDIG[13] => Equal87.IN50
iDIG[13] => Equal88.IN50
iDIG[13] => Equal89.IN50
iDIG[13] => Equal90.IN50
iDIG[13] => Equal91.IN50
iDIG[13] => Equal92.IN50
iDIG[13] => Equal93.IN50
iDIG[13] => Equal94.IN50
iDIG[13] => Equal95.IN50
iDIG[13] => Equal96.IN50
iDIG[13] => Equal97.IN50
iDIG[13] => Equal98.IN50
iDIG[13] => Equal99.IN50
iDIG[13] => Equal100.IN50
iDIG[14] => Equal0.IN49
iDIG[14] => Equal1.IN49
iDIG[14] => Equal2.IN49
iDIG[14] => Equal3.IN49
iDIG[14] => Equal4.IN49
iDIG[14] => Equal5.IN49
iDIG[14] => Equal6.IN49
iDIG[14] => Equal7.IN49
iDIG[14] => Equal8.IN49
iDIG[14] => Equal9.IN49
iDIG[14] => Equal10.IN49
iDIG[14] => Equal11.IN49
iDIG[14] => Equal12.IN49
iDIG[14] => Equal13.IN49
iDIG[14] => Equal14.IN49
iDIG[14] => Equal15.IN49
iDIG[14] => Equal16.IN49
iDIG[14] => Equal17.IN49
iDIG[14] => Equal18.IN49
iDIG[14] => Equal19.IN49
iDIG[14] => Equal20.IN49
iDIG[14] => Equal21.IN49
iDIG[14] => Equal22.IN49
iDIG[14] => Equal23.IN49
iDIG[14] => Equal24.IN49
iDIG[14] => Equal25.IN49
iDIG[14] => Equal26.IN49
iDIG[14] => Equal27.IN49
iDIG[14] => Equal28.IN49
iDIG[14] => Equal29.IN49
iDIG[14] => Equal30.IN49
iDIG[14] => Equal31.IN49
iDIG[14] => Equal32.IN49
iDIG[14] => Equal33.IN49
iDIG[14] => Equal34.IN49
iDIG[14] => Equal35.IN49
iDIG[14] => Equal36.IN49
iDIG[14] => Equal37.IN49
iDIG[14] => Equal38.IN49
iDIG[14] => Equal39.IN49
iDIG[14] => Equal40.IN49
iDIG[14] => Equal41.IN49
iDIG[14] => Equal42.IN49
iDIG[14] => Equal43.IN49
iDIG[14] => Equal44.IN49
iDIG[14] => Equal45.IN49
iDIG[14] => Equal46.IN49
iDIG[14] => Equal47.IN49
iDIG[14] => Equal48.IN49
iDIG[14] => Equal49.IN49
iDIG[14] => Equal50.IN49
iDIG[14] => Equal51.IN49
iDIG[14] => Equal52.IN49
iDIG[14] => Equal53.IN49
iDIG[14] => Equal54.IN49
iDIG[14] => Equal55.IN49
iDIG[14] => Equal56.IN49
iDIG[14] => Equal57.IN49
iDIG[14] => Equal58.IN49
iDIG[14] => Equal59.IN49
iDIG[14] => Equal60.IN49
iDIG[14] => Equal61.IN49
iDIG[14] => Equal62.IN49
iDIG[14] => Equal63.IN49
iDIG[14] => Equal64.IN49
iDIG[14] => Equal65.IN49
iDIG[14] => Equal66.IN49
iDIG[14] => Equal67.IN49
iDIG[14] => Equal68.IN49
iDIG[14] => Equal69.IN49
iDIG[14] => Equal70.IN49
iDIG[14] => Equal71.IN49
iDIG[14] => Equal72.IN49
iDIG[14] => Equal73.IN49
iDIG[14] => Equal74.IN49
iDIG[14] => Equal75.IN49
iDIG[14] => Equal76.IN49
iDIG[14] => Equal77.IN49
iDIG[14] => Equal78.IN49
iDIG[14] => Equal79.IN49
iDIG[14] => Equal80.IN49
iDIG[14] => Equal81.IN49
iDIG[14] => Equal82.IN49
iDIG[14] => Equal83.IN49
iDIG[14] => Equal84.IN49
iDIG[14] => Equal85.IN49
iDIG[14] => Equal86.IN49
iDIG[14] => Equal87.IN49
iDIG[14] => Equal88.IN49
iDIG[14] => Equal89.IN49
iDIG[14] => Equal90.IN49
iDIG[14] => Equal91.IN49
iDIG[14] => Equal92.IN49
iDIG[14] => Equal93.IN49
iDIG[14] => Equal94.IN49
iDIG[14] => Equal95.IN49
iDIG[14] => Equal96.IN49
iDIG[14] => Equal97.IN49
iDIG[14] => Equal98.IN49
iDIG[14] => Equal99.IN49
iDIG[14] => Equal100.IN49
iDIG[15] => Equal0.IN48
iDIG[15] => Equal1.IN48
iDIG[15] => Equal2.IN48
iDIG[15] => Equal3.IN48
iDIG[15] => Equal4.IN48
iDIG[15] => Equal5.IN48
iDIG[15] => Equal6.IN48
iDIG[15] => Equal7.IN48
iDIG[15] => Equal8.IN48
iDIG[15] => Equal9.IN48
iDIG[15] => Equal10.IN48
iDIG[15] => Equal11.IN48
iDIG[15] => Equal12.IN48
iDIG[15] => Equal13.IN48
iDIG[15] => Equal14.IN48
iDIG[15] => Equal15.IN48
iDIG[15] => Equal16.IN48
iDIG[15] => Equal17.IN48
iDIG[15] => Equal18.IN48
iDIG[15] => Equal19.IN48
iDIG[15] => Equal20.IN48
iDIG[15] => Equal21.IN48
iDIG[15] => Equal22.IN48
iDIG[15] => Equal23.IN48
iDIG[15] => Equal24.IN48
iDIG[15] => Equal25.IN48
iDIG[15] => Equal26.IN48
iDIG[15] => Equal27.IN48
iDIG[15] => Equal28.IN48
iDIG[15] => Equal29.IN48
iDIG[15] => Equal30.IN48
iDIG[15] => Equal31.IN48
iDIG[15] => Equal32.IN48
iDIG[15] => Equal33.IN48
iDIG[15] => Equal34.IN48
iDIG[15] => Equal35.IN48
iDIG[15] => Equal36.IN48
iDIG[15] => Equal37.IN48
iDIG[15] => Equal38.IN48
iDIG[15] => Equal39.IN48
iDIG[15] => Equal40.IN48
iDIG[15] => Equal41.IN48
iDIG[15] => Equal42.IN48
iDIG[15] => Equal43.IN48
iDIG[15] => Equal44.IN48
iDIG[15] => Equal45.IN48
iDIG[15] => Equal46.IN48
iDIG[15] => Equal47.IN48
iDIG[15] => Equal48.IN48
iDIG[15] => Equal49.IN48
iDIG[15] => Equal50.IN48
iDIG[15] => Equal51.IN48
iDIG[15] => Equal52.IN48
iDIG[15] => Equal53.IN48
iDIG[15] => Equal54.IN48
iDIG[15] => Equal55.IN48
iDIG[15] => Equal56.IN48
iDIG[15] => Equal57.IN48
iDIG[15] => Equal58.IN48
iDIG[15] => Equal59.IN48
iDIG[15] => Equal60.IN48
iDIG[15] => Equal61.IN48
iDIG[15] => Equal62.IN48
iDIG[15] => Equal63.IN48
iDIG[15] => Equal64.IN48
iDIG[15] => Equal65.IN48
iDIG[15] => Equal66.IN48
iDIG[15] => Equal67.IN48
iDIG[15] => Equal68.IN48
iDIG[15] => Equal69.IN48
iDIG[15] => Equal70.IN48
iDIG[15] => Equal71.IN48
iDIG[15] => Equal72.IN48
iDIG[15] => Equal73.IN48
iDIG[15] => Equal74.IN48
iDIG[15] => Equal75.IN48
iDIG[15] => Equal76.IN48
iDIG[15] => Equal77.IN48
iDIG[15] => Equal78.IN48
iDIG[15] => Equal79.IN48
iDIG[15] => Equal80.IN48
iDIG[15] => Equal81.IN48
iDIG[15] => Equal82.IN48
iDIG[15] => Equal83.IN48
iDIG[15] => Equal84.IN48
iDIG[15] => Equal85.IN48
iDIG[15] => Equal86.IN48
iDIG[15] => Equal87.IN48
iDIG[15] => Equal88.IN48
iDIG[15] => Equal89.IN48
iDIG[15] => Equal90.IN48
iDIG[15] => Equal91.IN48
iDIG[15] => Equal92.IN48
iDIG[15] => Equal93.IN48
iDIG[15] => Equal94.IN48
iDIG[15] => Equal95.IN48
iDIG[15] => Equal96.IN48
iDIG[15] => Equal97.IN48
iDIG[15] => Equal98.IN48
iDIG[15] => Equal99.IN48
iDIG[15] => Equal100.IN48
iDIG[16] => Equal0.IN47
iDIG[16] => Equal1.IN47
iDIG[16] => Equal2.IN47
iDIG[16] => Equal3.IN47
iDIG[16] => Equal4.IN47
iDIG[16] => Equal5.IN47
iDIG[16] => Equal6.IN47
iDIG[16] => Equal7.IN47
iDIG[16] => Equal8.IN47
iDIG[16] => Equal9.IN47
iDIG[16] => Equal10.IN47
iDIG[16] => Equal11.IN47
iDIG[16] => Equal12.IN47
iDIG[16] => Equal13.IN47
iDIG[16] => Equal14.IN47
iDIG[16] => Equal15.IN47
iDIG[16] => Equal16.IN47
iDIG[16] => Equal17.IN47
iDIG[16] => Equal18.IN47
iDIG[16] => Equal19.IN47
iDIG[16] => Equal20.IN47
iDIG[16] => Equal21.IN47
iDIG[16] => Equal22.IN47
iDIG[16] => Equal23.IN47
iDIG[16] => Equal24.IN47
iDIG[16] => Equal25.IN47
iDIG[16] => Equal26.IN47
iDIG[16] => Equal27.IN47
iDIG[16] => Equal28.IN47
iDIG[16] => Equal29.IN47
iDIG[16] => Equal30.IN47
iDIG[16] => Equal31.IN47
iDIG[16] => Equal32.IN47
iDIG[16] => Equal33.IN47
iDIG[16] => Equal34.IN47
iDIG[16] => Equal35.IN47
iDIG[16] => Equal36.IN47
iDIG[16] => Equal37.IN47
iDIG[16] => Equal38.IN47
iDIG[16] => Equal39.IN47
iDIG[16] => Equal40.IN47
iDIG[16] => Equal41.IN47
iDIG[16] => Equal42.IN47
iDIG[16] => Equal43.IN47
iDIG[16] => Equal44.IN47
iDIG[16] => Equal45.IN47
iDIG[16] => Equal46.IN47
iDIG[16] => Equal47.IN47
iDIG[16] => Equal48.IN47
iDIG[16] => Equal49.IN47
iDIG[16] => Equal50.IN47
iDIG[16] => Equal51.IN47
iDIG[16] => Equal52.IN47
iDIG[16] => Equal53.IN47
iDIG[16] => Equal54.IN47
iDIG[16] => Equal55.IN47
iDIG[16] => Equal56.IN47
iDIG[16] => Equal57.IN47
iDIG[16] => Equal58.IN47
iDIG[16] => Equal59.IN47
iDIG[16] => Equal60.IN47
iDIG[16] => Equal61.IN47
iDIG[16] => Equal62.IN47
iDIG[16] => Equal63.IN47
iDIG[16] => Equal64.IN47
iDIG[16] => Equal65.IN47
iDIG[16] => Equal66.IN47
iDIG[16] => Equal67.IN47
iDIG[16] => Equal68.IN47
iDIG[16] => Equal69.IN47
iDIG[16] => Equal70.IN47
iDIG[16] => Equal71.IN47
iDIG[16] => Equal72.IN47
iDIG[16] => Equal73.IN47
iDIG[16] => Equal74.IN47
iDIG[16] => Equal75.IN47
iDIG[16] => Equal76.IN47
iDIG[16] => Equal77.IN47
iDIG[16] => Equal78.IN47
iDIG[16] => Equal79.IN47
iDIG[16] => Equal80.IN47
iDIG[16] => Equal81.IN47
iDIG[16] => Equal82.IN47
iDIG[16] => Equal83.IN47
iDIG[16] => Equal84.IN47
iDIG[16] => Equal85.IN47
iDIG[16] => Equal86.IN47
iDIG[16] => Equal87.IN47
iDIG[16] => Equal88.IN47
iDIG[16] => Equal89.IN47
iDIG[16] => Equal90.IN47
iDIG[16] => Equal91.IN47
iDIG[16] => Equal92.IN47
iDIG[16] => Equal93.IN47
iDIG[16] => Equal94.IN47
iDIG[16] => Equal95.IN47
iDIG[16] => Equal96.IN47
iDIG[16] => Equal97.IN47
iDIG[16] => Equal98.IN47
iDIG[16] => Equal99.IN47
iDIG[16] => Equal100.IN47
iDIG[17] => Equal0.IN46
iDIG[17] => Equal1.IN46
iDIG[17] => Equal2.IN46
iDIG[17] => Equal3.IN46
iDIG[17] => Equal4.IN46
iDIG[17] => Equal5.IN46
iDIG[17] => Equal6.IN46
iDIG[17] => Equal7.IN46
iDIG[17] => Equal8.IN46
iDIG[17] => Equal9.IN46
iDIG[17] => Equal10.IN46
iDIG[17] => Equal11.IN46
iDIG[17] => Equal12.IN46
iDIG[17] => Equal13.IN46
iDIG[17] => Equal14.IN46
iDIG[17] => Equal15.IN46
iDIG[17] => Equal16.IN46
iDIG[17] => Equal17.IN46
iDIG[17] => Equal18.IN46
iDIG[17] => Equal19.IN46
iDIG[17] => Equal20.IN46
iDIG[17] => Equal21.IN46
iDIG[17] => Equal22.IN46
iDIG[17] => Equal23.IN46
iDIG[17] => Equal24.IN46
iDIG[17] => Equal25.IN46
iDIG[17] => Equal26.IN46
iDIG[17] => Equal27.IN46
iDIG[17] => Equal28.IN46
iDIG[17] => Equal29.IN46
iDIG[17] => Equal30.IN46
iDIG[17] => Equal31.IN46
iDIG[17] => Equal32.IN46
iDIG[17] => Equal33.IN46
iDIG[17] => Equal34.IN46
iDIG[17] => Equal35.IN46
iDIG[17] => Equal36.IN46
iDIG[17] => Equal37.IN46
iDIG[17] => Equal38.IN46
iDIG[17] => Equal39.IN46
iDIG[17] => Equal40.IN46
iDIG[17] => Equal41.IN46
iDIG[17] => Equal42.IN46
iDIG[17] => Equal43.IN46
iDIG[17] => Equal44.IN46
iDIG[17] => Equal45.IN46
iDIG[17] => Equal46.IN46
iDIG[17] => Equal47.IN46
iDIG[17] => Equal48.IN46
iDIG[17] => Equal49.IN46
iDIG[17] => Equal50.IN46
iDIG[17] => Equal51.IN46
iDIG[17] => Equal52.IN46
iDIG[17] => Equal53.IN46
iDIG[17] => Equal54.IN46
iDIG[17] => Equal55.IN46
iDIG[17] => Equal56.IN46
iDIG[17] => Equal57.IN46
iDIG[17] => Equal58.IN46
iDIG[17] => Equal59.IN46
iDIG[17] => Equal60.IN46
iDIG[17] => Equal61.IN46
iDIG[17] => Equal62.IN46
iDIG[17] => Equal63.IN46
iDIG[17] => Equal64.IN46
iDIG[17] => Equal65.IN46
iDIG[17] => Equal66.IN46
iDIG[17] => Equal67.IN46
iDIG[17] => Equal68.IN46
iDIG[17] => Equal69.IN46
iDIG[17] => Equal70.IN46
iDIG[17] => Equal71.IN46
iDIG[17] => Equal72.IN46
iDIG[17] => Equal73.IN46
iDIG[17] => Equal74.IN46
iDIG[17] => Equal75.IN46
iDIG[17] => Equal76.IN46
iDIG[17] => Equal77.IN46
iDIG[17] => Equal78.IN46
iDIG[17] => Equal79.IN46
iDIG[17] => Equal80.IN46
iDIG[17] => Equal81.IN46
iDIG[17] => Equal82.IN46
iDIG[17] => Equal83.IN46
iDIG[17] => Equal84.IN46
iDIG[17] => Equal85.IN46
iDIG[17] => Equal86.IN46
iDIG[17] => Equal87.IN46
iDIG[17] => Equal88.IN46
iDIG[17] => Equal89.IN46
iDIG[17] => Equal90.IN46
iDIG[17] => Equal91.IN46
iDIG[17] => Equal92.IN46
iDIG[17] => Equal93.IN46
iDIG[17] => Equal94.IN46
iDIG[17] => Equal95.IN46
iDIG[17] => Equal96.IN46
iDIG[17] => Equal97.IN46
iDIG[17] => Equal98.IN46
iDIG[17] => Equal99.IN46
iDIG[17] => Equal100.IN46
iDIG[18] => Equal0.IN45
iDIG[18] => Equal1.IN45
iDIG[18] => Equal2.IN45
iDIG[18] => Equal3.IN45
iDIG[18] => Equal4.IN45
iDIG[18] => Equal5.IN45
iDIG[18] => Equal6.IN45
iDIG[18] => Equal7.IN45
iDIG[18] => Equal8.IN45
iDIG[18] => Equal9.IN45
iDIG[18] => Equal10.IN45
iDIG[18] => Equal11.IN45
iDIG[18] => Equal12.IN45
iDIG[18] => Equal13.IN45
iDIG[18] => Equal14.IN45
iDIG[18] => Equal15.IN45
iDIG[18] => Equal16.IN45
iDIG[18] => Equal17.IN45
iDIG[18] => Equal18.IN45
iDIG[18] => Equal19.IN45
iDIG[18] => Equal20.IN45
iDIG[18] => Equal21.IN45
iDIG[18] => Equal22.IN45
iDIG[18] => Equal23.IN45
iDIG[18] => Equal24.IN45
iDIG[18] => Equal25.IN45
iDIG[18] => Equal26.IN45
iDIG[18] => Equal27.IN45
iDIG[18] => Equal28.IN45
iDIG[18] => Equal29.IN45
iDIG[18] => Equal30.IN45
iDIG[18] => Equal31.IN45
iDIG[18] => Equal32.IN45
iDIG[18] => Equal33.IN45
iDIG[18] => Equal34.IN45
iDIG[18] => Equal35.IN45
iDIG[18] => Equal36.IN45
iDIG[18] => Equal37.IN45
iDIG[18] => Equal38.IN45
iDIG[18] => Equal39.IN45
iDIG[18] => Equal40.IN45
iDIG[18] => Equal41.IN45
iDIG[18] => Equal42.IN45
iDIG[18] => Equal43.IN45
iDIG[18] => Equal44.IN45
iDIG[18] => Equal45.IN45
iDIG[18] => Equal46.IN45
iDIG[18] => Equal47.IN45
iDIG[18] => Equal48.IN45
iDIG[18] => Equal49.IN45
iDIG[18] => Equal50.IN45
iDIG[18] => Equal51.IN45
iDIG[18] => Equal52.IN45
iDIG[18] => Equal53.IN45
iDIG[18] => Equal54.IN45
iDIG[18] => Equal55.IN45
iDIG[18] => Equal56.IN45
iDIG[18] => Equal57.IN45
iDIG[18] => Equal58.IN45
iDIG[18] => Equal59.IN45
iDIG[18] => Equal60.IN45
iDIG[18] => Equal61.IN45
iDIG[18] => Equal62.IN45
iDIG[18] => Equal63.IN45
iDIG[18] => Equal64.IN45
iDIG[18] => Equal65.IN45
iDIG[18] => Equal66.IN45
iDIG[18] => Equal67.IN45
iDIG[18] => Equal68.IN45
iDIG[18] => Equal69.IN45
iDIG[18] => Equal70.IN45
iDIG[18] => Equal71.IN45
iDIG[18] => Equal72.IN45
iDIG[18] => Equal73.IN45
iDIG[18] => Equal74.IN45
iDIG[18] => Equal75.IN45
iDIG[18] => Equal76.IN45
iDIG[18] => Equal77.IN45
iDIG[18] => Equal78.IN45
iDIG[18] => Equal79.IN45
iDIG[18] => Equal80.IN45
iDIG[18] => Equal81.IN45
iDIG[18] => Equal82.IN45
iDIG[18] => Equal83.IN45
iDIG[18] => Equal84.IN45
iDIG[18] => Equal85.IN45
iDIG[18] => Equal86.IN45
iDIG[18] => Equal87.IN45
iDIG[18] => Equal88.IN45
iDIG[18] => Equal89.IN45
iDIG[18] => Equal90.IN45
iDIG[18] => Equal91.IN45
iDIG[18] => Equal92.IN45
iDIG[18] => Equal93.IN45
iDIG[18] => Equal94.IN45
iDIG[18] => Equal95.IN45
iDIG[18] => Equal96.IN45
iDIG[18] => Equal97.IN45
iDIG[18] => Equal98.IN45
iDIG[18] => Equal99.IN45
iDIG[18] => Equal100.IN45
iDIG[19] => Equal0.IN44
iDIG[19] => Equal1.IN44
iDIG[19] => Equal2.IN44
iDIG[19] => Equal3.IN44
iDIG[19] => Equal4.IN44
iDIG[19] => Equal5.IN44
iDIG[19] => Equal6.IN44
iDIG[19] => Equal7.IN44
iDIG[19] => Equal8.IN44
iDIG[19] => Equal9.IN44
iDIG[19] => Equal10.IN44
iDIG[19] => Equal11.IN44
iDIG[19] => Equal12.IN44
iDIG[19] => Equal13.IN44
iDIG[19] => Equal14.IN44
iDIG[19] => Equal15.IN44
iDIG[19] => Equal16.IN44
iDIG[19] => Equal17.IN44
iDIG[19] => Equal18.IN44
iDIG[19] => Equal19.IN44
iDIG[19] => Equal20.IN44
iDIG[19] => Equal21.IN44
iDIG[19] => Equal22.IN44
iDIG[19] => Equal23.IN44
iDIG[19] => Equal24.IN44
iDIG[19] => Equal25.IN44
iDIG[19] => Equal26.IN44
iDIG[19] => Equal27.IN44
iDIG[19] => Equal28.IN44
iDIG[19] => Equal29.IN44
iDIG[19] => Equal30.IN44
iDIG[19] => Equal31.IN44
iDIG[19] => Equal32.IN44
iDIG[19] => Equal33.IN44
iDIG[19] => Equal34.IN44
iDIG[19] => Equal35.IN44
iDIG[19] => Equal36.IN44
iDIG[19] => Equal37.IN44
iDIG[19] => Equal38.IN44
iDIG[19] => Equal39.IN44
iDIG[19] => Equal40.IN44
iDIG[19] => Equal41.IN44
iDIG[19] => Equal42.IN44
iDIG[19] => Equal43.IN44
iDIG[19] => Equal44.IN44
iDIG[19] => Equal45.IN44
iDIG[19] => Equal46.IN44
iDIG[19] => Equal47.IN44
iDIG[19] => Equal48.IN44
iDIG[19] => Equal49.IN44
iDIG[19] => Equal50.IN44
iDIG[19] => Equal51.IN44
iDIG[19] => Equal52.IN44
iDIG[19] => Equal53.IN44
iDIG[19] => Equal54.IN44
iDIG[19] => Equal55.IN44
iDIG[19] => Equal56.IN44
iDIG[19] => Equal57.IN44
iDIG[19] => Equal58.IN44
iDIG[19] => Equal59.IN44
iDIG[19] => Equal60.IN44
iDIG[19] => Equal61.IN44
iDIG[19] => Equal62.IN44
iDIG[19] => Equal63.IN44
iDIG[19] => Equal64.IN44
iDIG[19] => Equal65.IN44
iDIG[19] => Equal66.IN44
iDIG[19] => Equal67.IN44
iDIG[19] => Equal68.IN44
iDIG[19] => Equal69.IN44
iDIG[19] => Equal70.IN44
iDIG[19] => Equal71.IN44
iDIG[19] => Equal72.IN44
iDIG[19] => Equal73.IN44
iDIG[19] => Equal74.IN44
iDIG[19] => Equal75.IN44
iDIG[19] => Equal76.IN44
iDIG[19] => Equal77.IN44
iDIG[19] => Equal78.IN44
iDIG[19] => Equal79.IN44
iDIG[19] => Equal80.IN44
iDIG[19] => Equal81.IN44
iDIG[19] => Equal82.IN44
iDIG[19] => Equal83.IN44
iDIG[19] => Equal84.IN44
iDIG[19] => Equal85.IN44
iDIG[19] => Equal86.IN44
iDIG[19] => Equal87.IN44
iDIG[19] => Equal88.IN44
iDIG[19] => Equal89.IN44
iDIG[19] => Equal90.IN44
iDIG[19] => Equal91.IN44
iDIG[19] => Equal92.IN44
iDIG[19] => Equal93.IN44
iDIG[19] => Equal94.IN44
iDIG[19] => Equal95.IN44
iDIG[19] => Equal96.IN44
iDIG[19] => Equal97.IN44
iDIG[19] => Equal98.IN44
iDIG[19] => Equal99.IN44
iDIG[19] => Equal100.IN44
iDIG[20] => Equal0.IN43
iDIG[20] => Equal1.IN43
iDIG[20] => Equal2.IN43
iDIG[20] => Equal3.IN43
iDIG[20] => Equal4.IN43
iDIG[20] => Equal5.IN43
iDIG[20] => Equal6.IN43
iDIG[20] => Equal7.IN43
iDIG[20] => Equal8.IN43
iDIG[20] => Equal9.IN43
iDIG[20] => Equal10.IN43
iDIG[20] => Equal11.IN43
iDIG[20] => Equal12.IN43
iDIG[20] => Equal13.IN43
iDIG[20] => Equal14.IN43
iDIG[20] => Equal15.IN43
iDIG[20] => Equal16.IN43
iDIG[20] => Equal17.IN43
iDIG[20] => Equal18.IN43
iDIG[20] => Equal19.IN43
iDIG[20] => Equal20.IN43
iDIG[20] => Equal21.IN43
iDIG[20] => Equal22.IN43
iDIG[20] => Equal23.IN43
iDIG[20] => Equal24.IN43
iDIG[20] => Equal25.IN43
iDIG[20] => Equal26.IN43
iDIG[20] => Equal27.IN43
iDIG[20] => Equal28.IN43
iDIG[20] => Equal29.IN43
iDIG[20] => Equal30.IN43
iDIG[20] => Equal31.IN43
iDIG[20] => Equal32.IN43
iDIG[20] => Equal33.IN43
iDIG[20] => Equal34.IN43
iDIG[20] => Equal35.IN43
iDIG[20] => Equal36.IN43
iDIG[20] => Equal37.IN43
iDIG[20] => Equal38.IN43
iDIG[20] => Equal39.IN43
iDIG[20] => Equal40.IN43
iDIG[20] => Equal41.IN43
iDIG[20] => Equal42.IN43
iDIG[20] => Equal43.IN43
iDIG[20] => Equal44.IN43
iDIG[20] => Equal45.IN43
iDIG[20] => Equal46.IN43
iDIG[20] => Equal47.IN43
iDIG[20] => Equal48.IN43
iDIG[20] => Equal49.IN43
iDIG[20] => Equal50.IN43
iDIG[20] => Equal51.IN43
iDIG[20] => Equal52.IN43
iDIG[20] => Equal53.IN43
iDIG[20] => Equal54.IN43
iDIG[20] => Equal55.IN43
iDIG[20] => Equal56.IN43
iDIG[20] => Equal57.IN43
iDIG[20] => Equal58.IN43
iDIG[20] => Equal59.IN43
iDIG[20] => Equal60.IN43
iDIG[20] => Equal61.IN43
iDIG[20] => Equal62.IN43
iDIG[20] => Equal63.IN43
iDIG[20] => Equal64.IN43
iDIG[20] => Equal65.IN43
iDIG[20] => Equal66.IN43
iDIG[20] => Equal67.IN43
iDIG[20] => Equal68.IN43
iDIG[20] => Equal69.IN43
iDIG[20] => Equal70.IN43
iDIG[20] => Equal71.IN43
iDIG[20] => Equal72.IN43
iDIG[20] => Equal73.IN43
iDIG[20] => Equal74.IN43
iDIG[20] => Equal75.IN43
iDIG[20] => Equal76.IN43
iDIG[20] => Equal77.IN43
iDIG[20] => Equal78.IN43
iDIG[20] => Equal79.IN43
iDIG[20] => Equal80.IN43
iDIG[20] => Equal81.IN43
iDIG[20] => Equal82.IN43
iDIG[20] => Equal83.IN43
iDIG[20] => Equal84.IN43
iDIG[20] => Equal85.IN43
iDIG[20] => Equal86.IN43
iDIG[20] => Equal87.IN43
iDIG[20] => Equal88.IN43
iDIG[20] => Equal89.IN43
iDIG[20] => Equal90.IN43
iDIG[20] => Equal91.IN43
iDIG[20] => Equal92.IN43
iDIG[20] => Equal93.IN43
iDIG[20] => Equal94.IN43
iDIG[20] => Equal95.IN43
iDIG[20] => Equal96.IN43
iDIG[20] => Equal97.IN43
iDIG[20] => Equal98.IN43
iDIG[20] => Equal99.IN43
iDIG[20] => Equal100.IN43
iDIG[21] => Equal0.IN42
iDIG[21] => Equal1.IN42
iDIG[21] => Equal2.IN42
iDIG[21] => Equal3.IN42
iDIG[21] => Equal4.IN42
iDIG[21] => Equal5.IN42
iDIG[21] => Equal6.IN42
iDIG[21] => Equal7.IN42
iDIG[21] => Equal8.IN42
iDIG[21] => Equal9.IN42
iDIG[21] => Equal10.IN42
iDIG[21] => Equal11.IN42
iDIG[21] => Equal12.IN42
iDIG[21] => Equal13.IN42
iDIG[21] => Equal14.IN42
iDIG[21] => Equal15.IN42
iDIG[21] => Equal16.IN42
iDIG[21] => Equal17.IN42
iDIG[21] => Equal18.IN42
iDIG[21] => Equal19.IN42
iDIG[21] => Equal20.IN42
iDIG[21] => Equal21.IN42
iDIG[21] => Equal22.IN42
iDIG[21] => Equal23.IN42
iDIG[21] => Equal24.IN42
iDIG[21] => Equal25.IN42
iDIG[21] => Equal26.IN42
iDIG[21] => Equal27.IN42
iDIG[21] => Equal28.IN42
iDIG[21] => Equal29.IN42
iDIG[21] => Equal30.IN42
iDIG[21] => Equal31.IN42
iDIG[21] => Equal32.IN42
iDIG[21] => Equal33.IN42
iDIG[21] => Equal34.IN42
iDIG[21] => Equal35.IN42
iDIG[21] => Equal36.IN42
iDIG[21] => Equal37.IN42
iDIG[21] => Equal38.IN42
iDIG[21] => Equal39.IN42
iDIG[21] => Equal40.IN42
iDIG[21] => Equal41.IN42
iDIG[21] => Equal42.IN42
iDIG[21] => Equal43.IN42
iDIG[21] => Equal44.IN42
iDIG[21] => Equal45.IN42
iDIG[21] => Equal46.IN42
iDIG[21] => Equal47.IN42
iDIG[21] => Equal48.IN42
iDIG[21] => Equal49.IN42
iDIG[21] => Equal50.IN42
iDIG[21] => Equal51.IN42
iDIG[21] => Equal52.IN42
iDIG[21] => Equal53.IN42
iDIG[21] => Equal54.IN42
iDIG[21] => Equal55.IN42
iDIG[21] => Equal56.IN42
iDIG[21] => Equal57.IN42
iDIG[21] => Equal58.IN42
iDIG[21] => Equal59.IN42
iDIG[21] => Equal60.IN42
iDIG[21] => Equal61.IN42
iDIG[21] => Equal62.IN42
iDIG[21] => Equal63.IN42
iDIG[21] => Equal64.IN42
iDIG[21] => Equal65.IN42
iDIG[21] => Equal66.IN42
iDIG[21] => Equal67.IN42
iDIG[21] => Equal68.IN42
iDIG[21] => Equal69.IN42
iDIG[21] => Equal70.IN42
iDIG[21] => Equal71.IN42
iDIG[21] => Equal72.IN42
iDIG[21] => Equal73.IN42
iDIG[21] => Equal74.IN42
iDIG[21] => Equal75.IN42
iDIG[21] => Equal76.IN42
iDIG[21] => Equal77.IN42
iDIG[21] => Equal78.IN42
iDIG[21] => Equal79.IN42
iDIG[21] => Equal80.IN42
iDIG[21] => Equal81.IN42
iDIG[21] => Equal82.IN42
iDIG[21] => Equal83.IN42
iDIG[21] => Equal84.IN42
iDIG[21] => Equal85.IN42
iDIG[21] => Equal86.IN42
iDIG[21] => Equal87.IN42
iDIG[21] => Equal88.IN42
iDIG[21] => Equal89.IN42
iDIG[21] => Equal90.IN42
iDIG[21] => Equal91.IN42
iDIG[21] => Equal92.IN42
iDIG[21] => Equal93.IN42
iDIG[21] => Equal94.IN42
iDIG[21] => Equal95.IN42
iDIG[21] => Equal96.IN42
iDIG[21] => Equal97.IN42
iDIG[21] => Equal98.IN42
iDIG[21] => Equal99.IN42
iDIG[21] => Equal100.IN42
iDIG[22] => Equal0.IN41
iDIG[22] => Equal1.IN41
iDIG[22] => Equal2.IN41
iDIG[22] => Equal3.IN41
iDIG[22] => Equal4.IN41
iDIG[22] => Equal5.IN41
iDIG[22] => Equal6.IN41
iDIG[22] => Equal7.IN41
iDIG[22] => Equal8.IN41
iDIG[22] => Equal9.IN41
iDIG[22] => Equal10.IN41
iDIG[22] => Equal11.IN41
iDIG[22] => Equal12.IN41
iDIG[22] => Equal13.IN41
iDIG[22] => Equal14.IN41
iDIG[22] => Equal15.IN41
iDIG[22] => Equal16.IN41
iDIG[22] => Equal17.IN41
iDIG[22] => Equal18.IN41
iDIG[22] => Equal19.IN41
iDIG[22] => Equal20.IN41
iDIG[22] => Equal21.IN41
iDIG[22] => Equal22.IN41
iDIG[22] => Equal23.IN41
iDIG[22] => Equal24.IN41
iDIG[22] => Equal25.IN41
iDIG[22] => Equal26.IN41
iDIG[22] => Equal27.IN41
iDIG[22] => Equal28.IN41
iDIG[22] => Equal29.IN41
iDIG[22] => Equal30.IN41
iDIG[22] => Equal31.IN41
iDIG[22] => Equal32.IN41
iDIG[22] => Equal33.IN41
iDIG[22] => Equal34.IN41
iDIG[22] => Equal35.IN41
iDIG[22] => Equal36.IN41
iDIG[22] => Equal37.IN41
iDIG[22] => Equal38.IN41
iDIG[22] => Equal39.IN41
iDIG[22] => Equal40.IN41
iDIG[22] => Equal41.IN41
iDIG[22] => Equal42.IN41
iDIG[22] => Equal43.IN41
iDIG[22] => Equal44.IN41
iDIG[22] => Equal45.IN41
iDIG[22] => Equal46.IN41
iDIG[22] => Equal47.IN41
iDIG[22] => Equal48.IN41
iDIG[22] => Equal49.IN41
iDIG[22] => Equal50.IN41
iDIG[22] => Equal51.IN41
iDIG[22] => Equal52.IN41
iDIG[22] => Equal53.IN41
iDIG[22] => Equal54.IN41
iDIG[22] => Equal55.IN41
iDIG[22] => Equal56.IN41
iDIG[22] => Equal57.IN41
iDIG[22] => Equal58.IN41
iDIG[22] => Equal59.IN41
iDIG[22] => Equal60.IN41
iDIG[22] => Equal61.IN41
iDIG[22] => Equal62.IN41
iDIG[22] => Equal63.IN41
iDIG[22] => Equal64.IN41
iDIG[22] => Equal65.IN41
iDIG[22] => Equal66.IN41
iDIG[22] => Equal67.IN41
iDIG[22] => Equal68.IN41
iDIG[22] => Equal69.IN41
iDIG[22] => Equal70.IN41
iDIG[22] => Equal71.IN41
iDIG[22] => Equal72.IN41
iDIG[22] => Equal73.IN41
iDIG[22] => Equal74.IN41
iDIG[22] => Equal75.IN41
iDIG[22] => Equal76.IN41
iDIG[22] => Equal77.IN41
iDIG[22] => Equal78.IN41
iDIG[22] => Equal79.IN41
iDIG[22] => Equal80.IN41
iDIG[22] => Equal81.IN41
iDIG[22] => Equal82.IN41
iDIG[22] => Equal83.IN41
iDIG[22] => Equal84.IN41
iDIG[22] => Equal85.IN41
iDIG[22] => Equal86.IN41
iDIG[22] => Equal87.IN41
iDIG[22] => Equal88.IN41
iDIG[22] => Equal89.IN41
iDIG[22] => Equal90.IN41
iDIG[22] => Equal91.IN41
iDIG[22] => Equal92.IN41
iDIG[22] => Equal93.IN41
iDIG[22] => Equal94.IN41
iDIG[22] => Equal95.IN41
iDIG[22] => Equal96.IN41
iDIG[22] => Equal97.IN41
iDIG[22] => Equal98.IN41
iDIG[22] => Equal99.IN41
iDIG[22] => Equal100.IN41
iDIG[23] => Equal0.IN40
iDIG[23] => Equal1.IN40
iDIG[23] => Equal2.IN40
iDIG[23] => Equal3.IN40
iDIG[23] => Equal4.IN40
iDIG[23] => Equal5.IN40
iDIG[23] => Equal6.IN40
iDIG[23] => Equal7.IN40
iDIG[23] => Equal8.IN40
iDIG[23] => Equal9.IN40
iDIG[23] => Equal10.IN40
iDIG[23] => Equal11.IN40
iDIG[23] => Equal12.IN40
iDIG[23] => Equal13.IN40
iDIG[23] => Equal14.IN40
iDIG[23] => Equal15.IN40
iDIG[23] => Equal16.IN40
iDIG[23] => Equal17.IN40
iDIG[23] => Equal18.IN40
iDIG[23] => Equal19.IN40
iDIG[23] => Equal20.IN40
iDIG[23] => Equal21.IN40
iDIG[23] => Equal22.IN40
iDIG[23] => Equal23.IN40
iDIG[23] => Equal24.IN40
iDIG[23] => Equal25.IN40
iDIG[23] => Equal26.IN40
iDIG[23] => Equal27.IN40
iDIG[23] => Equal28.IN40
iDIG[23] => Equal29.IN40
iDIG[23] => Equal30.IN40
iDIG[23] => Equal31.IN40
iDIG[23] => Equal32.IN40
iDIG[23] => Equal33.IN40
iDIG[23] => Equal34.IN40
iDIG[23] => Equal35.IN40
iDIG[23] => Equal36.IN40
iDIG[23] => Equal37.IN40
iDIG[23] => Equal38.IN40
iDIG[23] => Equal39.IN40
iDIG[23] => Equal40.IN40
iDIG[23] => Equal41.IN40
iDIG[23] => Equal42.IN40
iDIG[23] => Equal43.IN40
iDIG[23] => Equal44.IN40
iDIG[23] => Equal45.IN40
iDIG[23] => Equal46.IN40
iDIG[23] => Equal47.IN40
iDIG[23] => Equal48.IN40
iDIG[23] => Equal49.IN40
iDIG[23] => Equal50.IN40
iDIG[23] => Equal51.IN40
iDIG[23] => Equal52.IN40
iDIG[23] => Equal53.IN40
iDIG[23] => Equal54.IN40
iDIG[23] => Equal55.IN40
iDIG[23] => Equal56.IN40
iDIG[23] => Equal57.IN40
iDIG[23] => Equal58.IN40
iDIG[23] => Equal59.IN40
iDIG[23] => Equal60.IN40
iDIG[23] => Equal61.IN40
iDIG[23] => Equal62.IN40
iDIG[23] => Equal63.IN40
iDIG[23] => Equal64.IN40
iDIG[23] => Equal65.IN40
iDIG[23] => Equal66.IN40
iDIG[23] => Equal67.IN40
iDIG[23] => Equal68.IN40
iDIG[23] => Equal69.IN40
iDIG[23] => Equal70.IN40
iDIG[23] => Equal71.IN40
iDIG[23] => Equal72.IN40
iDIG[23] => Equal73.IN40
iDIG[23] => Equal74.IN40
iDIG[23] => Equal75.IN40
iDIG[23] => Equal76.IN40
iDIG[23] => Equal77.IN40
iDIG[23] => Equal78.IN40
iDIG[23] => Equal79.IN40
iDIG[23] => Equal80.IN40
iDIG[23] => Equal81.IN40
iDIG[23] => Equal82.IN40
iDIG[23] => Equal83.IN40
iDIG[23] => Equal84.IN40
iDIG[23] => Equal85.IN40
iDIG[23] => Equal86.IN40
iDIG[23] => Equal87.IN40
iDIG[23] => Equal88.IN40
iDIG[23] => Equal89.IN40
iDIG[23] => Equal90.IN40
iDIG[23] => Equal91.IN40
iDIG[23] => Equal92.IN40
iDIG[23] => Equal93.IN40
iDIG[23] => Equal94.IN40
iDIG[23] => Equal95.IN40
iDIG[23] => Equal96.IN40
iDIG[23] => Equal97.IN40
iDIG[23] => Equal98.IN40
iDIG[23] => Equal99.IN40
iDIG[23] => Equal100.IN40
iDIG[24] => Equal0.IN39
iDIG[24] => Equal1.IN39
iDIG[24] => Equal2.IN39
iDIG[24] => Equal3.IN39
iDIG[24] => Equal4.IN39
iDIG[24] => Equal5.IN39
iDIG[24] => Equal6.IN39
iDIG[24] => Equal7.IN39
iDIG[24] => Equal8.IN39
iDIG[24] => Equal9.IN39
iDIG[24] => Equal10.IN39
iDIG[24] => Equal11.IN39
iDIG[24] => Equal12.IN39
iDIG[24] => Equal13.IN39
iDIG[24] => Equal14.IN39
iDIG[24] => Equal15.IN39
iDIG[24] => Equal16.IN39
iDIG[24] => Equal17.IN39
iDIG[24] => Equal18.IN39
iDIG[24] => Equal19.IN39
iDIG[24] => Equal20.IN39
iDIG[24] => Equal21.IN39
iDIG[24] => Equal22.IN39
iDIG[24] => Equal23.IN39
iDIG[24] => Equal24.IN39
iDIG[24] => Equal25.IN39
iDIG[24] => Equal26.IN39
iDIG[24] => Equal27.IN39
iDIG[24] => Equal28.IN39
iDIG[24] => Equal29.IN39
iDIG[24] => Equal30.IN39
iDIG[24] => Equal31.IN39
iDIG[24] => Equal32.IN39
iDIG[24] => Equal33.IN39
iDIG[24] => Equal34.IN39
iDIG[24] => Equal35.IN39
iDIG[24] => Equal36.IN39
iDIG[24] => Equal37.IN39
iDIG[24] => Equal38.IN39
iDIG[24] => Equal39.IN39
iDIG[24] => Equal40.IN39
iDIG[24] => Equal41.IN39
iDIG[24] => Equal42.IN39
iDIG[24] => Equal43.IN39
iDIG[24] => Equal44.IN39
iDIG[24] => Equal45.IN39
iDIG[24] => Equal46.IN39
iDIG[24] => Equal47.IN39
iDIG[24] => Equal48.IN39
iDIG[24] => Equal49.IN39
iDIG[24] => Equal50.IN39
iDIG[24] => Equal51.IN39
iDIG[24] => Equal52.IN39
iDIG[24] => Equal53.IN39
iDIG[24] => Equal54.IN39
iDIG[24] => Equal55.IN39
iDIG[24] => Equal56.IN39
iDIG[24] => Equal57.IN39
iDIG[24] => Equal58.IN39
iDIG[24] => Equal59.IN39
iDIG[24] => Equal60.IN39
iDIG[24] => Equal61.IN39
iDIG[24] => Equal62.IN39
iDIG[24] => Equal63.IN39
iDIG[24] => Equal64.IN39
iDIG[24] => Equal65.IN39
iDIG[24] => Equal66.IN39
iDIG[24] => Equal67.IN39
iDIG[24] => Equal68.IN39
iDIG[24] => Equal69.IN39
iDIG[24] => Equal70.IN39
iDIG[24] => Equal71.IN39
iDIG[24] => Equal72.IN39
iDIG[24] => Equal73.IN39
iDIG[24] => Equal74.IN39
iDIG[24] => Equal75.IN39
iDIG[24] => Equal76.IN39
iDIG[24] => Equal77.IN39
iDIG[24] => Equal78.IN39
iDIG[24] => Equal79.IN39
iDIG[24] => Equal80.IN39
iDIG[24] => Equal81.IN39
iDIG[24] => Equal82.IN39
iDIG[24] => Equal83.IN39
iDIG[24] => Equal84.IN39
iDIG[24] => Equal85.IN39
iDIG[24] => Equal86.IN39
iDIG[24] => Equal87.IN39
iDIG[24] => Equal88.IN39
iDIG[24] => Equal89.IN39
iDIG[24] => Equal90.IN39
iDIG[24] => Equal91.IN39
iDIG[24] => Equal92.IN39
iDIG[24] => Equal93.IN39
iDIG[24] => Equal94.IN39
iDIG[24] => Equal95.IN39
iDIG[24] => Equal96.IN39
iDIG[24] => Equal97.IN39
iDIG[24] => Equal98.IN39
iDIG[24] => Equal99.IN39
iDIG[24] => Equal100.IN39
iDIG[25] => Equal0.IN38
iDIG[25] => Equal1.IN38
iDIG[25] => Equal2.IN38
iDIG[25] => Equal3.IN38
iDIG[25] => Equal4.IN38
iDIG[25] => Equal5.IN38
iDIG[25] => Equal6.IN38
iDIG[25] => Equal7.IN38
iDIG[25] => Equal8.IN38
iDIG[25] => Equal9.IN38
iDIG[25] => Equal10.IN38
iDIG[25] => Equal11.IN38
iDIG[25] => Equal12.IN38
iDIG[25] => Equal13.IN38
iDIG[25] => Equal14.IN38
iDIG[25] => Equal15.IN38
iDIG[25] => Equal16.IN38
iDIG[25] => Equal17.IN38
iDIG[25] => Equal18.IN38
iDIG[25] => Equal19.IN38
iDIG[25] => Equal20.IN38
iDIG[25] => Equal21.IN38
iDIG[25] => Equal22.IN38
iDIG[25] => Equal23.IN38
iDIG[25] => Equal24.IN38
iDIG[25] => Equal25.IN38
iDIG[25] => Equal26.IN38
iDIG[25] => Equal27.IN38
iDIG[25] => Equal28.IN38
iDIG[25] => Equal29.IN38
iDIG[25] => Equal30.IN38
iDIG[25] => Equal31.IN38
iDIG[25] => Equal32.IN38
iDIG[25] => Equal33.IN38
iDIG[25] => Equal34.IN38
iDIG[25] => Equal35.IN38
iDIG[25] => Equal36.IN38
iDIG[25] => Equal37.IN38
iDIG[25] => Equal38.IN38
iDIG[25] => Equal39.IN38
iDIG[25] => Equal40.IN38
iDIG[25] => Equal41.IN38
iDIG[25] => Equal42.IN38
iDIG[25] => Equal43.IN38
iDIG[25] => Equal44.IN38
iDIG[25] => Equal45.IN38
iDIG[25] => Equal46.IN38
iDIG[25] => Equal47.IN38
iDIG[25] => Equal48.IN38
iDIG[25] => Equal49.IN38
iDIG[25] => Equal50.IN38
iDIG[25] => Equal51.IN38
iDIG[25] => Equal52.IN38
iDIG[25] => Equal53.IN38
iDIG[25] => Equal54.IN38
iDIG[25] => Equal55.IN38
iDIG[25] => Equal56.IN38
iDIG[25] => Equal57.IN38
iDIG[25] => Equal58.IN38
iDIG[25] => Equal59.IN38
iDIG[25] => Equal60.IN38
iDIG[25] => Equal61.IN38
iDIG[25] => Equal62.IN38
iDIG[25] => Equal63.IN38
iDIG[25] => Equal64.IN38
iDIG[25] => Equal65.IN38
iDIG[25] => Equal66.IN38
iDIG[25] => Equal67.IN38
iDIG[25] => Equal68.IN38
iDIG[25] => Equal69.IN38
iDIG[25] => Equal70.IN38
iDIG[25] => Equal71.IN38
iDIG[25] => Equal72.IN38
iDIG[25] => Equal73.IN38
iDIG[25] => Equal74.IN38
iDIG[25] => Equal75.IN38
iDIG[25] => Equal76.IN38
iDIG[25] => Equal77.IN38
iDIG[25] => Equal78.IN38
iDIG[25] => Equal79.IN38
iDIG[25] => Equal80.IN38
iDIG[25] => Equal81.IN38
iDIG[25] => Equal82.IN38
iDIG[25] => Equal83.IN38
iDIG[25] => Equal84.IN38
iDIG[25] => Equal85.IN38
iDIG[25] => Equal86.IN38
iDIG[25] => Equal87.IN38
iDIG[25] => Equal88.IN38
iDIG[25] => Equal89.IN38
iDIG[25] => Equal90.IN38
iDIG[25] => Equal91.IN38
iDIG[25] => Equal92.IN38
iDIG[25] => Equal93.IN38
iDIG[25] => Equal94.IN38
iDIG[25] => Equal95.IN38
iDIG[25] => Equal96.IN38
iDIG[25] => Equal97.IN38
iDIG[25] => Equal98.IN38
iDIG[25] => Equal99.IN38
iDIG[25] => Equal100.IN38
iDIG[26] => Equal0.IN37
iDIG[26] => Equal1.IN37
iDIG[26] => Equal2.IN37
iDIG[26] => Equal3.IN37
iDIG[26] => Equal4.IN37
iDIG[26] => Equal5.IN37
iDIG[26] => Equal6.IN37
iDIG[26] => Equal7.IN37
iDIG[26] => Equal8.IN37
iDIG[26] => Equal9.IN37
iDIG[26] => Equal10.IN37
iDIG[26] => Equal11.IN37
iDIG[26] => Equal12.IN37
iDIG[26] => Equal13.IN37
iDIG[26] => Equal14.IN37
iDIG[26] => Equal15.IN37
iDIG[26] => Equal16.IN37
iDIG[26] => Equal17.IN37
iDIG[26] => Equal18.IN37
iDIG[26] => Equal19.IN37
iDIG[26] => Equal20.IN37
iDIG[26] => Equal21.IN37
iDIG[26] => Equal22.IN37
iDIG[26] => Equal23.IN37
iDIG[26] => Equal24.IN37
iDIG[26] => Equal25.IN37
iDIG[26] => Equal26.IN37
iDIG[26] => Equal27.IN37
iDIG[26] => Equal28.IN37
iDIG[26] => Equal29.IN37
iDIG[26] => Equal30.IN37
iDIG[26] => Equal31.IN37
iDIG[26] => Equal32.IN37
iDIG[26] => Equal33.IN37
iDIG[26] => Equal34.IN37
iDIG[26] => Equal35.IN37
iDIG[26] => Equal36.IN37
iDIG[26] => Equal37.IN37
iDIG[26] => Equal38.IN37
iDIG[26] => Equal39.IN37
iDIG[26] => Equal40.IN37
iDIG[26] => Equal41.IN37
iDIG[26] => Equal42.IN37
iDIG[26] => Equal43.IN37
iDIG[26] => Equal44.IN37
iDIG[26] => Equal45.IN37
iDIG[26] => Equal46.IN37
iDIG[26] => Equal47.IN37
iDIG[26] => Equal48.IN37
iDIG[26] => Equal49.IN37
iDIG[26] => Equal50.IN37
iDIG[26] => Equal51.IN37
iDIG[26] => Equal52.IN37
iDIG[26] => Equal53.IN37
iDIG[26] => Equal54.IN37
iDIG[26] => Equal55.IN37
iDIG[26] => Equal56.IN37
iDIG[26] => Equal57.IN37
iDIG[26] => Equal58.IN37
iDIG[26] => Equal59.IN37
iDIG[26] => Equal60.IN37
iDIG[26] => Equal61.IN37
iDIG[26] => Equal62.IN37
iDIG[26] => Equal63.IN37
iDIG[26] => Equal64.IN37
iDIG[26] => Equal65.IN37
iDIG[26] => Equal66.IN37
iDIG[26] => Equal67.IN37
iDIG[26] => Equal68.IN37
iDIG[26] => Equal69.IN37
iDIG[26] => Equal70.IN37
iDIG[26] => Equal71.IN37
iDIG[26] => Equal72.IN37
iDIG[26] => Equal73.IN37
iDIG[26] => Equal74.IN37
iDIG[26] => Equal75.IN37
iDIG[26] => Equal76.IN37
iDIG[26] => Equal77.IN37
iDIG[26] => Equal78.IN37
iDIG[26] => Equal79.IN37
iDIG[26] => Equal80.IN37
iDIG[26] => Equal81.IN37
iDIG[26] => Equal82.IN37
iDIG[26] => Equal83.IN37
iDIG[26] => Equal84.IN37
iDIG[26] => Equal85.IN37
iDIG[26] => Equal86.IN37
iDIG[26] => Equal87.IN37
iDIG[26] => Equal88.IN37
iDIG[26] => Equal89.IN37
iDIG[26] => Equal90.IN37
iDIG[26] => Equal91.IN37
iDIG[26] => Equal92.IN37
iDIG[26] => Equal93.IN37
iDIG[26] => Equal94.IN37
iDIG[26] => Equal95.IN37
iDIG[26] => Equal96.IN37
iDIG[26] => Equal97.IN37
iDIG[26] => Equal98.IN37
iDIG[26] => Equal99.IN37
iDIG[26] => Equal100.IN37
iDIG[27] => Equal0.IN36
iDIG[27] => Equal1.IN36
iDIG[27] => Equal2.IN36
iDIG[27] => Equal3.IN36
iDIG[27] => Equal4.IN36
iDIG[27] => Equal5.IN36
iDIG[27] => Equal6.IN36
iDIG[27] => Equal7.IN36
iDIG[27] => Equal8.IN36
iDIG[27] => Equal9.IN36
iDIG[27] => Equal10.IN36
iDIG[27] => Equal11.IN36
iDIG[27] => Equal12.IN36
iDIG[27] => Equal13.IN36
iDIG[27] => Equal14.IN36
iDIG[27] => Equal15.IN36
iDIG[27] => Equal16.IN36
iDIG[27] => Equal17.IN36
iDIG[27] => Equal18.IN36
iDIG[27] => Equal19.IN36
iDIG[27] => Equal20.IN36
iDIG[27] => Equal21.IN36
iDIG[27] => Equal22.IN36
iDIG[27] => Equal23.IN36
iDIG[27] => Equal24.IN36
iDIG[27] => Equal25.IN36
iDIG[27] => Equal26.IN36
iDIG[27] => Equal27.IN36
iDIG[27] => Equal28.IN36
iDIG[27] => Equal29.IN36
iDIG[27] => Equal30.IN36
iDIG[27] => Equal31.IN36
iDIG[27] => Equal32.IN36
iDIG[27] => Equal33.IN36
iDIG[27] => Equal34.IN36
iDIG[27] => Equal35.IN36
iDIG[27] => Equal36.IN36
iDIG[27] => Equal37.IN36
iDIG[27] => Equal38.IN36
iDIG[27] => Equal39.IN36
iDIG[27] => Equal40.IN36
iDIG[27] => Equal41.IN36
iDIG[27] => Equal42.IN36
iDIG[27] => Equal43.IN36
iDIG[27] => Equal44.IN36
iDIG[27] => Equal45.IN36
iDIG[27] => Equal46.IN36
iDIG[27] => Equal47.IN36
iDIG[27] => Equal48.IN36
iDIG[27] => Equal49.IN36
iDIG[27] => Equal50.IN36
iDIG[27] => Equal51.IN36
iDIG[27] => Equal52.IN36
iDIG[27] => Equal53.IN36
iDIG[27] => Equal54.IN36
iDIG[27] => Equal55.IN36
iDIG[27] => Equal56.IN36
iDIG[27] => Equal57.IN36
iDIG[27] => Equal58.IN36
iDIG[27] => Equal59.IN36
iDIG[27] => Equal60.IN36
iDIG[27] => Equal61.IN36
iDIG[27] => Equal62.IN36
iDIG[27] => Equal63.IN36
iDIG[27] => Equal64.IN36
iDIG[27] => Equal65.IN36
iDIG[27] => Equal66.IN36
iDIG[27] => Equal67.IN36
iDIG[27] => Equal68.IN36
iDIG[27] => Equal69.IN36
iDIG[27] => Equal70.IN36
iDIG[27] => Equal71.IN36
iDIG[27] => Equal72.IN36
iDIG[27] => Equal73.IN36
iDIG[27] => Equal74.IN36
iDIG[27] => Equal75.IN36
iDIG[27] => Equal76.IN36
iDIG[27] => Equal77.IN36
iDIG[27] => Equal78.IN36
iDIG[27] => Equal79.IN36
iDIG[27] => Equal80.IN36
iDIG[27] => Equal81.IN36
iDIG[27] => Equal82.IN36
iDIG[27] => Equal83.IN36
iDIG[27] => Equal84.IN36
iDIG[27] => Equal85.IN36
iDIG[27] => Equal86.IN36
iDIG[27] => Equal87.IN36
iDIG[27] => Equal88.IN36
iDIG[27] => Equal89.IN36
iDIG[27] => Equal90.IN36
iDIG[27] => Equal91.IN36
iDIG[27] => Equal92.IN36
iDIG[27] => Equal93.IN36
iDIG[27] => Equal94.IN36
iDIG[27] => Equal95.IN36
iDIG[27] => Equal96.IN36
iDIG[27] => Equal97.IN36
iDIG[27] => Equal98.IN36
iDIG[27] => Equal99.IN36
iDIG[27] => Equal100.IN36
iDIG[28] => Equal0.IN35
iDIG[28] => Equal1.IN35
iDIG[28] => Equal2.IN35
iDIG[28] => Equal3.IN35
iDIG[28] => Equal4.IN35
iDIG[28] => Equal5.IN35
iDIG[28] => Equal6.IN35
iDIG[28] => Equal7.IN35
iDIG[28] => Equal8.IN35
iDIG[28] => Equal9.IN35
iDIG[28] => Equal10.IN35
iDIG[28] => Equal11.IN35
iDIG[28] => Equal12.IN35
iDIG[28] => Equal13.IN35
iDIG[28] => Equal14.IN35
iDIG[28] => Equal15.IN35
iDIG[28] => Equal16.IN35
iDIG[28] => Equal17.IN35
iDIG[28] => Equal18.IN35
iDIG[28] => Equal19.IN35
iDIG[28] => Equal20.IN35
iDIG[28] => Equal21.IN35
iDIG[28] => Equal22.IN35
iDIG[28] => Equal23.IN35
iDIG[28] => Equal24.IN35
iDIG[28] => Equal25.IN35
iDIG[28] => Equal26.IN35
iDIG[28] => Equal27.IN35
iDIG[28] => Equal28.IN35
iDIG[28] => Equal29.IN35
iDIG[28] => Equal30.IN35
iDIG[28] => Equal31.IN35
iDIG[28] => Equal32.IN35
iDIG[28] => Equal33.IN35
iDIG[28] => Equal34.IN35
iDIG[28] => Equal35.IN35
iDIG[28] => Equal36.IN35
iDIG[28] => Equal37.IN35
iDIG[28] => Equal38.IN35
iDIG[28] => Equal39.IN35
iDIG[28] => Equal40.IN35
iDIG[28] => Equal41.IN35
iDIG[28] => Equal42.IN35
iDIG[28] => Equal43.IN35
iDIG[28] => Equal44.IN35
iDIG[28] => Equal45.IN35
iDIG[28] => Equal46.IN35
iDIG[28] => Equal47.IN35
iDIG[28] => Equal48.IN35
iDIG[28] => Equal49.IN35
iDIG[28] => Equal50.IN35
iDIG[28] => Equal51.IN35
iDIG[28] => Equal52.IN35
iDIG[28] => Equal53.IN35
iDIG[28] => Equal54.IN35
iDIG[28] => Equal55.IN35
iDIG[28] => Equal56.IN35
iDIG[28] => Equal57.IN35
iDIG[28] => Equal58.IN35
iDIG[28] => Equal59.IN35
iDIG[28] => Equal60.IN35
iDIG[28] => Equal61.IN35
iDIG[28] => Equal62.IN35
iDIG[28] => Equal63.IN35
iDIG[28] => Equal64.IN35
iDIG[28] => Equal65.IN35
iDIG[28] => Equal66.IN35
iDIG[28] => Equal67.IN35
iDIG[28] => Equal68.IN35
iDIG[28] => Equal69.IN35
iDIG[28] => Equal70.IN35
iDIG[28] => Equal71.IN35
iDIG[28] => Equal72.IN35
iDIG[28] => Equal73.IN35
iDIG[28] => Equal74.IN35
iDIG[28] => Equal75.IN35
iDIG[28] => Equal76.IN35
iDIG[28] => Equal77.IN35
iDIG[28] => Equal78.IN35
iDIG[28] => Equal79.IN35
iDIG[28] => Equal80.IN35
iDIG[28] => Equal81.IN35
iDIG[28] => Equal82.IN35
iDIG[28] => Equal83.IN35
iDIG[28] => Equal84.IN35
iDIG[28] => Equal85.IN35
iDIG[28] => Equal86.IN35
iDIG[28] => Equal87.IN35
iDIG[28] => Equal88.IN35
iDIG[28] => Equal89.IN35
iDIG[28] => Equal90.IN35
iDIG[28] => Equal91.IN35
iDIG[28] => Equal92.IN35
iDIG[28] => Equal93.IN35
iDIG[28] => Equal94.IN35
iDIG[28] => Equal95.IN35
iDIG[28] => Equal96.IN35
iDIG[28] => Equal97.IN35
iDIG[28] => Equal98.IN35
iDIG[28] => Equal99.IN35
iDIG[28] => Equal100.IN35
iDIG[29] => Equal0.IN34
iDIG[29] => Equal1.IN34
iDIG[29] => Equal2.IN34
iDIG[29] => Equal3.IN34
iDIG[29] => Equal4.IN34
iDIG[29] => Equal5.IN34
iDIG[29] => Equal6.IN34
iDIG[29] => Equal7.IN34
iDIG[29] => Equal8.IN34
iDIG[29] => Equal9.IN34
iDIG[29] => Equal10.IN34
iDIG[29] => Equal11.IN34
iDIG[29] => Equal12.IN34
iDIG[29] => Equal13.IN34
iDIG[29] => Equal14.IN34
iDIG[29] => Equal15.IN34
iDIG[29] => Equal16.IN34
iDIG[29] => Equal17.IN34
iDIG[29] => Equal18.IN34
iDIG[29] => Equal19.IN34
iDIG[29] => Equal20.IN34
iDIG[29] => Equal21.IN34
iDIG[29] => Equal22.IN34
iDIG[29] => Equal23.IN34
iDIG[29] => Equal24.IN34
iDIG[29] => Equal25.IN34
iDIG[29] => Equal26.IN34
iDIG[29] => Equal27.IN34
iDIG[29] => Equal28.IN34
iDIG[29] => Equal29.IN34
iDIG[29] => Equal30.IN34
iDIG[29] => Equal31.IN34
iDIG[29] => Equal32.IN34
iDIG[29] => Equal33.IN34
iDIG[29] => Equal34.IN34
iDIG[29] => Equal35.IN34
iDIG[29] => Equal36.IN34
iDIG[29] => Equal37.IN34
iDIG[29] => Equal38.IN34
iDIG[29] => Equal39.IN34
iDIG[29] => Equal40.IN34
iDIG[29] => Equal41.IN34
iDIG[29] => Equal42.IN34
iDIG[29] => Equal43.IN34
iDIG[29] => Equal44.IN34
iDIG[29] => Equal45.IN34
iDIG[29] => Equal46.IN34
iDIG[29] => Equal47.IN34
iDIG[29] => Equal48.IN34
iDIG[29] => Equal49.IN34
iDIG[29] => Equal50.IN34
iDIG[29] => Equal51.IN34
iDIG[29] => Equal52.IN34
iDIG[29] => Equal53.IN34
iDIG[29] => Equal54.IN34
iDIG[29] => Equal55.IN34
iDIG[29] => Equal56.IN34
iDIG[29] => Equal57.IN34
iDIG[29] => Equal58.IN34
iDIG[29] => Equal59.IN34
iDIG[29] => Equal60.IN34
iDIG[29] => Equal61.IN34
iDIG[29] => Equal62.IN34
iDIG[29] => Equal63.IN34
iDIG[29] => Equal64.IN34
iDIG[29] => Equal65.IN34
iDIG[29] => Equal66.IN34
iDIG[29] => Equal67.IN34
iDIG[29] => Equal68.IN34
iDIG[29] => Equal69.IN34
iDIG[29] => Equal70.IN34
iDIG[29] => Equal71.IN34
iDIG[29] => Equal72.IN34
iDIG[29] => Equal73.IN34
iDIG[29] => Equal74.IN34
iDIG[29] => Equal75.IN34
iDIG[29] => Equal76.IN34
iDIG[29] => Equal77.IN34
iDIG[29] => Equal78.IN34
iDIG[29] => Equal79.IN34
iDIG[29] => Equal80.IN34
iDIG[29] => Equal81.IN34
iDIG[29] => Equal82.IN34
iDIG[29] => Equal83.IN34
iDIG[29] => Equal84.IN34
iDIG[29] => Equal85.IN34
iDIG[29] => Equal86.IN34
iDIG[29] => Equal87.IN34
iDIG[29] => Equal88.IN34
iDIG[29] => Equal89.IN34
iDIG[29] => Equal90.IN34
iDIG[29] => Equal91.IN34
iDIG[29] => Equal92.IN34
iDIG[29] => Equal93.IN34
iDIG[29] => Equal94.IN34
iDIG[29] => Equal95.IN34
iDIG[29] => Equal96.IN34
iDIG[29] => Equal97.IN34
iDIG[29] => Equal98.IN34
iDIG[29] => Equal99.IN34
iDIG[29] => Equal100.IN34
iDIG[30] => Equal0.IN33
iDIG[30] => Equal1.IN33
iDIG[30] => Equal2.IN33
iDIG[30] => Equal3.IN33
iDIG[30] => Equal4.IN33
iDIG[30] => Equal5.IN33
iDIG[30] => Equal6.IN33
iDIG[30] => Equal7.IN33
iDIG[30] => Equal8.IN33
iDIG[30] => Equal9.IN33
iDIG[30] => Equal10.IN33
iDIG[30] => Equal11.IN33
iDIG[30] => Equal12.IN33
iDIG[30] => Equal13.IN33
iDIG[30] => Equal14.IN33
iDIG[30] => Equal15.IN33
iDIG[30] => Equal16.IN33
iDIG[30] => Equal17.IN33
iDIG[30] => Equal18.IN33
iDIG[30] => Equal19.IN33
iDIG[30] => Equal20.IN33
iDIG[30] => Equal21.IN33
iDIG[30] => Equal22.IN33
iDIG[30] => Equal23.IN33
iDIG[30] => Equal24.IN33
iDIG[30] => Equal25.IN33
iDIG[30] => Equal26.IN33
iDIG[30] => Equal27.IN33
iDIG[30] => Equal28.IN33
iDIG[30] => Equal29.IN33
iDIG[30] => Equal30.IN33
iDIG[30] => Equal31.IN33
iDIG[30] => Equal32.IN33
iDIG[30] => Equal33.IN33
iDIG[30] => Equal34.IN33
iDIG[30] => Equal35.IN33
iDIG[30] => Equal36.IN33
iDIG[30] => Equal37.IN33
iDIG[30] => Equal38.IN33
iDIG[30] => Equal39.IN33
iDIG[30] => Equal40.IN33
iDIG[30] => Equal41.IN33
iDIG[30] => Equal42.IN33
iDIG[30] => Equal43.IN33
iDIG[30] => Equal44.IN33
iDIG[30] => Equal45.IN33
iDIG[30] => Equal46.IN33
iDIG[30] => Equal47.IN33
iDIG[30] => Equal48.IN33
iDIG[30] => Equal49.IN33
iDIG[30] => Equal50.IN33
iDIG[30] => Equal51.IN33
iDIG[30] => Equal52.IN33
iDIG[30] => Equal53.IN33
iDIG[30] => Equal54.IN33
iDIG[30] => Equal55.IN33
iDIG[30] => Equal56.IN33
iDIG[30] => Equal57.IN33
iDIG[30] => Equal58.IN33
iDIG[30] => Equal59.IN33
iDIG[30] => Equal60.IN33
iDIG[30] => Equal61.IN33
iDIG[30] => Equal62.IN33
iDIG[30] => Equal63.IN33
iDIG[30] => Equal64.IN33
iDIG[30] => Equal65.IN33
iDIG[30] => Equal66.IN33
iDIG[30] => Equal67.IN33
iDIG[30] => Equal68.IN33
iDIG[30] => Equal69.IN33
iDIG[30] => Equal70.IN33
iDIG[30] => Equal71.IN33
iDIG[30] => Equal72.IN33
iDIG[30] => Equal73.IN33
iDIG[30] => Equal74.IN33
iDIG[30] => Equal75.IN33
iDIG[30] => Equal76.IN33
iDIG[30] => Equal77.IN33
iDIG[30] => Equal78.IN33
iDIG[30] => Equal79.IN33
iDIG[30] => Equal80.IN33
iDIG[30] => Equal81.IN33
iDIG[30] => Equal82.IN33
iDIG[30] => Equal83.IN33
iDIG[30] => Equal84.IN33
iDIG[30] => Equal85.IN33
iDIG[30] => Equal86.IN33
iDIG[30] => Equal87.IN33
iDIG[30] => Equal88.IN33
iDIG[30] => Equal89.IN33
iDIG[30] => Equal90.IN33
iDIG[30] => Equal91.IN33
iDIG[30] => Equal92.IN33
iDIG[30] => Equal93.IN33
iDIG[30] => Equal94.IN33
iDIG[30] => Equal95.IN33
iDIG[30] => Equal96.IN33
iDIG[30] => Equal97.IN33
iDIG[30] => Equal98.IN33
iDIG[30] => Equal99.IN33
iDIG[30] => Equal100.IN33
iDIG[31] => Equal0.IN32
iDIG[31] => Equal1.IN32
iDIG[31] => Equal2.IN32
iDIG[31] => Equal3.IN32
iDIG[31] => Equal4.IN32
iDIG[31] => Equal5.IN32
iDIG[31] => Equal6.IN32
iDIG[31] => Equal7.IN32
iDIG[31] => Equal8.IN32
iDIG[31] => Equal9.IN32
iDIG[31] => Equal10.IN32
iDIG[31] => Equal11.IN32
iDIG[31] => Equal12.IN32
iDIG[31] => Equal13.IN32
iDIG[31] => Equal14.IN32
iDIG[31] => Equal15.IN32
iDIG[31] => Equal16.IN32
iDIG[31] => Equal17.IN32
iDIG[31] => Equal18.IN32
iDIG[31] => Equal19.IN32
iDIG[31] => Equal20.IN32
iDIG[31] => Equal21.IN32
iDIG[31] => Equal22.IN32
iDIG[31] => Equal23.IN32
iDIG[31] => Equal24.IN32
iDIG[31] => Equal25.IN32
iDIG[31] => Equal26.IN32
iDIG[31] => Equal27.IN32
iDIG[31] => Equal28.IN32
iDIG[31] => Equal29.IN32
iDIG[31] => Equal30.IN32
iDIG[31] => Equal31.IN32
iDIG[31] => Equal32.IN32
iDIG[31] => Equal33.IN32
iDIG[31] => Equal34.IN32
iDIG[31] => Equal35.IN32
iDIG[31] => Equal36.IN32
iDIG[31] => Equal37.IN32
iDIG[31] => Equal38.IN32
iDIG[31] => Equal39.IN32
iDIG[31] => Equal40.IN32
iDIG[31] => Equal41.IN32
iDIG[31] => Equal42.IN32
iDIG[31] => Equal43.IN32
iDIG[31] => Equal44.IN32
iDIG[31] => Equal45.IN32
iDIG[31] => Equal46.IN32
iDIG[31] => Equal47.IN32
iDIG[31] => Equal48.IN32
iDIG[31] => Equal49.IN32
iDIG[31] => Equal50.IN32
iDIG[31] => Equal51.IN32
iDIG[31] => Equal52.IN32
iDIG[31] => Equal53.IN32
iDIG[31] => Equal54.IN32
iDIG[31] => Equal55.IN32
iDIG[31] => Equal56.IN32
iDIG[31] => Equal57.IN32
iDIG[31] => Equal58.IN32
iDIG[31] => Equal59.IN32
iDIG[31] => Equal60.IN32
iDIG[31] => Equal61.IN32
iDIG[31] => Equal62.IN32
iDIG[31] => Equal63.IN32
iDIG[31] => Equal64.IN32
iDIG[31] => Equal65.IN32
iDIG[31] => Equal66.IN32
iDIG[31] => Equal67.IN32
iDIG[31] => Equal68.IN32
iDIG[31] => Equal69.IN32
iDIG[31] => Equal70.IN32
iDIG[31] => Equal71.IN32
iDIG[31] => Equal72.IN32
iDIG[31] => Equal73.IN32
iDIG[31] => Equal74.IN32
iDIG[31] => Equal75.IN32
iDIG[31] => Equal76.IN32
iDIG[31] => Equal77.IN32
iDIG[31] => Equal78.IN32
iDIG[31] => Equal79.IN32
iDIG[31] => Equal80.IN32
iDIG[31] => Equal81.IN32
iDIG[31] => Equal82.IN32
iDIG[31] => Equal83.IN32
iDIG[31] => Equal84.IN32
iDIG[31] => Equal85.IN32
iDIG[31] => Equal86.IN32
iDIG[31] => Equal87.IN32
iDIG[31] => Equal88.IN32
iDIG[31] => Equal89.IN32
iDIG[31] => Equal90.IN32
iDIG[31] => Equal91.IN32
iDIG[31] => Equal92.IN32
iDIG[31] => Equal93.IN32
iDIG[31] => Equal94.IN32
iDIG[31] => Equal95.IN32
iDIG[31] => Equal96.IN32
iDIG[31] => Equal97.IN32
iDIG[31] => Equal98.IN32
iDIG[31] => Equal99.IN32
iDIG[31] => Equal100.IN32


