// Seed: 543678892
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_4;
  type_7(
      1, 1
  );
  logic id_5;
  assign id_4 = 1'h0;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    output id_7,
    output id_8,
    input id_9,
    input logic id_10,
    input logic id_11
);
  logic id_12;
  genvar id_13;
endmodule
