<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>
defines: 
time_elapsed: 1.208s
ram usage: 41420 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp426v6apa/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:1</a>: No timescale set for &#34;alu_accum4&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:14</a>: No timescale set for &#34;alu_accum5&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:1</a>: Compile module &#34;work@alu_accum4&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:14</a>: Compile module &#34;work@alu_accum5&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:2</a>: Implicit port type (wire) for &#34;dataout&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:15</a>: Implicit port type (wire) for &#34;dataout&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:1</a>: Top level module &#34;work@alu_accum4&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:14</a>: Top level module &#34;work@alu_accum5&#34;.

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:7</a>: Cannot find a module definition for &#34;work@alu_accum4::alu&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:10</a>: Cannot find a module definition for &#34;work@alu_accum4::accum&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:11</a>: Cannot find a module definition for &#34;work@alu_accum4::xtend&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>: Cannot find a module definition for &#34;work@alu_accum5::alu&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:24</a>: Cannot find a module definition for &#34;work@alu_accum5::accum&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:26</a>: Cannot find a module definition for &#34;work@alu_accum5::xtend&#34;.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 8.

[NTE:EL0511] Nb leaf instances: 6.

[WRN:EL0512] Nb undefined modules: 6.

[WRN:EL0513] Nb undefined instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 10
[   NOTE] : 9
+ cat /tmpfs/tmp/tmp426v6apa/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_alu_accum4
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp426v6apa/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp426v6apa/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@alu_accum4)
 |vpiName:work@alu_accum4
 |uhdmallPackages:
 \_package: builtin, parent:work@alu_accum4
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@alu_accum4, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:1, parent:work@alu_accum4
   |vpiDefName:work@alu_accum4
   |vpiFullName:work@alu_accum4
   |vpiPort:
   \_port: (dataout), line:2
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:2
         |vpiName:dataout
         |vpiFullName:work@alu_accum4.dataout
   |vpiPort:
   \_port: (ain), line:3
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:3
         |vpiName:ain
         |vpiFullName:work@alu_accum4.ain
   |vpiPort:
   \_port: (bin), line:3
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:3
         |vpiName:bin
         |vpiFullName:work@alu_accum4.bin
   |vpiPort:
   \_port: (opcode), line:4
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:4
         |vpiName:opcode
         |vpiFullName:work@alu_accum4.opcode
   |vpiPort:
   \_port: (clk), line:5
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5
         |vpiName:clk
         |vpiFullName:work@alu_accum4.clk
   |vpiNet:
   \_logic_net: (dataout), line:2
   |vpiNet:
   \_logic_net: (ain), line:3
   |vpiNet:
   \_logic_net: (bin), line:3
   |vpiNet:
   \_logic_net: (opcode), line:4
   |vpiNet:
   \_logic_net: (clk), line:5
   |vpiNet:
   \_logic_net: (alu_out), line:6
     |vpiName:alu_out
     |vpiFullName:work@alu_accum4.alu_out
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@alu_accum5, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:14, parent:work@alu_accum4
   |vpiDefName:work@alu_accum5
   |vpiFullName:work@alu_accum5
   |vpiPort:
   \_port: (dataout), line:15
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:15
         |vpiName:dataout
         |vpiFullName:work@alu_accum5.dataout
   |vpiPort:
   \_port: (ain), line:16
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:16
         |vpiName:ain
         |vpiFullName:work@alu_accum5.ain
   |vpiPort:
   \_port: (bin), line:16
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:16
         |vpiName:bin
         |vpiFullName:work@alu_accum5.bin
   |vpiPort:
   \_port: (opcode), line:17
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:17
         |vpiName:opcode
         |vpiFullName:work@alu_accum5.opcode
   |vpiPort:
   \_port: (clk), line:18
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:18
         |vpiName:clk
         |vpiFullName:work@alu_accum5.clk
   |vpiPort:
   \_port: (rst_n), line:18
     |vpiName:rst_n
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_n), line:18
         |vpiName:rst_n
         |vpiFullName:work@alu_accum5.rst_n
   |vpiNet:
   \_logic_net: (dataout), line:15
   |vpiNet:
   \_logic_net: (ain), line:16
   |vpiNet:
   \_logic_net: (bin), line:16
   |vpiNet:
   \_logic_net: (opcode), line:17
   |vpiNet:
   \_logic_net: (clk), line:18
   |vpiNet:
   \_logic_net: (rst_n), line:18
   |vpiNet:
   \_logic_net: (alu_out), line:19
     |vpiName:alu_out
     |vpiFullName:work@alu_accum5.alu_out
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@alu_accum4 (work@alu_accum4), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:1
   |vpiDefName:work@alu_accum4
   |vpiName:work@alu_accum4
   |vpiPort:
   \_port: (dataout), line:2, parent:work@alu_accum4
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:2, parent:work@alu_accum4
         |vpiName:dataout
         |vpiFullName:work@alu_accum4.dataout
   |vpiPort:
   \_port: (ain), line:3, parent:work@alu_accum4
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:3, parent:work@alu_accum4
         |vpiName:ain
         |vpiFullName:work@alu_accum4.ain
   |vpiPort:
   \_port: (bin), line:3, parent:work@alu_accum4
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:3, parent:work@alu_accum4
         |vpiName:bin
         |vpiFullName:work@alu_accum4.bin
   |vpiPort:
   \_port: (opcode), line:4, parent:work@alu_accum4
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:4, parent:work@alu_accum4
         |vpiName:opcode
         |vpiFullName:work@alu_accum4.opcode
   |vpiPort:
   \_port: (clk), line:5, parent:work@alu_accum4
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5, parent:work@alu_accum4
         |vpiName:clk
         |vpiFullName:work@alu_accum4.clk
   |vpiModule:
   \_module: work@alu_accum4::alu (alu), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:7, parent:work@alu_accum4
     |vpiDefName:work@alu_accum4::alu
     |vpiName:alu
     |vpiFullName:work@alu_accum4.alu
     |vpiInstance:
     \_module: work@alu_accum4 (work@alu_accum4), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:1
   |vpiModule:
   \_module: work@alu_accum4::accum (accum), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:10, parent:work@alu_accum4
     |vpiDefName:work@alu_accum4::accum
     |vpiName:accum
     |vpiFullName:work@alu_accum4.accum
     |vpiInstance:
     \_module: work@alu_accum4 (work@alu_accum4), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:1
   |vpiModule:
   \_module: work@alu_accum4::xtend (xtend), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:11, parent:work@alu_accum4
     |vpiDefName:work@alu_accum4::xtend
     |vpiName:xtend
     |vpiFullName:work@alu_accum4.xtend
     |vpiInstance:
     \_module: work@alu_accum4 (work@alu_accum4), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:1
   |vpiNet:
   \_logic_net: (dataout), line:2, parent:work@alu_accum4
   |vpiNet:
   \_logic_net: (ain), line:3, parent:work@alu_accum4
   |vpiNet:
   \_logic_net: (bin), line:3, parent:work@alu_accum4
   |vpiNet:
   \_logic_net: (opcode), line:4, parent:work@alu_accum4
   |vpiNet:
   \_logic_net: (clk), line:5, parent:work@alu_accum4
   |vpiNet:
   \_logic_net: (alu_out), line:6, parent:work@alu_accum4
     |vpiName:alu_out
     |vpiFullName:work@alu_accum4.alu_out
     |vpiNetType:1
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
 |uhdmtopModules:
 \_module: work@alu_accum5 (work@alu_accum5), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:14
   |vpiDefName:work@alu_accum5
   |vpiName:work@alu_accum5
   |vpiPort:
   \_port: (dataout), line:15, parent:work@alu_accum5
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:15, parent:work@alu_accum5
         |vpiName:dataout
         |vpiFullName:work@alu_accum5.dataout
   |vpiPort:
   \_port: (ain), line:16, parent:work@alu_accum5
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:16, parent:work@alu_accum5
         |vpiName:ain
         |vpiFullName:work@alu_accum5.ain
   |vpiPort:
   \_port: (bin), line:16, parent:work@alu_accum5
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:16, parent:work@alu_accum5
         |vpiName:bin
         |vpiFullName:work@alu_accum5.bin
   |vpiPort:
   \_port: (opcode), line:17, parent:work@alu_accum5
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:17, parent:work@alu_accum5
         |vpiName:opcode
         |vpiFullName:work@alu_accum5.opcode
   |vpiPort:
   \_port: (clk), line:18, parent:work@alu_accum5
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:18, parent:work@alu_accum5
         |vpiName:clk
         |vpiFullName:work@alu_accum5.clk
   |vpiPort:
   \_port: (rst_n), line:18, parent:work@alu_accum5
     |vpiName:rst_n
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_n), line:18, parent:work@alu_accum5
         |vpiName:rst_n
         |vpiFullName:work@alu_accum5.rst_n
   |vpiModule:
   \_module: work@alu_accum5::alu (alu), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:22, parent:work@alu_accum5
     |vpiDefName:work@alu_accum5::alu
     |vpiName:alu
     |vpiFullName:work@alu_accum5.alu
     |vpiPort:
     \_port: (ain), parent:alu
       |vpiName:ain
       |vpiHighConn:
       \_ref_obj: (ain), line:22
         |vpiName:ain
         |vpiActual:
         \_logic_net: (ain), line:16, parent:work@alu_accum5
     |vpiPort:
     \_port: (bin), parent:alu
       |vpiName:bin
       |vpiHighConn:
       \_ref_obj: (bin), line:22
         |vpiName:bin
         |vpiActual:
         \_logic_net: (bin), line:16, parent:work@alu_accum5
     |vpiPort:
     \_port: (alu_out), parent:alu
       |vpiName:alu_out
       |vpiHighConn:
       \_ref_obj: (alu_out), line:22
         |vpiName:alu_out
         |vpiActual:
         \_logic_net: (alu_out), line:19, parent:work@alu_accum5
           |vpiName:alu_out
           |vpiFullName:work@alu_accum5.alu_out
           |vpiNetType:1
           |vpiRange:
           \_range: , line:19
             |vpiLeftRange:
             \_constant: , line:19
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:19
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (zero), parent:alu
       |vpiName:zero
       |vpiHighConn:
       \_ref_obj: (zero), line:22
         |vpiName:zero
     |vpiPort:
     \_port: (opcode), parent:alu
       |vpiName:opcode
       |vpiHighConn:
       \_ref_obj: (opcode), line:22
         |vpiName:opcode
         |vpiActual:
         \_logic_net: (opcode), line:17, parent:work@alu_accum5
     |vpiInstance:
     \_module: work@alu_accum5 (work@alu_accum5), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:14
   |vpiModule:
   \_module: work@alu_accum5::accum (accum), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:24, parent:work@alu_accum5
     |vpiDefName:work@alu_accum5::accum
     |vpiName:accum
     |vpiFullName:work@alu_accum5.accum
     |vpiInstance:
     \_module: work@alu_accum5 (work@alu_accum5), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:14
   |vpiModule:
   \_module: work@alu_accum5::xtend (xtend), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:26, parent:work@alu_accum5
     |vpiDefName:work@alu_accum5::xtend
     |vpiName:xtend
     |vpiFullName:work@alu_accum5.xtend
     |vpiPort:
     \_port: (dout), parent:xtend
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (dataout), line:26
         |vpiName:dataout
         |vpiActual:
         \_logic_net: (dataout), line:15, parent:work@alu_accum5
     |vpiInstance:
     \_module: work@alu_accum5 (work@alu_accum5), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv</a>, line:14
   |vpiNet:
   \_logic_net: (dataout), line:15, parent:work@alu_accum5
   |vpiNet:
   \_logic_net: (ain), line:16, parent:work@alu_accum5
   |vpiNet:
   \_logic_net: (bin), line:16, parent:work@alu_accum5
   |vpiNet:
   \_logic_net: (opcode), line:17, parent:work@alu_accum5
   |vpiNet:
   \_logic_net: (clk), line:18, parent:work@alu_accum5
   |vpiNet:
   \_logic_net: (rst_n), line:18, parent:work@alu_accum5
   |vpiNet:
   \_logic_net: (alu_out), line:19, parent:work@alu_accum5
Object: \work_alu_accum4 of type 3000
Object: \work_alu_accum4 of type 32
Object: \dataout of type 44
Object: \ain of type 44
Object: \bin of type 44
Object: \opcode of type 44
Object: \clk of type 44
Object: \alu of type 32
Object: \accum of type 32
Object: \xtend of type 32
Object: \dataout of type 36
Object: \ain of type 36
Object: \bin of type 36
Object: \opcode of type 36
Object: \clk of type 36
Object: \alu_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_alu_accum5 of type 32
Object: \dataout of type 44
Object: \ain of type 44
Object: \bin of type 44
Object: \opcode of type 44
Object: \clk of type 44
Object: \rst_n of type 44
Object: \alu of type 32
Object: \ain of type 44
Object: \bin of type 44
Object: \alu_out of type 44
Object: \zero of type 44
Object: \opcode of type 44
Object: \accum of type 32
Object: \xtend of type 32
Object: \dout of type 44
Object: \dataout of type 36
Object: \ain of type 36
Object: \bin of type 36
Object: \opcode of type 36
Object: \clk of type 36
Object: \rst_n of type 36
Object: \alu_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_alu_accum4 of type 32
Object: \dataout of type 36
Object: \ain of type 36
Object: \bin of type 36
Object: \opcode of type 36
Object: \clk of type 36
Object: \alu_out of type 36
Object: \work_alu_accum5 of type 32
Object: \dataout of type 36
Object: \ain of type 36
Object: \bin of type 36
Object: \opcode of type 36
Object: \clk of type 36
Object: \rst_n of type 36
Object: \alu_out of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_alu_accum4&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334d0f0] str=&#39;\work_alu_accum4&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:2</a>.0-2.0&gt; [0x334d3d0] str=&#39;\dataout&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:3</a>.0-3.0&gt; [0x334d7e0] str=&#39;\ain&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:3</a>.0-3.0&gt; [0x334d9c0] str=&#39;\bin&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:4</a>.0-4.0&gt; [0x334db80] str=&#39;\opcode&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:5</a>.0-5.0&gt; [0x334dd20] str=&#39;\clk&#39; input port=5
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:7</a>.0-7.0&gt; [0x334dee0] str=&#39;\alu&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334e210] str=&#39;\work_alu_accum4::alu&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:10</a>.0-10.0&gt; [0x334e370] str=&#39;\accum&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334e660] str=&#39;\work_alu_accum4::accum&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:11</a>.0-11.0&gt; [0x334e7c0] str=&#39;\xtend&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334eab0] str=&#39;\work_alu_accum4::xtend&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:6</a>.0-6.0&gt; [0x334ec80] str=&#39;\alu_out&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:6</a>.0-6.0&gt; [0x334ee60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:6</a>.0-6.0&gt; [0x334f280] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:6</a>.0-6.0&gt; [0x334f470] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334d0f0] str=&#39;\work_alu_accum4&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:2</a>.0-2.0&gt; [0x334d3d0] str=&#39;\dataout&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:3</a>.0-3.0&gt; [0x334d7e0] str=&#39;\ain&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:3</a>.0-3.0&gt; [0x334d9c0] str=&#39;\bin&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:4</a>.0-4.0&gt; [0x334db80] str=&#39;\opcode&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:5</a>.0-5.0&gt; [0x334dd20] str=&#39;\clk&#39; input basic_prep port=5 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:7</a>.0-7.0&gt; [0x334dee0] str=&#39;\alu&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334e210] str=&#39;\work_alu_accum4::alu&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:10</a>.0-10.0&gt; [0x334e370] str=&#39;\accum&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334e660] str=&#39;\work_alu_accum4::accum&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:11</a>.0-11.0&gt; [0x334e7c0] str=&#39;\xtend&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334eab0] str=&#39;\work_alu_accum4::xtend&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:6</a>.0-6.0&gt; [0x334ec80] str=&#39;\alu_out&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:6</a>.0-6.0&gt; [0x334ee60] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:6</a>.0-6.0&gt; [0x334f280] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:6</a>.0-6.0&gt; [0x334f470] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum4::accum&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334e490] str=&#39;\work_alu_accum4::accum&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334e490] str=&#39;\work_alu_accum4::accum&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum4::alu&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334e000] str=&#39;\work_alu_accum4::alu&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334e000] str=&#39;\work_alu_accum4::alu&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum4::xtend&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334e8e0] str=&#39;\work_alu_accum4::xtend&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334e8e0] str=&#39;\work_alu_accum4::xtend&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum5&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334f750] str=&#39;\work_alu_accum5&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:15</a>.0-15.0&gt; [0x334f870] str=&#39;\dataout&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:16</a>.0-16.0&gt; [0x334fa50] str=&#39;\ain&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:16</a>.0-16.0&gt; [0x334fbd0] str=&#39;\bin&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:17</a>.0-17.0&gt; [0x334fd70] str=&#39;\opcode&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:18</a>.0-18.0&gt; [0x334ff10] str=&#39;\clk&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:18</a>.0-18.0&gt; [0x33500d0] str=&#39;\rst_n&#39; input port=11
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3350290] str=&#39;\alu&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3350bd0] str=&#39;\work_alu_accum5::alu&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3350d10] str=&#39;\ain&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3350e30] str=&#39;\ain&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351050] str=&#39;\bin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351170] str=&#39;\bin&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351370] str=&#39;\alu_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351490] str=&#39;\alu_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x33516b0] str=&#39;\zero&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x33517d0] str=&#39;\zero&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351a40] str=&#39;\opcode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351b60] str=&#39;\opcode&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:24</a>.0-24.0&gt; [0x3351d60] str=&#39;\accum&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3352050] str=&#39;\work_alu_accum5::accum&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:26</a>.0-26.0&gt; [0x3352190] str=&#39;\xtend&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33544f0] str=&#39;\work_alu_accum5::xtend&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:26</a>.0-26.0&gt; [0x3354650] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:26</a>.0-26.0&gt; [0x3354770] str=&#39;\dataout&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:19</a>.0-19.0&gt; [0x3354a20] str=&#39;\alu_out&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:19</a>.0-19.0&gt; [0x3354c00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:19</a>.0-19.0&gt; [0x3354f00] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:19</a>.0-19.0&gt; [0x33550c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x334f750] str=&#39;\work_alu_accum5&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:15</a>.0-15.0&gt; [0x334f870] str=&#39;\dataout&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:16</a>.0-16.0&gt; [0x334fa50] str=&#39;\ain&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:16</a>.0-16.0&gt; [0x334fbd0] str=&#39;\bin&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:17</a>.0-17.0&gt; [0x334fd70] str=&#39;\opcode&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:18</a>.0-18.0&gt; [0x334ff10] str=&#39;\clk&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:18</a>.0-18.0&gt; [0x33500d0] str=&#39;\rst_n&#39; input basic_prep port=11 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3350290] str=&#39;\alu&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3350bd0] str=&#39;\work_alu_accum5::alu&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3350d10] str=&#39;\ain&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3350e30 -&gt; 0x334fa50] str=&#39;\ain&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351050] str=&#39;\bin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351170 -&gt; 0x334fbd0] str=&#39;\bin&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351370] str=&#39;\alu_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351490 -&gt; 0x3354a20] str=&#39;\alu_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x33516b0] str=&#39;\zero&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x33517d0 -&gt; 0x3360ec0] str=&#39;\zero&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351a40] str=&#39;\opcode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>.0-22.0&gt; [0x3351b60 -&gt; 0x334fd70] str=&#39;\opcode&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:24</a>.0-24.0&gt; [0x3351d60] str=&#39;\accum&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3352050] str=&#39;\work_alu_accum5::accum&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:26</a>.0-26.0&gt; [0x3352190] str=&#39;\xtend&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33544f0] str=&#39;\work_alu_accum5::xtend&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:26</a>.0-26.0&gt; [0x3354650] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:26</a>.0-26.0&gt; [0x3354770 -&gt; 0x334f870] str=&#39;\dataout&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:19</a>.0-19.0&gt; [0x3354a20] str=&#39;\alu_out&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:19</a>.0-19.0&gt; [0x3354c00] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:19</a>.0-19.0&gt; [0x3354f00] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:19</a>.0-19.0&gt; [0x33550c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:0</a>.0-0.0&gt; [0x3360ec0] str=&#39;\zero&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:22</a>: Warning: Identifier `\zero&#39; is implicitly declared.
Generating RTLIL representation for module `\work_alu_accum5::accum&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3351e80] str=&#39;\work_alu_accum5::accum&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3351e80] str=&#39;\work_alu_accum5::accum&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum5::alu&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33503b0] str=&#39;\work_alu_accum5::alu&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33504f0] str=&#39;\ain&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3350630] str=&#39;\bin&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3350770] str=&#39;\alu_out&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3350890] str=&#39;\zero&#39; port=15
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33509b0] str=&#39;\opcode&#39; port=16
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33503b0] str=&#39;\work_alu_accum5::alu&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33504f0] str=&#39;\ain&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3350630] str=&#39;\bin&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3350770] str=&#39;\alu_out&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3350890] str=&#39;\zero&#39; basic_prep port=15 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33509b0] str=&#39;\opcode&#39; basic_prep port=16 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum5::xtend&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33522b0] str=&#39;\work_alu_accum5::xtend&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33543d0] str=&#39;\dout&#39; port=17
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33522b0] str=&#39;\work_alu_accum5::xtend&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33543d0] str=&#39;\dout&#39; basic_prep port=17 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_alu_accum4
Generating RTLIL representation for module `\work_alu_accum4&#39;.

2.2. Analyzing design hierarchy..
Top module:  \work_alu_accum4

2.3. Analyzing design hierarchy..
Top module:  \work_alu_accum4
Removing unused module `\work_alu_accum5::alu&#39;.
Removing unused module `\work_alu_accum5&#39;.
Removing unused module `\work_alu_accum5::xtend&#39;.
Removed 3 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_alu_accum4..
Warning: Wire work_alu_accum4.\dataout is used but has no driver.
found and reported 1 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_alu_accum4 ===

   Number of wires:                  6
   Number of wire bits:             13
   Number of public wires:           6
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     work_alu_accum4::accum          1
     work_alu_accum4::alu            1
     work_alu_accum4::xtend          1

8. Executing CHECK pass (checking for obvious problems).
checking module work_alu_accum4..
Warning: Wire work_alu_accum4.\dataout is used but has no driver.
found and reported 1 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_alu_accum4&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;interfaces_replaced_in_module&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;dataout&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;ain&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;bin&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;opcode&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        }
      },
      &#34;cells&#34;: {
        &#34;accum&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_alu_accum4::accum&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:10</a>.0-10.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        },
        &#34;alu&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_alu_accum4::alu&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        },
        &#34;xtend&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_alu_accum4::xtend&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;is_interface&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:11</a>.0-11.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;ain&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;alu_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;bin&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:5</a>.0-5.0&#34;
          }
        },
        &#34;dataout&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;opcode&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:4</a>.0-4.0&#34;
          }
        }
      }
    },
    &#34;work_alu_accum4::accum&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_alu_accum4::alu&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_alu_accum4::xtend&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_alu_accum5::accum&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_alu_accum4&#39;.

(* top =  1  *)
(* interfaces_replaced_in_module =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_alu_accum4(dataout, ain, bin, opcode, clk);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:3</a>.0-3.0&#34; *)
  input ain;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:6</a>.0-6.0&#34; *)
  wire [7:0] alu_out;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:3</a>.0-3.0&#34; *)
  input bin;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:5</a>.0-5.0&#34; *)
  input clk;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:2</a>.0-2.0&#34; *)
  output dataout;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:4</a>.0-4.0&#34; *)
  input opcode;
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:10</a>.0-10.0&#34; *)
  \work_alu_accum4::accum  accum (
  );
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:7</a>.0-7.0&#34; *)
  \work_alu_accum4::alu  alu (
  );
  (* is_interface = 32&#39;d1 *)
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p714.sv:11</a>.0-11.0&#34; *)
  \work_alu_accum4::xtend  xtend (
  );
endmodule

Warnings: 2 unique messages, 3 total
End of script. Logfile hash: 1d24571cf9, CPU: user 0.02s system 0.00s, MEM: 12.67 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 66% 2x read_uhdm (0 sec), 33% 1x hierarchy (0 sec), ...

</pre>
</body>