Classic Timing Analyzer report for lcd-driver
Tue Jul 02 23:54:12 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLOCK_50'
  6. Clock Setup: 'KEY0'
  7. Clock Hold: 'CLOCK_50'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                                     ; To                                                                                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 7.692 ns                                       ; SW[4]                                                                                                                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.953 ns                                      ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                         ; LCD_DATA[2]                                                                                                               ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.679 ns                                       ; SW[0]                                                                                                                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 24.06 MHz ( period = 41.568 ns )               ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                              ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Setup: 'KEY0'          ; N/A                                      ; None          ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg7 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a7~porta_memory_reg0  ; KEY0       ; KEY0     ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Reset_Delay:r0|oRESET                                                                                                    ; LCD_Display:u1|LCD_E                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 22           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                                          ;                                                                                                                           ;            ;          ; 22           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; KEY0            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                      ; To                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 24.06 MHz ( period = 41.568 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.437 ns               ;
; N/A                                     ; 24.06 MHz ( period = 41.560 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.433 ns               ;
; N/A                                     ; 24.07 MHz ( period = 41.540 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.423 ns               ;
; N/A                                     ; 24.07 MHz ( period = 41.538 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.595 ns               ;
; N/A                                     ; 24.07 MHz ( period = 41.538 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.595 ns               ;
; N/A                                     ; 24.07 MHz ( period = 41.538 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.422 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.536 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.594 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.536 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.594 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.534 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.593 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.494 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.399 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.486 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.395 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.466 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.385 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.464 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.557 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.464 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.557 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.464 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.384 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.462 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.556 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.462 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.556 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.460 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.555 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.288 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.297 ns               ;
; N/A                                     ; 24.22 MHz ( period = 41.280 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.293 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.260 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.283 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.258 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.455 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.258 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.455 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.258 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.282 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.256 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.454 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.256 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.454 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.254 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.453 ns               ;
; N/A                                     ; 24.38 MHz ( period = 41.012 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.136 ns               ;
; N/A                                     ; 24.38 MHz ( period = 41.012 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.136 ns               ;
; N/A                                     ; 24.43 MHz ( period = 40.938 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.098 ns               ;
; N/A                                     ; 24.43 MHz ( period = 40.938 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.098 ns               ;
; N/A                                     ; 24.46 MHz ( period = 40.888 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.075 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.870 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.066 ns               ;
; N/A                                     ; 24.50 MHz ( period = 40.814 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.037 ns               ;
; N/A                                     ; 24.51 MHz ( period = 40.796 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.028 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.752 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.007 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.748 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 16.005 ns               ;
; N/A                                     ; 24.55 MHz ( period = 40.732 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.996 ns               ;
; N/A                                     ; 24.55 MHz ( period = 40.732 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.996 ns               ;
; N/A                                     ; 24.58 MHz ( period = 40.678 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.969 ns               ;
; N/A                                     ; 24.59 MHz ( period = 40.674 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.967 ns               ;
; N/A                                     ; 24.63 MHz ( period = 40.608 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.935 ns               ;
; N/A                                     ; 24.64 MHz ( period = 40.590 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.926 ns               ;
; N/A                                     ; 24.71 MHz ( period = 40.472 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.867 ns               ;
; N/A                                     ; 24.71 MHz ( period = 40.468 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.865 ns               ;
; N/A                                     ; 24.95 MHz ( period = 40.074 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.668 ns               ;
; N/A                                     ; 25.00 MHz ( period = 40.000 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.630 ns               ;
; N/A                                     ; 25.00 MHz ( period = 39.998 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.629 ns               ;
; N/A                                     ; 25.05 MHz ( period = 39.924 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.591 ns               ;
; N/A                                     ; 25.13 MHz ( period = 39.794 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.528 ns               ;
; N/A                                     ; 25.16 MHz ( period = 39.744 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.393 ns               ;
; N/A                                     ; 25.17 MHz ( period = 39.736 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.389 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.718 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.489 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.716 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.379 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.714 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.551 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.714 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.551 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.714 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.378 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.712 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.550 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.712 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.550 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.710 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.549 ns               ;
; N/A                                     ; 25.29 MHz ( period = 39.540 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.401 ns               ;
; N/A                                     ; 25.34 MHz ( period = 39.466 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.363 ns               ;
; N/A                                     ; 25.47 MHz ( period = 39.260 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.261 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.188 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.092 ns               ;
; N/A                                     ; 25.52 MHz ( period = 39.188 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.092 ns               ;
; N/A                                     ; 25.60 MHz ( period = 39.064 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.031 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.022 ns               ;
; N/A                                     ; 25.69 MHz ( period = 38.928 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.963 ns               ;
; N/A                                     ; 25.69 MHz ( period = 38.924 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.961 ns               ;
; N/A                                     ; 26.14 MHz ( period = 38.250 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.624 ns               ;
; N/A                                     ; 26.20 MHz ( period = 38.174 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.585 ns               ;
; N/A                                     ; 26.51 MHz ( period = 37.716 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.357 ns               ;
; N/A                                     ; 28.47 MHz ( period = 35.122 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 13.234 ns               ;
; N/A                                     ; 28.48 MHz ( period = 35.114 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 13.230 ns               ;
; N/A                                     ; 28.49 MHz ( period = 35.094 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 13.220 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.092 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.392 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.092 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.392 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.092 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 13.219 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.090 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.391 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.090 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.391 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.088 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.390 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.566 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.933 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.566 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.933 ns               ;
; N/A                                     ; 29.03 MHz ( period = 34.442 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.872 ns               ;
; N/A                                     ; 29.05 MHz ( period = 34.424 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.863 ns               ;
; N/A                                     ; 29.15 MHz ( period = 34.306 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.804 ns               ;
; N/A                                     ; 29.15 MHz ( period = 34.302 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.802 ns               ;
; N/A                                     ; 29.74 MHz ( period = 33.628 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.465 ns               ;
; N/A                                     ; 29.80 MHz ( period = 33.552 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.426 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.094 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.198 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.100 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.728 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.092 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.724 ns               ;
; N/A                                     ; 33.25 MHz ( period = 30.072 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.714 ns               ;
; N/A                                     ; 33.26 MHz ( period = 30.070 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.886 ns                ;
; N/A                                     ; 33.26 MHz ( period = 30.070 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.886 ns                ;
; N/A                                     ; 33.26 MHz ( period = 30.070 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.713 ns               ;
; N/A                                     ; 33.26 MHz ( period = 30.068 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.885 ns                ;
; N/A                                     ; 33.26 MHz ( period = 30.068 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.885 ns                ;
; N/A                                     ; 33.26 MHz ( period = 30.066 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.884 ns                ;
; N/A                                     ; 33.85 MHz ( period = 29.544 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.427 ns               ;
; N/A                                     ; 33.85 MHz ( period = 29.544 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.427 ns               ;
; N/A                                     ; 33.99 MHz ( period = 29.420 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.366 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.402 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.357 ns               ;
; N/A                                     ; 34.15 MHz ( period = 29.284 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.298 ns               ;
; N/A                                     ; 34.15 MHz ( period = 29.280 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.296 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.606 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.959 ns                ;
; N/A                                     ; 35.05 MHz ( period = 28.530 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.920 ns                ;
; N/A                                     ; 35.62 MHz ( period = 28.072 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.692 ns                ;
; N/A                                     ; 40.30 MHz ( period = 24.812 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.066 ns                ;
; N/A                                     ; 40.32 MHz ( period = 24.804 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 40.35 MHz ( period = 24.784 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.052 ns                ;
; N/A                                     ; 40.35 MHz ( period = 24.782 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.224 ns                ;
; N/A                                     ; 40.35 MHz ( period = 24.782 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.224 ns                ;
; N/A                                     ; 40.35 MHz ( period = 24.782 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.051 ns                ;
; N/A                                     ; 40.36 MHz ( period = 24.780 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.223 ns                ;
; N/A                                     ; 40.36 MHz ( period = 24.780 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.223 ns                ;
; N/A                                     ; 40.36 MHz ( period = 24.778 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 41.23 MHz ( period = 24.256 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.765 ns                ;
; N/A                                     ; 41.23 MHz ( period = 24.256 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.765 ns                ;
; N/A                                     ; 41.44 MHz ( period = 24.132 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.704 ns                ;
; N/A                                     ; 41.47 MHz ( period = 24.114 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.695 ns                ;
; N/A                                     ; 41.67 MHz ( period = 23.996 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.992 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.634 ns                ;
; N/A                                     ; 42.89 MHz ( period = 23.318 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.297 ns                ;
; N/A                                     ; 43.03 MHz ( period = 23.242 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 43.89 MHz ( period = 22.784 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 51.90 MHz ( period = 19.266 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.172 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.258 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.168 ns                ;
; N/A                                     ; 51.98 MHz ( period = 19.238 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.158 ns                ;
; N/A                                     ; 51.99 MHz ( period = 19.236 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; 51.99 MHz ( period = 19.236 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; 51.99 MHz ( period = 19.236 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 51.99 MHz ( period = 19.234 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.329 ns                ;
; N/A                                     ; 51.99 MHz ( period = 19.234 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.329 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.328 ns                ;
; N/A                                     ; 54.21 MHz ( period = 18.446 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.740 ns                ;
; N/A                                     ; 56.51 MHz ( period = 17.696 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; 57.06 MHz ( period = 17.524 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.279 ns                ;
; N/A                                     ; 60.68 MHz ( period = 16.480 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 61.99 MHz ( period = 16.132 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 65.03 MHz ( period = 15.378 ns )                    ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 112.52 MHz ( period = 8.887 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.643 ns                ;
; N/A                                     ; 112.52 MHz ( period = 8.887 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.643 ns                ;
; N/A                                     ; 112.52 MHz ( period = 8.887 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.643 ns                ;
; N/A                                     ; 112.52 MHz ( period = 8.887 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.643 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.639 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.639 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.639 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.639 ns                ;
; N/A                                     ; 112.70 MHz ( period = 8.873 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.629 ns                ;
; N/A                                     ; 112.70 MHz ( period = 8.873 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.629 ns                ;
; N/A                                     ; 112.70 MHz ( period = 8.873 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.629 ns                ;
; N/A                                     ; 112.70 MHz ( period = 8.873 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.629 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.801 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.801 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.801 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.801 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.801 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.801 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.801 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.801 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.628 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.628 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.628 ns                ;
; N/A                                     ; 112.71 MHz ( period = 8.872 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.628 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 112.73 MHz ( period = 8.871 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 112.74 MHz ( period = 8.870 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.799 ns                ;
; N/A                                     ; 112.74 MHz ( period = 8.870 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.799 ns                ;
; N/A                                     ; 112.74 MHz ( period = 8.870 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.799 ns                ;
; N/A                                     ; 112.74 MHz ( period = 8.870 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.799 ns                ;
; N/A                                     ; 115.75 MHz ( period = 8.639 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 115.75 MHz ( period = 8.639 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 115.75 MHz ( period = 8.639 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 115.75 MHz ( period = 8.639 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 115.75 MHz ( period = 8.639 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 115.75 MHz ( period = 8.639 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 115.75 MHz ( period = 8.639 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 115.75 MHz ( period = 8.639 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 117.97 MHz ( period = 8.477 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.211 ns                ;
; N/A                                     ; 117.97 MHz ( period = 8.477 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.211 ns                ;
; N/A                                     ; 117.97 MHz ( period = 8.477 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.211 ns                ;
; N/A                                     ; 117.97 MHz ( period = 8.477 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.211 ns                ;
; N/A                                     ; 123.43 MHz ( period = 8.102 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.835 ns                ;
; N/A                                     ; 123.43 MHz ( period = 8.102 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.835 ns                ;
; N/A                                     ; 123.43 MHz ( period = 8.102 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.835 ns                ;
; N/A                                     ; 123.43 MHz ( period = 8.102 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.835 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.688 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.688 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.688 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.688 ns                ;
; N/A                                     ; 127.06 MHz ( period = 7.870 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.483 ns                ;
; N/A                                     ; 127.13 MHz ( period = 7.866 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.479 ns                ;
; N/A                                     ; 127.29 MHz ( period = 7.856 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.469 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                           ;                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY0'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                     ; To                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0  ; KEY0       ; KEY0     ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg1 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a1~porta_memory_reg0  ; KEY0       ; KEY0     ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg2 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a2~porta_memory_reg0  ; KEY0       ; KEY0     ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg3 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a3~porta_memory_reg0  ; KEY0       ; KEY0     ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg4 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a4~porta_memory_reg0  ; KEY0       ; KEY0     ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg5 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a5~porta_memory_reg0  ; KEY0       ; KEY0     ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg6 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a6~porta_memory_reg0  ; KEY0       ; KEY0     ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg7 ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a7~porta_memory_reg0  ; KEY0       ; KEY0     ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                             ; KEY0       ; KEY0     ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                             ; KEY0       ; KEY0     ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                             ; KEY0       ; KEY0     ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                            ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_address_reg3 ; KEY0       ; KEY0     ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                            ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_address_reg0 ; KEY0       ; KEY0     ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                            ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_address_reg1 ; KEY0       ; KEY0     ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                            ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_address_reg2 ; KEY0       ; KEY0     ; None                        ; None                      ; 0.716 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                             ; KEY0       ; KEY0     ; None                        ; None                      ; 0.556 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                             ; KEY0       ; KEY0     ; None                        ; None                      ; 0.554 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                             ; KEY0       ; KEY0     ; None                        ; None                      ; 0.550 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[0]                                                                             ; KEY0       ; KEY0     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[1]                                                                             ; KEY0       ; KEY0     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[2]                                                                             ; KEY0       ; KEY0     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                            ; LCD_Display:u1|LCD_display_string:u1|count[3]                                                                             ; KEY0       ; KEY0     ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                  ; To                                                                                                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_E                                                                                                      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.MODE_SET                                                                                      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.DISPLAY_CLEAR                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.DISPLAY_OFF                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.DISPLAY_ON                                                                                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.FUNC_SET                                                                                      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.LINE2                                                                                         ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[7]                                                                                          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.RESET2                                                                                        ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.RESET3                                                                                        ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_RS                                                                                                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.383 ns                 ;
+------------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                               ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                                                        ; To Clock ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 7.692 ns   ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 7.688 ns   ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 7.678 ns   ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 7.677 ns   ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.677 ns   ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.677 ns   ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 7.676 ns   ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.676 ns   ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.675 ns   ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.585 ns   ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 7.581 ns   ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 7.571 ns   ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 7.570 ns   ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.570 ns   ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.570 ns   ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 7.569 ns   ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.569 ns   ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.568 ns   ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 7.307 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 7.307 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 7.289 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 7.289 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 7.282 ns   ; SW[4]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 7.245 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 7.236 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 7.177 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 7.175 ns   ; SW[7]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 6.907 ns   ; SW[4]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 6.880 ns   ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 6.876 ns   ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 6.870 ns   ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 6.866 ns   ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 6.866 ns   ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 6.865 ns   ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.865 ns   ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.865 ns   ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 6.864 ns   ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.864 ns   ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.863 ns   ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.856 ns   ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 6.855 ns   ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.855 ns   ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.855 ns   ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 6.854 ns   ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.854 ns   ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.853 ns   ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.838 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.821 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.800 ns   ; SW[7]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 6.731 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.731 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.693 ns   ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 6.689 ns   ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 6.679 ns   ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 6.678 ns   ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.678 ns   ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.678 ns   ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 6.677 ns   ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.677 ns   ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.676 ns   ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.589 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.580 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.571 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.563 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.563 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.532 ns   ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 6.528 ns   ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 6.521 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.518 ns   ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 6.517 ns   ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.517 ns   ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.517 ns   ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 6.516 ns   ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.516 ns   ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.515 ns   ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.510 ns   ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 6.506 ns   ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 6.501 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.496 ns   ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 6.495 ns   ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.495 ns   ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.495 ns   ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 6.494 ns   ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.494 ns   ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.493 ns   ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 6.492 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.470 ns   ; SW[5]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 6.460 ns   ; SW[6]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 6.450 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.443 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.433 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.415 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.415 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.353 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.344 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.325 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.291 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.291 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.285 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.283 ns   ; SW[3]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 6.229 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.220 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.215 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.215 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.182 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.161 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.153 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.144 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.122 ns   ; SW[1]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 6.100 ns   ; SW[2]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 6.095 ns   ; SW[5]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 6.094 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.085 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 6.085 ns   ; SW[6]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 6.045 ns   ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.946 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.915 ns   ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.908 ns   ; SW[3]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 5.827 ns   ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.822 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.747 ns   ; SW[1]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 5.746 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.725 ns   ; SW[2]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 5.679 ns   ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.555 ns   ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.479 ns   ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 5.344 ns   ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A   ; None         ; 5.340 ns   ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A   ; None         ; 5.330 ns   ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A   ; None         ; 5.329 ns   ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.329 ns   ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.329 ns   ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A   ; None         ; 5.328 ns   ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.328 ns   ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 5.327 ns   ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A   ; None         ; 4.934 ns   ; SW[0]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A   ; None         ; 4.559 ns   ; SW[0]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A   ; None         ; 4.473 ns   ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 4.160 ns   ; SW[14] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY0     ;
; N/A   ; None         ; 4.060 ns   ; SW[11] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY0     ;
; N/A   ; None         ; 4.049 ns   ; SW[17] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY0     ;
; N/A   ; None         ; 4.035 ns   ; SW[16] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY0     ;
; N/A   ; None         ; 3.951 ns   ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 3.821 ns   ; SW[13] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY0     ;
; N/A   ; None         ; 3.815 ns   ; SW[12] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY0     ;
; N/A   ; None         ; 3.805 ns   ; SW[15] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY0     ;
; N/A   ; None         ; 3.777 ns   ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 3.774 ns   ; SW[10] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY0     ;
; N/A   ; None         ; 3.400 ns   ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; 2.517 ns   ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[7]                                                                                          ; CLOCK_50 ;
; N/A   ; None         ; -0.561 ns  ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -0.781 ns  ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -0.851 ns  ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -0.893 ns  ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -0.973 ns  ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -1.051 ns  ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -1.082 ns  ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; CLOCK_50 ;
; N/A   ; None         ; -1.179 ns  ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; CLOCK_50 ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------+
; tco                                                                                             ;
+-------+--------------+------------+----------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                             ; To          ; From Clock ;
+-------+--------------+------------+----------------------------------+-------------+------------+
; N/A   ; None         ; 13.953 ns  ; LCD_Display:u1|DATA_BUS_VALUE[2] ; LCD_DATA[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.607 ns  ; LCD_Display:u1|DATA_BUS_VALUE[7] ; LCD_DATA[7] ; CLOCK_50   ;
; N/A   ; None         ; 13.586 ns  ; LCD_Display:u1|DATA_BUS_VALUE[1] ; LCD_DATA[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.262 ns  ; LCD_Display:u1|DATA_BUS_VALUE[0] ; LCD_DATA[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.753 ns  ; LCD_Display:u1|LCD_E             ; LCD_EN      ; CLOCK_50   ;
; N/A   ; None         ; 12.526 ns  ; LCD_Display:u1|DATA_BUS_VALUE[3] ; LCD_DATA[3] ; CLOCK_50   ;
; N/A   ; None         ; 12.488 ns  ; LCD_Display:u1|DATA_BUS_VALUE[6] ; LCD_DATA[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.827 ns  ; LCD_Display:u1|DATA_BUS_VALUE[5] ; LCD_DATA[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.430 ns  ; LCD_Display:u1|LCD_RS            ; LCD_RS      ; CLOCK_50   ;
; N/A   ; None         ; 11.324 ns  ; LCD_Display:u1|DATA_BUS_VALUE[4] ; LCD_DATA[4] ; CLOCK_50   ;
+-------+--------------+------------+----------------------------------+-------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                      ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                                                        ; To Clock ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 2.679 ns  ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|dec[0]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 2.567 ns  ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|dec[5]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 2.539 ns  ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|dec[3]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 2.491 ns  ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|dec[4]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 2.451 ns  ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|dec[1]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 2.327 ns  ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|dec[2]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 2.124 ns  ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|dec[7]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; 1.899 ns  ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|dec[6]                                                                               ; CLOCK_50 ;
; N/A           ; None        ; -2.287 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[7]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -2.883 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.170 ns ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.336 ns ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.505 ns ; SW[10] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY0     ;
; N/A           ; None        ; -3.536 ns ; SW[15] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY0     ;
; N/A           ; None        ; -3.546 ns ; SW[12] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY0     ;
; N/A           ; None        ; -3.552 ns ; SW[13] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY0     ;
; N/A           ; None        ; -3.721 ns ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -3.766 ns ; SW[16] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY0     ;
; N/A           ; None        ; -3.780 ns ; SW[17] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY0     ;
; N/A           ; None        ; -3.791 ns ; SW[11] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY0     ;
; N/A           ; None        ; -3.891 ns ; SW[14] ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY0     ;
; N/A           ; None        ; -4.124 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.140 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.207 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.243 ns ; SW[0]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.329 ns ; SW[0]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -4.363 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.393 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.397 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.432 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.474 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.482 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.544 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.597 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.622 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.660 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.661 ns ; SW[1]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -4.699 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.704 ns ; SW[0]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -4.707 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.737 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.769 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -4.900 ns ; SW[7]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -4.914 ns ; SW[5]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -5.036 ns ; SW[1]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -5.051 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.060 ns ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -5.061 ns ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -5.071 ns ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -5.075 ns ; SW[0]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -5.097 ns ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.098 ns ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.098 ns ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.099 ns ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.099 ns ; SW[0]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.117 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.129 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.129 ns ; SW[1]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.209 ns ; SW[4]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -5.254 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.275 ns ; SW[7]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -5.283 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.289 ns ; SW[5]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -5.325 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.392 ns ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -5.393 ns ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -5.403 ns ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -5.407 ns ; SW[1]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -5.411 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.429 ns ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.430 ns ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.430 ns ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.431 ns ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.431 ns ; SW[1]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.447 ns ; SW[6]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -5.447 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.449 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[0]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.451 ns ; SW[5]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.495 ns ; SW[2]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -5.532 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.584 ns ; SW[4]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -5.592 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.594 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.631 ns ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -5.632 ns ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -5.642 ns ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -5.645 ns ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -5.646 ns ; SW[7]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -5.646 ns ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -5.656 ns ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -5.660 ns ; SW[5]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -5.668 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.668 ns ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.669 ns ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.669 ns ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.670 ns ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.670 ns ; SW[7]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.676 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.676 ns ; SW[7]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.678 ns ; SW[3]  ; LCD_Display:u1|next_command.RETURN_HOME                                                                                   ; CLOCK_50 ;
; N/A           ; None        ; -5.682 ns ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.683 ns ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.683 ns ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.684 ns ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.684 ns ; SW[5]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.716 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.721 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.815 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[6]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.822 ns ; SW[6]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -5.867 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.870 ns ; SW[2]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -5.940 ns ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -5.941 ns ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -5.951 ns ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -5.955 ns ; SW[4]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -5.977 ns ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.978 ns ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.978 ns ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.979 ns ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.979 ns ; SW[4]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -5.985 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[2]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -5.991 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[1]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -6.053 ns ; SW[3]  ; LCD_Display:u1|next_command.Print_String                                                                                  ; CLOCK_50 ;
; N/A           ; None        ; -6.061 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -6.061 ns ; SW[2]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -6.152 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[3]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -6.178 ns ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -6.179 ns ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -6.185 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -6.185 ns ; SW[3]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -6.189 ns ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -6.193 ns ; SW[6]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -6.215 ns ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.216 ns ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.216 ns ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.217 ns ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.217 ns ; SW[6]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.226 ns ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -6.227 ns ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -6.237 ns ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -6.241 ns ; SW[2]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -6.263 ns ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.264 ns ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.264 ns ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.265 ns ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.265 ns ; SW[2]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.409 ns ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50 ;
; N/A           ; None        ; -6.410 ns ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50 ;
; N/A           ; None        ; -6.420 ns ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50 ;
; N/A           ; None        ; -6.421 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[4]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -6.421 ns ; SW[6]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
; N/A           ; None        ; -6.424 ns ; SW[3]  ; LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50 ;
; N/A           ; None        ; -6.446 ns ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[4]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.447 ns ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[0]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.447 ns ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[2]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.448 ns ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[1]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -6.448 ns ; SW[3]  ; LCD_Display:u1|CHAR_COUNT[3]                                                                                              ; CLOCK_50 ;
; N/A           ; None        ; -7.059 ns ; SW[4]  ; LCD_Display:u1|DATA_BUS_VALUE[5]                                                                                          ; CLOCK_50 ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Tue Jul 02 23:54:11 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcd-driver -c lcd-driver --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[5]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[2]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[0]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[3]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[7]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[1]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[6]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|dec[4]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
    Info: Assuming node "KEY0" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[3]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[2]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[1]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[0]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CLK_400HZ" as buffer
    Info: Detected gated clock "LCD_Display:u1|LCD_display_string:u1|WideOr0~25" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[4]" as buffer
    Info: Detected gated clock "LCD_Display:u1|LCD_display_string:u1|WideOr0~26" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 24.06 MHz between source register "LCD_Display:u1|LCD_display_string:u1|dec[5]" and destination memory "LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0" (period= 41.568 ns)
    Info: + Longest register to memory delay is 16.437 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X52_Y23_N22; Fanout = 11; REG Node = 'LCD_Display:u1|LCD_display_string:u1|dec[5]'
        Info: 2: + IC(0.270 ns) + CELL(0.393 ns) = 0.663 ns; Loc. = LCCOMB_X52_Y23_N24; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.734 ns; Loc. = LCCOMB_X52_Y23_N26; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.805 ns; Loc. = LCCOMB_X52_Y23_N28; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.215 ns; Loc. = LCCOMB_X52_Y23_N30; Fanout = 10; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16'
        Info: 6: + IC(0.452 ns) + CELL(0.150 ns) = 1.817 ns; Loc. = LCCOMB_X51_Y23_N20; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48'
        Info: 7: + IC(0.444 ns) + CELL(0.414 ns) = 2.675 ns; Loc. = LCCOMB_X52_Y23_N12; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.834 ns; Loc. = LCCOMB_X52_Y23_N14; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.905 ns; Loc. = LCCOMB_X52_Y23_N16; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.315 ns; Loc. = LCCOMB_X52_Y23_N18; Fanout = 10; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20'
        Info: 11: + IC(0.712 ns) + CELL(0.150 ns) = 4.177 ns; Loc. = LCCOMB_X50_Y23_N4; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39'
        Info: 12: + IC(0.463 ns) + CELL(0.414 ns) = 5.054 ns; Loc. = LCCOMB_X50_Y23_N18; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.125 ns; Loc. = LCCOMB_X50_Y23_N20; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.196 ns; Loc. = LCCOMB_X50_Y23_N22; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.267 ns; Loc. = LCCOMB_X50_Y23_N24; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 5.677 ns; Loc. = LCCOMB_X50_Y23_N26; Fanout = 10; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20'
        Info: 17: + IC(0.746 ns) + CELL(0.271 ns) = 6.694 ns; Loc. = LCCOMB_X51_Y21_N10; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24'
        Info: 18: + IC(0.730 ns) + CELL(0.393 ns) = 7.817 ns; Loc. = LCCOMB_X50_Y23_N6; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.888 ns; Loc. = LCCOMB_X50_Y23_N8; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.959 ns; Loc. = LCCOMB_X50_Y23_N10; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.030 ns; Loc. = LCCOMB_X50_Y23_N12; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19'
        Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 8.440 ns; Loc. = LCCOMB_X50_Y23_N14; Fanout = 8; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20'
        Info: 23: + IC(0.977 ns) + CELL(0.150 ns) = 9.567 ns; Loc. = LCCOMB_X53_Y22_N10; Fanout = 3; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13'
        Info: 24: + IC(0.660 ns) + CELL(0.393 ns) = 10.620 ns; Loc. = LCCOMB_X51_Y22_N10; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 10.691 ns; Loc. = LCCOMB_X51_Y22_N12; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17'
        Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 10.850 ns; Loc. = LCCOMB_X51_Y22_N14; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19'
        Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 11.260 ns; Loc. = LCCOMB_X51_Y22_N16; Fanout = 4; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20'
        Info: 28: + IC(0.280 ns) + CELL(0.275 ns) = 11.815 ns; Loc. = LCCOMB_X51_Y22_N22; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux4~185'
        Info: 29: + IC(0.718 ns) + CELL(0.271 ns) = 12.804 ns; Loc. = LCCOMB_X52_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux4~186'
        Info: 30: + IC(0.247 ns) + CELL(0.150 ns) = 13.201 ns; Loc. = LCCOMB_X52_Y21_N20; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux4~187'
        Info: 31: + IC(0.257 ns) + CELL(0.275 ns) = 13.733 ns; Loc. = LCCOMB_X52_Y21_N14; Fanout = 4; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux4~188'
        Info: 32: + IC(0.262 ns) + CELL(0.275 ns) = 14.270 ns; Loc. = LCCOMB_X52_Y21_N0; Fanout = 1; COMB Node = 'LCD_Display:u1|Equal1~69'
        Info: 33: + IC(0.247 ns) + CELL(0.150 ns) = 14.667 ns; Loc. = LCCOMB_X52_Y21_N10; Fanout = 2; COMB Node = 'LCD_Display:u1|Equal1~70'
        Info: 34: + IC(0.265 ns) + CELL(0.150 ns) = 15.082 ns; Loc. = LCCOMB_X52_Y21_N12; Fanout = 6; COMB Node = 'LCD_Display:u1|Add2~127'
        Info: 35: + IC(0.278 ns) + CELL(0.150 ns) = 15.510 ns; Loc. = LCCOMB_X52_Y21_N6; Fanout = 2; COMB Node = 'LCD_Display:u1|Selector24~10'
        Info: 36: + IC(0.785 ns) + CELL(0.142 ns) = 16.437 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 7.644 ns ( 46.50 % )
        Info: Total interconnect delay = 8.793 ns ( 53.50 % )
    Info: - Smallest clock skew is -4.312 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination memory is 5.568 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
            Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.133 ns) + CELL(0.689 ns) = 5.568 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 2.435 ns ( 43.73 % )
            Info: Total interconnect delay = 3.133 ns ( 56.27 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 9.880 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
            Info: 3: + IC(1.540 ns) + CELL(0.787 ns) = 4.920 ns; Loc. = LCFF_X52_Y21_N5; Fanout = 21; REG Node = 'LCD_Display:u1|CHAR_COUNT[2]'
            Info: 4: + IC(0.777 ns) + CELL(0.275 ns) = 5.972 ns; Loc. = LCCOMB_X51_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~25'
            Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 6.366 ns; Loc. = LCCOMB_X51_Y21_N12; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26'
            Info: 6: + IC(1.817 ns) + CELL(0.000 ns) = 8.183 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl'
            Info: 7: + IC(1.547 ns) + CELL(0.150 ns) = 9.880 ns; Loc. = LCCOMB_X52_Y23_N22; Fanout = 11; REG Node = 'LCD_Display:u1|LCD_display_string:u1|dec[5]'
            Info: Total cell delay = 3.108 ns ( 31.46 % )
            Info: Total interconnect delay = 6.772 ns ( 68.54 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.035 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "KEY0" Internal fmax is restricted to 210.08 MHz between source memory "LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y21; Fanout = 1; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X55_Y21; Fanout = 0; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "KEY0" to destination memory is 2.901 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 1; CLK Node = 'KEY0'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'KEY0~clkctrl'
                Info: 3: + IC(1.163 ns) + CELL(0.635 ns) = 2.901 ns; Loc. = M4K_X55_Y21; Fanout = 0; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.624 ns ( 55.98 % )
                Info: Total interconnect delay = 1.277 ns ( 44.02 % )
            Info: - Longest clock path from clock "KEY0" to source memory is 2.926 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 1; CLK Node = 'KEY0'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'KEY0~clkctrl'
                Info: 3: + IC(1.163 ns) + CELL(0.660 ns) = 2.926 ns; Loc. = M4K_X55_Y21; Fanout = 1; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.649 ns ( 56.36 % )
                Info: Total interconnect delay = 1.277 ns ( 43.64 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Reset_Delay:r0|oRESET" and destination pin or register "LCD_Display:u1|LCD_E" for clock "CLOCK_50" (Hold time is 704 ps)
    Info: + Largest clock skew is 2.667 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 5.470 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
            Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.187 ns) + CELL(0.537 ns) = 5.470 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 2; REG Node = 'LCD_Display:u1|LCD_E'
            Info: Total cell delay = 2.283 ns ( 41.74 % )
            Info: Total interconnect delay = 3.187 ns ( 58.26 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.803 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 41; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.195 ns) + CELL(0.537 ns) = 2.803 ns; Loc. = LCFF_X49_Y9_N29; Fanout = 29; REG Node = 'Reset_Delay:r0|oRESET'
            Info: Total cell delay = 1.496 ns ( 53.37 % )
            Info: Total interconnect delay = 1.307 ns ( 46.63 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.979 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y9_N29; Fanout = 29; REG Node = 'Reset_Delay:r0|oRESET'
        Info: 2: + IC(1.479 ns) + CELL(0.416 ns) = 1.895 ns; Loc. = LCCOMB_X50_Y20_N16; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_E~71'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.979 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 2; REG Node = 'LCD_Display:u1|LCD_E'
        Info: Total cell delay = 0.500 ns ( 25.27 % )
        Info: Total interconnect delay = 1.479 ns ( 74.73 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for memory "LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0" (data pin = "SW[4]", clock pin = "CLOCK_50") is 7.692 ns
    Info: + Longest pin to memory delay is 13.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 3; PIN Node = 'SW[4]'
        Info: 2: + IC(6.178 ns) + CELL(0.438 ns) = 7.448 ns; Loc. = LCCOMB_X52_Y20_N26; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~857'
        Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 7.840 ns; Loc. = LCCOMB_X52_Y20_N28; Fanout = 2; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~858'
        Info: 4: + IC(0.744 ns) + CELL(0.436 ns) = 9.020 ns; Loc. = LCCOMB_X53_Y21_N22; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~859'
        Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 9.420 ns; Loc. = LCCOMB_X53_Y21_N0; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~860'
        Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 9.820 ns; Loc. = LCCOMB_X53_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~861'
        Info: 7: + IC(0.242 ns) + CELL(0.150 ns) = 10.212 ns; Loc. = LCCOMB_X53_Y21_N28; Fanout = 6; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux7~862'
        Info: 8: + IC(0.475 ns) + CELL(0.371 ns) = 11.058 ns; Loc. = LCCOMB_X52_Y21_N0; Fanout = 1; COMB Node = 'LCD_Display:u1|Equal1~69'
        Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 11.455 ns; Loc. = LCCOMB_X52_Y21_N10; Fanout = 2; COMB Node = 'LCD_Display:u1|Equal1~70'
        Info: 10: + IC(0.265 ns) + CELL(0.150 ns) = 11.870 ns; Loc. = LCCOMB_X52_Y21_N12; Fanout = 6; COMB Node = 'LCD_Display:u1|Add2~127'
        Info: 11: + IC(0.278 ns) + CELL(0.150 ns) = 12.298 ns; Loc. = LCCOMB_X52_Y21_N6; Fanout = 2; COMB Node = 'LCD_Display:u1|Selector24~10'
        Info: 12: + IC(0.785 ns) + CELL(0.142 ns) = 13.225 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 3.269 ns ( 24.72 % )
        Info: Total interconnect delay = 9.956 ns ( 75.28 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination memory is 5.568 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
        Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.133 ns) + CELL(0.689 ns) = 5.568 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 2.435 ns ( 43.73 % )
        Info: Total interconnect delay = 3.133 ns ( 56.27 % )
Info: tco from clock "CLOCK_50" to destination pin "LCD_DATA[2]" through register "LCD_Display:u1|DATA_BUS_VALUE[2]" is 13.953 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 5.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
        Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.192 ns) + CELL(0.537 ns) = 5.475 ns; Loc. = LCFF_X50_Y21_N15; Fanout = 2; REG Node = 'LCD_Display:u1|DATA_BUS_VALUE[2]'
        Info: Total cell delay = 2.283 ns ( 41.70 % )
        Info: Total interconnect delay = 3.192 ns ( 58.30 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.228 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y21_N15; Fanout = 2; REG Node = 'LCD_Display:u1|DATA_BUS_VALUE[2]'
        Info: 2: + IC(5.566 ns) + CELL(2.662 ns) = 8.228 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'LCD_DATA[2]'
        Info: Total cell delay = 2.662 ns ( 32.35 % )
        Info: Total interconnect delay = 5.566 ns ( 67.65 % )
Info: th for register "LCD_Display:u1|LCD_display_string:u1|dec[0]" (data pin = "SW[0]", clock pin = "CLOCK_50") is 2.679 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 9.994 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
        Info: 3: + IC(1.540 ns) + CELL(0.787 ns) = 4.920 ns; Loc. = LCFF_X52_Y21_N5; Fanout = 21; REG Node = 'LCD_Display:u1|CHAR_COUNT[2]'
        Info: 4: + IC(0.777 ns) + CELL(0.275 ns) = 5.972 ns; Loc. = LCCOMB_X51_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~25'
        Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 6.366 ns; Loc. = LCCOMB_X51_Y21_N12; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26'
        Info: 6: + IC(1.817 ns) + CELL(0.000 ns) = 8.183 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl'
        Info: 7: + IC(1.536 ns) + CELL(0.275 ns) = 9.994 ns; Loc. = LCCOMB_X57_Y21_N24; Fanout = 1; REG Node = 'LCD_Display:u1|LCD_display_string:u1|dec[0]'
        Info: Total cell delay = 3.233 ns ( 32.35 % )
        Info: Total interconnect delay = 6.761 ns ( 67.65 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.315 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 2; PIN Node = 'SW[0]'
        Info: 2: + IC(6.074 ns) + CELL(0.419 ns) = 7.315 ns; Loc. = LCCOMB_X57_Y21_N24; Fanout = 1; REG Node = 'LCD_Display:u1|LCD_display_string:u1|dec[0]'
        Info: Total cell delay = 1.241 ns ( 16.97 % )
        Info: Total interconnect delay = 6.074 ns ( 83.03 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Tue Jul 02 23:54:13 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


