#!/bin/bash -f
#*********************************************************************************************************
# Vivado (TM) v2020.2 (64-bit)
#
# Filename    : design_1.sh
# Simulator   : Synopsys Verilog Compiler Simulator
# Description : Simulation script for compiling, elaborating and verifying the project source files.
#               The script will automatically create the design libraries sub-directories in the run
#               directory, add the library logical mappings in the simulator setup file, create default
#               'do/prj' file, execute compilation, elaboration and simulation steps.
#
# Generated by Vivado on Sun Aug 03 17:04:26 +0800 2025
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
#
# Copyright 1986-2020 Xilinx, Inc. All Rights Reserved. 
#
# usage: design_1.sh [-help]
# usage: design_1.sh [-lib_map_path]
# usage: design_1.sh [-noclean_files]
# usage: design_1.sh [-reset_run]
#
# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the
# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the
# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch
# that points to these libraries and rerun export_simulation. For more information about this switch please
# type 'export_simulation -help' in the Tcl shell.
#
# You can also point to the simulation libraries by either replacing the <SPECIFY_COMPILED_LIB_PATH> in this
# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when
# executing this script. Please type 'design_1.sh -help' for more information.
#
# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#*********************************************************************************************************

# Directory path for design sources and include directories (if any) wrt this path
ref_dir="."

# Override directory with 'export_sim_ref_dir' env path value if set in the shell
if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then
  ref_dir="$export_sim_ref_dir"
fi

# Command line options
vlogan_opts="-full64"
vhdlan_opts="-full64"
vcs_elab_opts="-full64 -debug_pp -t ps -licqueue -l elaborate.log"
vcs_sim_opts="-ucli -licqueue -l simulate.log"

# Design libraries
design_libs=(xilinx_vip xpm microblaze_v11_0_4 xil_defaultlib lib_cdc_v1_0_2 proc_sys_reset_v5_0_13 lmb_v10_v3_0_11 lmb_bram_if_cntlr_v4_0_19 blk_mem_gen_v8_4_4 iomodule_v3_1_6 gtwizard_ultrascale_v1_7_9 xdma_v4_1_8 generic_baseblocks_v2_1_0 axi_infrastructure_v1_1_0 axi_register_slice_v2_1_22 fifo_generator_v13_2_5 axi_data_fifo_v2_1_21 axi_crossbar_v2_1_23 util_vector_logic_v2_0_1 xlconstant_v1_1_7 axi_clock_converter_v2_1_21 axi_protocol_converter_v2_1_22 axi_dwidth_converter_v2_1_22 axi_mmu_v2_1_20)

# Simulation root library directory
sim_lib_dir="vcs_lib"

# Script info
echo -e "design_1.sh - Script generated by export_simulation (Vivado v2020.2 (64-bit)-id)\n"

# Main steps
run()
{
  check_args $# $1
  setup $1 $2
  compile
  elaborate
  simulate
}

# RUN_STEP: <compile>
compile()
{
  # Compile design files
  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xpm $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xpm $vhdlan_opts \
    "D:/Xilinx_2020_2/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work microblaze_v11_0_4 $vhdlan_opts \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/9285/hdl/microblaze_v11_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_0/sim/bd_45eb_microblaze_I_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_cdc_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work proc_sys_reset_v5_0_13 $vhdlan_opts \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/sim/bd_45eb_rst_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lmb_v10_v3_0_11 $vhdlan_opts \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_2/sim/bd_45eb_ilmb_0.vhd" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_3/sim/bd_45eb_dlmb_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lmb_bram_if_cntlr_v4_0_19 $vhdlan_opts \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_4/sim/bd_45eb_dlmb_cntlr_0.vhd" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_5/sim/bd_45eb_ilmb_cntlr_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work blk_mem_gen_v8_4_4 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_6/sim/bd_45eb_lmb_bram_I_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_7/sim/bd_45eb_second_dlmb_cntlr_0.vhd" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_8/sim/bd_45eb_second_ilmb_cntlr_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_9/sim/bd_45eb_second_lmb_bram_I_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work iomodule_v3_1_6 $vhdlan_opts \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/8c53/hdl/iomodule_v3_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_10/sim/bd_45eb_iomodule_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/sim/bd_45eb.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_0/sim/design_1_ddr4_0_0_microblaze_mcs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/design_1_ddr4_0_0_phy_ddr4.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/ip_top/design_1_ddr4_0_0_phy.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_periodic.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_cmd.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_a_upsizer.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_and.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_and.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_or.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_or.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_command_fifo.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_r_upsizer.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_w_upsizer.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_read.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_pi.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_dp_AB9.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4_mem_intfc.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/tb/microblaze_mcs_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work gtwizard_ultrascale_v1_7_9 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_bit_sync.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gthe3_cal_freqcnt.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_reset_sync.v" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/d12e/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip_gt_gtye4_channel_wrapper.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip_gt_gtye4_common_wrapper.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip_gt_gtwizard_top.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip_gt.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gtwizard_top.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_phy_ff_chain.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_phy_pipeline.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_16k_int.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_16k.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_32k.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_4k_int.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_msix.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_rep_int.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_rep.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_tph.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_gt_channel.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_gt_common.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_clk.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_rst.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_rxeq.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_txeq.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync_cell.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_cdr_ctrl_on_eidle.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_receiver_detect_rxterm.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_wrapper.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_init_ctrl.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pl_eq.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_vf_decode.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_phy_top.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_seqnum_fifo.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sys_clk_gen_ps.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xdma_v4_1_8 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/xdma_v4_1_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_bram_wrap.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_bram_wrap_1024.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_bram_wrap_2048.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/sim/design_1_xdma_0_0.sv" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_util_ds_buf_0/util_ds_buf.vhd" \
    "$ref_dir/../../../bd/design_1/ip/design_1_util_ds_buf_0/sim/design_1_util_ds_buf_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work generic_baseblocks_v2_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_register_slice_v2_1_22 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work fifo_generator_v13_2_5 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work fifo_generator_v13_2_5 $vhdlan_opts \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work fifo_generator_v13_2_5 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_data_fifo_v2_1_21 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_crossbar_v2_1_23 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_axi_dma_write_0_0/sim/design_1_axi_dma_write_0_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work util_vector_logic_v2_0_1 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xlconstant_v1_1_7 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_s00_data_fifo_0/sim/design_1_s00_data_fifo_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_clock_converter_v2_1_21 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/1304/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_auto_cc_1/sim/design_1_auto_cc_1.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_protocol_converter_v2_1_22 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_dwidth_converter_v2_1_22 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_auto_us_df_0/sim/design_1_auto_us_df_0.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_mmu_v2_1_20 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/88c9/hdl/axi_mmu_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/cc3e/hdl/verilog" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" +incdir+"$ref_dir/../../../../ov5640_pcie.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" +incdir+"D:/Xilinx_2020_2/Vivado/2020.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_s01_mmu_0/sim/design_1_s01_mmu_0.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_auto_cc_2/sim/design_1_auto_cc_2.v" \
    "$ref_dir/../../../bd/design_1/sim/design_1.v" \
  2>&1 | tee -a vlogan.log


  vlogan -work xil_defaultlib $vlogan_opts +v2k \
    glbl.v \
  2>&1 | tee -a vlogan.log

}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.design_1 xil_defaultlib.glbl -o design_1_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./design_1_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  case $1 in
    "-lib_map_path" )
      if [[ ($2 == "") ]]; then
        echo -e "ERROR: Simulation library directory path not specified (type \"./design_1.sh -help\" for more information)\n"
        exit 1
      fi
      create_lib_mappings $2
    ;;
    "-reset_run" )
      reset_run
      echo -e "INFO: Simulation run files deleted.\n"
      exit 0
    ;;
    "-noclean_files" )
      # do not remove previous data
    ;;
    * )
      create_lib_mappings $2
  esac

  create_lib_dir

  # Add any setup/initialization commands here:-

  # <user specific commands>

}

# Define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($1 == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file

  lib_map_path=""
  if [[ ($1 != "") ]]; then
    lib_map_path="$1"
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# Create design library directory paths
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# Delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key design_1_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log 64 AN.DB csrc design_1_simv.daidir)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done

  create_lib_dir
}

# Check command line arguments
check_args()
{
  if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then
    echo -e "ERROR: Unknown option specified '$2' (type \"./design_1.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($2 == "-help" || $2 == "-h") ]]; then
    usage
  fi
}

# Script usage
usage()
{
  msg="Usage: design_1.sh [-help]\n\
Usage: design_1.sh [-lib_map_path]\n\
Usage: design_1.sh [-reset_run]\n\
Usage: design_1.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\
from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\
-noclean_files switch.\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n"
  echo -e $msg
  exit 1
}

# Launch script
run $1 $2
