--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml ee201_GCD_top.twx ee201_GCD_top.ncd -o ee201_GCD_top.twr
ee201_GCD_top.pcf

Design file:              ee201_GCD_top.ncd
Physical constraint file: ee201_GCD_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 5888 paths analyzed, 905 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.561ns.
--------------------------------------------------------------------------------

Paths for end point ee201_GCD_1/B_0_1 (SLICE_X14Y15.DX), 168 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_GCD_1/B_3 (FF)
  Destination:          ee201_GCD_1/B_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.513ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.342 - 0.355)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_GCD_1/B_3 to ee201_GCD_1/B_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.AQ      Tcko                  0.408   ee201_GCD_1/B<6>
                                                       ee201_GCD_1/B_3
    SLICE_X15Y15.B2      net (fanout=9)        1.163   ee201_GCD_1/B<3>
    SLICE_X15Y15.B       Tilo                  0.259   N154
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o82
    SLICE_X17Y16.A2      net (fanout=9)        0.855   ee201_GCD_1/A[7]_B[7]_equal_7_o81
    SLICE_X17Y16.A       Tilo                  0.259   N118
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o83_2
    SLICE_X12Y18.CX      net (fanout=10)       0.834   ee201_GCD_1/A[7]_B[7]_equal_7_o83_1
    SLICE_X12Y18.CMUX    Tcxc                  0.163   N113
                                                       ee201_GCD_1/state[3]_Bin[7]_select_40_OUT<0>_SW0_SW3
    SLICE_X15Y17.A3      net (fanout=1)        0.665   N113
    SLICE_X15Y17.A       Tilo                  0.259   ee201_GCD_1/B<2>
                                                       ee201_GCD_1/state[3]_Bin[7]_select_40_OUT<0>
    SLICE_X14Y15.DX      net (fanout=1)        0.562   ee201_GCD_1/state[3]_Bin[7]_select_40_OUT<0>
    SLICE_X14Y15.CLK     Tdick                 0.086   ee201_GCD_1/B_0_1
                                                       ee201_GCD_1/B_0_1
    -------------------------------------------------  ---------------------------
    Total                                      5.513ns (1.434ns logic, 4.079ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_GCD_1/B_3 (FF)
  Destination:          ee201_GCD_1/B_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.494ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.342 - 0.355)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_GCD_1/B_3 to ee201_GCD_1/B_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.AQ      Tcko                  0.408   ee201_GCD_1/B<6>
                                                       ee201_GCD_1/B_3
    SLICE_X15Y15.B2      net (fanout=9)        1.163   ee201_GCD_1/B<3>
    SLICE_X15Y15.B       Tilo                  0.259   N154
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o82
    SLICE_X17Y16.A2      net (fanout=9)        0.855   ee201_GCD_1/A[7]_B[7]_equal_7_o81
    SLICE_X17Y16.A       Tilo                  0.259   N118
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o83_2
    SLICE_X12Y17.CX      net (fanout=10)       0.831   ee201_GCD_1/A[7]_B[7]_equal_7_o83_1
    SLICE_X12Y17.CMUX    Tcxc                  0.163   N111
                                                       ee201_GCD_1/state[3]_Bin[7]_select_40_OUT<0>_SW0_SW1
    SLICE_X15Y17.A1      net (fanout=1)        0.649   N111
    SLICE_X15Y17.A       Tilo                  0.259   ee201_GCD_1/B<2>
                                                       ee201_GCD_1/state[3]_Bin[7]_select_40_OUT<0>
    SLICE_X14Y15.DX      net (fanout=1)        0.562   ee201_GCD_1/state[3]_Bin[7]_select_40_OUT<0>
    SLICE_X14Y15.CLK     Tdick                 0.086   ee201_GCD_1/B_0_1
                                                       ee201_GCD_1/B_0_1
    -------------------------------------------------  ---------------------------
    Total                                      5.494ns (1.434ns logic, 4.060ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_GCD_1/A_4 (FF)
  Destination:          ee201_GCD_1/B_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.422ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_GCD_1/A_4 to ee201_GCD_1/B_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.AQ      Tcko                  0.447   ee201_GCD_1/B_0_1
                                                       ee201_GCD_1/A_4
    SLICE_X15Y15.B5      net (fanout=11)       1.033   ee201_GCD_1/A<4>
    SLICE_X15Y15.B       Tilo                  0.259   N154
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o82
    SLICE_X17Y16.A2      net (fanout=9)        0.855   ee201_GCD_1/A[7]_B[7]_equal_7_o81
    SLICE_X17Y16.A       Tilo                  0.259   N118
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o83_2
    SLICE_X12Y18.CX      net (fanout=10)       0.834   ee201_GCD_1/A[7]_B[7]_equal_7_o83_1
    SLICE_X12Y18.CMUX    Tcxc                  0.163   N113
                                                       ee201_GCD_1/state[3]_Bin[7]_select_40_OUT<0>_SW0_SW3
    SLICE_X15Y17.A3      net (fanout=1)        0.665   N113
    SLICE_X15Y17.A       Tilo                  0.259   ee201_GCD_1/B<2>
                                                       ee201_GCD_1/state[3]_Bin[7]_select_40_OUT<0>
    SLICE_X14Y15.DX      net (fanout=1)        0.562   ee201_GCD_1/state[3]_Bin[7]_select_40_OUT<0>
    SLICE_X14Y15.CLK     Tdick                 0.086   ee201_GCD_1/B_0_1
                                                       ee201_GCD_1/B_0_1
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (1.473ns logic, 3.949ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point ee201_GCD_1/i_count_6 (SLICE_X20Y18.D3), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_GCD_1/B_1 (FF)
  Destination:          ee201_GCD_1/i_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.477ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.339 - 0.359)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_GCD_1/B_1 to ee201_GCD_1/i_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.CQ      Tcko                  0.391   ee201_GCD_1/B<2>
                                                       ee201_GCD_1/B_1
    SLICE_X17Y14.B1      net (fanout=8)        0.874   ee201_GCD_1/B<1>
    SLICE_X17Y14.B       Tilo                  0.259   ee201_GCD_1/A[7]_B[7]_equal_7_o8
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o81
    SLICE_X15Y15.A3      net (fanout=9)        1.342   ee201_GCD_1/A[7]_B[7]_equal_7_o8
    SLICE_X15Y15.A       Tilo                  0.259   N154
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o83
    SLICE_X20Y18.C1      net (fanout=23)       1.428   ee201_GCD_1/A[7]_B[7]_equal_7_o
    SLICE_X20Y18.C       Tilo                  0.205   ee201_GCD_1/i_count<6>
                                                       ee201_GCD_1/_n0120<1>4_SW3
    SLICE_X20Y18.D3      net (fanout=1)        0.378   N121
    SLICE_X20Y18.CLK     Tas                   0.341   ee201_GCD_1/i_count<6>
                                                       ee201_GCD_1/_n0120<1>4
                                                       ee201_GCD_1/i_count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.477ns (1.455ns logic, 4.022ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_GCD_1/B_5 (FF)
  Destination:          ee201_GCD_1/i_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.283ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.339 - 0.355)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_GCD_1/B_5 to ee201_GCD_1/i_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.CQ      Tcko                  0.408   ee201_GCD_1/B<6>
                                                       ee201_GCD_1/B_5
    SLICE_X17Y14.B2      net (fanout=9)        0.663   ee201_GCD_1/B<5>
    SLICE_X17Y14.B       Tilo                  0.259   ee201_GCD_1/A[7]_B[7]_equal_7_o8
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o81
    SLICE_X15Y15.A3      net (fanout=9)        1.342   ee201_GCD_1/A[7]_B[7]_equal_7_o8
    SLICE_X15Y15.A       Tilo                  0.259   N154
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o83
    SLICE_X20Y18.C1      net (fanout=23)       1.428   ee201_GCD_1/A[7]_B[7]_equal_7_o
    SLICE_X20Y18.C       Tilo                  0.205   ee201_GCD_1/i_count<6>
                                                       ee201_GCD_1/_n0120<1>4_SW3
    SLICE_X20Y18.D3      net (fanout=1)        0.378   N121
    SLICE_X20Y18.CLK     Tas                   0.341   ee201_GCD_1/i_count<6>
                                                       ee201_GCD_1/_n0120<1>4
                                                       ee201_GCD_1/i_count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (1.472ns logic, 3.811ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_GCD_1/A_5 (FF)
  Destination:          ee201_GCD_1/i_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.339 - 0.361)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_GCD_1/A_5 to ee201_GCD_1/i_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.CQ      Tcko                  0.447   ee201_GCD_1/B_0_1
                                                       ee201_GCD_1/A_5
    SLICE_X17Y14.B4      net (fanout=10)       0.572   ee201_GCD_1/A<5>
    SLICE_X17Y14.B       Tilo                  0.259   ee201_GCD_1/A[7]_B[7]_equal_7_o8
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o81
    SLICE_X15Y15.A3      net (fanout=9)        1.342   ee201_GCD_1/A[7]_B[7]_equal_7_o8
    SLICE_X15Y15.A       Tilo                  0.259   N154
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o83
    SLICE_X20Y18.C1      net (fanout=23)       1.428   ee201_GCD_1/A[7]_B[7]_equal_7_o
    SLICE_X20Y18.C       Tilo                  0.205   ee201_GCD_1/i_count<6>
                                                       ee201_GCD_1/_n0120<1>4_SW3
    SLICE_X20Y18.D3      net (fanout=1)        0.378   N121
    SLICE_X20Y18.CLK     Tas                   0.341   ee201_GCD_1/i_count<6>
                                                       ee201_GCD_1/_n0120<1>4
                                                       ee201_GCD_1/i_count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (1.511ns logic, 3.720ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point ee201_GCD_1/A_6 (SLICE_X14Y15.BX), 148 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_GCD_1/B_1 (FF)
  Destination:          ee201_GCD_1/A_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.342 - 0.359)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_GCD_1/B_1 to ee201_GCD_1/A_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.CQ      Tcko                  0.391   ee201_GCD_1/B<2>
                                                       ee201_GCD_1/B_1
    SLICE_X17Y14.B1      net (fanout=8)        0.874   ee201_GCD_1/B<1>
    SLICE_X17Y14.B       Tilo                  0.259   ee201_GCD_1/A[7]_B[7]_equal_7_o8
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o81
    SLICE_X15Y15.A3      net (fanout=9)        1.342   ee201_GCD_1/A[7]_B[7]_equal_7_o8
    SLICE_X15Y15.A       Tilo                  0.259   N154
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o83
    SLICE_X15Y15.C2      net (fanout=23)       0.472   ee201_GCD_1/A[7]_B[7]_equal_7_o
    SLICE_X15Y15.C       Tilo                  0.259   N154
                                                       ee201_GCD_1/state[3]_Ain[7]_select_39_OUT<6>2_SW1
    SLICE_X16Y15.B3      net (fanout=1)        0.511   N151
    SLICE_X16Y15.B       Tilo                  0.205   ee201_GCD_1/A_6_1
                                                       ee201_GCD_1/state[3]_Ain[7]_select_39_OUT<6>3
    SLICE_X14Y15.BX      net (fanout=1)        0.702   ee201_GCD_1/state[3]_Ain[7]_select_39_OUT<6>
    SLICE_X14Y15.CLK     Tdick                 0.086   ee201_GCD_1/B_0_1
                                                       ee201_GCD_1/A_6
    -------------------------------------------------  ---------------------------
    Total                                      5.360ns (1.459ns logic, 3.901ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_GCD_1/B_5 (FF)
  Destination:          ee201_GCD_1/A_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.166ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.342 - 0.355)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_GCD_1/B_5 to ee201_GCD_1/A_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.CQ      Tcko                  0.408   ee201_GCD_1/B<6>
                                                       ee201_GCD_1/B_5
    SLICE_X17Y14.B2      net (fanout=9)        0.663   ee201_GCD_1/B<5>
    SLICE_X17Y14.B       Tilo                  0.259   ee201_GCD_1/A[7]_B[7]_equal_7_o8
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o81
    SLICE_X15Y15.A3      net (fanout=9)        1.342   ee201_GCD_1/A[7]_B[7]_equal_7_o8
    SLICE_X15Y15.A       Tilo                  0.259   N154
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o83
    SLICE_X15Y15.C2      net (fanout=23)       0.472   ee201_GCD_1/A[7]_B[7]_equal_7_o
    SLICE_X15Y15.C       Tilo                  0.259   N154
                                                       ee201_GCD_1/state[3]_Ain[7]_select_39_OUT<6>2_SW1
    SLICE_X16Y15.B3      net (fanout=1)        0.511   N151
    SLICE_X16Y15.B       Tilo                  0.205   ee201_GCD_1/A_6_1
                                                       ee201_GCD_1/state[3]_Ain[7]_select_39_OUT<6>3
    SLICE_X14Y15.BX      net (fanout=1)        0.702   ee201_GCD_1/state[3]_Ain[7]_select_39_OUT<6>
    SLICE_X14Y15.CLK     Tdick                 0.086   ee201_GCD_1/B_0_1
                                                       ee201_GCD_1/A_6
    -------------------------------------------------  ---------------------------
    Total                                      5.166ns (1.476ns logic, 3.690ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_GCD_1/A_5 (FF)
  Destination:          ee201_GCD_1/A_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.114ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_GCD_1/A_5 to ee201_GCD_1/A_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.CQ      Tcko                  0.447   ee201_GCD_1/B_0_1
                                                       ee201_GCD_1/A_5
    SLICE_X17Y14.B4      net (fanout=10)       0.572   ee201_GCD_1/A<5>
    SLICE_X17Y14.B       Tilo                  0.259   ee201_GCD_1/A[7]_B[7]_equal_7_o8
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o81
    SLICE_X15Y15.A3      net (fanout=9)        1.342   ee201_GCD_1/A[7]_B[7]_equal_7_o8
    SLICE_X15Y15.A       Tilo                  0.259   N154
                                                       ee201_GCD_1/A[7]_B[7]_equal_7_o83
    SLICE_X15Y15.C2      net (fanout=23)       0.472   ee201_GCD_1/A[7]_B[7]_equal_7_o
    SLICE_X15Y15.C       Tilo                  0.259   N154
                                                       ee201_GCD_1/state[3]_Ain[7]_select_39_OUT<6>2_SW1
    SLICE_X16Y15.B3      net (fanout=1)        0.511   N151
    SLICE_X16Y15.B       Tilo                  0.205   ee201_GCD_1/A_6_1
                                                       ee201_GCD_1/state[3]_Ain[7]_select_39_OUT<6>3
    SLICE_X14Y15.BX      net (fanout=1)        0.702   ee201_GCD_1/state[3]_Ain[7]_select_39_OUT<6>
    SLICE_X14Y15.CLK     Tdick                 0.086   ee201_GCD_1/B_0_1
                                                       ee201_GCD_1/A_6
    -------------------------------------------------  ---------------------------
    Total                                      5.114ns (1.515ns logic, 3.599ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_1/debounce_count_8 (SLICE_X16Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_1/debounce_count_8 (FF)
  Destination:          ee201_debouncer_1/debounce_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_1/debounce_count_8 to ee201_debouncer_1/debounce_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y53.AQ      Tcko                  0.200   ee201_debouncer_1/MCEN_count<3>
                                                       ee201_debouncer_1/debounce_count_8
    SLICE_X16Y53.A6      net (fanout=2)        0.023   ee201_debouncer_1/debounce_count<8>
    SLICE_X16Y53.CLK     Tah         (-Th)    -0.190   ee201_debouncer_1/MCEN_count<3>
                                                       ee201_debouncer_1/state[5]_GND_3_o_select_29_OUT<8>1
                                                       ee201_debouncer_1/debounce_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point ee201_GCD_1/B_3 (SLICE_X16Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_GCD_1/B_3 (FF)
  Destination:          ee201_GCD_1/B_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_GCD_1/B_3 to ee201_GCD_1/B_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.AQ      Tcko                  0.200   ee201_GCD_1/B<6>
                                                       ee201_GCD_1/B_3
    SLICE_X16Y16.A6      net (fanout=9)        0.031   ee201_GCD_1/B<3>
    SLICE_X16Y16.CLK     Tah         (-Th)    -0.190   ee201_GCD_1/B<6>
                                                       ee201_GCD_1/state[3]_Bin[7]_select_40_OUT<3>
                                                       ee201_GCD_1/B_3
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_1/MCEN_count_1 (SLICE_X16Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_1/MCEN_count_1 (FF)
  Destination:          ee201_debouncer_1/MCEN_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_1/MCEN_count_1 to ee201_debouncer_1/MCEN_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.200   ee201_debouncer_1/MCEN_count<2>
                                                       ee201_debouncer_1/MCEN_count_1
    SLICE_X16Y54.A6      net (fanout=4)        0.034   ee201_debouncer_1/MCEN_count<1>
    SLICE_X16Y54.CLK     Tah         (-Th)    -0.190   ee201_debouncer_1/MCEN_count<2>
                                                       ee201_debouncer_1/state[5]_GND_3_o_select_30_OUT<3>1
                                                       ee201_debouncer_1/MCEN_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIV_CLK<3>/CLK
  Logical resource: DIV_CLK_0/CK
  Location pin: SLICE_X24Y12.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_0/SR
  Location pin: SLICE_X24Y12.SR
  Clock network: BtnC_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    5.561|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5888 paths, 0 nets, and 1764 connections

Design statistics:
   Minimum period:   5.561ns{1}   (Maximum frequency: 179.824MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 15 18:05:04 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 128 MB



