Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  6 10:48:02 2020
| Host         : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file ddr3_hdmi_bus_skew_routed.rpt -pb ddr3_hdmi_bus_skew_routed.pb -rpx ddr3_hdmi_bus_skew_routed.rpx
| Design       : ddr3_hdmi
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   121       [get_cells [list {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow             10.000       1.169      8.831
2   123       [get_cells [list {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow             10.000       1.181      8.819
3   125       [get_cells [list {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              NA               10.000          NA         NA
4   129       [get_cells [list {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       1.204      8.796
5   131       [get_cells [list {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       1.300      8.700
6   133       [get_cells [list {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              NA               10.000          NA         NA
7   135       [get_cells [list {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow             10.000       1.158      8.842
8   137       [get_cells [list {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow             10.000       1.268      8.732
9   141       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             10.000       0.943      9.057
10  143       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             10.000       1.227      8.773
11  146       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             10.000       0.849      9.151
12  148       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             10.000       1.037      8.963


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 10.000
Requirement: 10.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             p1_clk_hdmi_clk_gen   inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.169      8.831


Slack (MET) :             8.831ns  (requirement - actual skew)
  Endpoint Source:        inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    3.411ns
  Reference Relative Delay:   1.721ns
  Relative CRPR:              0.521ns
  Actual Bus Skew:            1.169ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5814, routed)        1.344     1.474    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y130        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.433     1.907 r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.476     2.382    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y130        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.235    -0.988    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y130        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.264    -0.724    
                         clock uncertainty           -0.276    -1.000    
    SLICE_X54Y130        FDRE (Setup_fdre_C_D)       -0.029    -1.029    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.382    
                         clock arrival                         -1.029    
  -------------------------------------------------------------------
                         relative delay                         3.411    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5814, routed)        1.238     0.819    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y131        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.347     1.166 r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.213     1.379    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X54Y131        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.344    -0.543    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y131        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.264    -0.807    
                         clock uncertainty            0.276    -0.531    
    SLICE_X54Y131        FDRE (Hold_fdre_C_D)         0.189    -0.342    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           1.379    
                         clock arrival                         -0.342    
  -------------------------------------------------------------------
                         relative delay                         1.721    



Id: 2
set_bus_skew -from [get_cells [list {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 10.000
Requirement: 10.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   clk_pll_i             inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.181      8.819


Slack (MET) :             8.819ns  (requirement - actual skew)
  Endpoint Source:        inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -0.409ns
  Reference Relative Delay:  -2.111ns
  Relative CRPR:              0.522ns
  Actual Bus Skew:            1.181ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.343    -0.544    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X54Y130        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.433    -0.111 r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.469     0.357    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X54Y126        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5814, routed)        1.230     0.811    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y126        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.264     1.075    
                         clock uncertainty           -0.276     0.799    
    SLICE_X54Y126        FDRE (Setup_fdre_C_D)       -0.033     0.766    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           0.357    
                         clock arrival                          0.766    
  -------------------------------------------------------------------
                         relative delay                        -0.409    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.234    -0.989    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X54Y129        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDRE (Prop_fdre_C_Q)         0.347    -0.642 r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.200    -0.442    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y128        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5814, routed)        1.340     1.470    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y128        FDRE                                         r  inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.264     1.206    
                         clock uncertainty            0.276     1.482    
    SLICE_X54Y128        FDRE (Hold_fdre_C_D)         0.187     1.669    inst_rd_data_fifo_ctrl/inst_rd_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.442    
                         clock arrival                          1.669    
  -------------------------------------------------------------------
                         relative delay                        -2.111    



Id: 3
set_bus_skew -from [get_cells [list {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_wr_data_fifo_ctrl/inst_wr_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 10.000
Requirement: 10.000ns
Endpoints: 0
No bus skew paths found.


Id: 4
set_bus_skew -from [get_cells [list {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   clk_pll_i             inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.204      8.796


Slack (MET) :             8.796ns  (requirement - actual skew)
  Endpoint Source:        inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -0.316ns
  Reference Relative Delay:  -2.026ns
  Relative CRPR:              0.505ns
  Actual Bus Skew:            1.204ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.369    -0.519    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X61Y88         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.379    -0.140 r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.624     0.484    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X62Y91         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5814, routed)        1.263     0.844    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X62Y91         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.264     1.108    
                         clock uncertainty           -0.276     0.832    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)       -0.031     0.801    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           0.484    
                         clock arrival                          0.801    
  -------------------------------------------------------------------
                         relative delay                        -0.316    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.258    -0.965    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X58Y87         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.347    -0.618 r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.289    -0.329    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X58Y88         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5814, routed)        1.369     1.498    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y88         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.264     1.234    
                         clock uncertainty            0.276     1.510    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.187     1.697    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -0.329    
                         clock arrival                          1.697    
  -------------------------------------------------------------------
                         relative delay                        -2.026    



Id: 5
set_bus_skew -from [get_cells [list {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             p1_clk_hdmi_clk_gen   inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.300      8.700


Slack (MET) :             8.700ns  (requirement - actual skew)
  Endpoint Source:        inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    3.635ns
  Reference Relative Delay:   1.784ns
  Relative CRPR:              0.551ns
  Actual Bus Skew:            1.300ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5814, routed)        1.375     1.504    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X62Y91         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.398     1.902 r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.554     2.456    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X59Y91         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.260    -0.963    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y91         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.264    -0.699    
                         clock uncertainty           -0.276    -0.975    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)       -0.204    -1.179    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.456    
                         clock arrival                         -1.179    
  -------------------------------------------------------------------
                         relative delay                         3.635    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5814, routed)        1.263     0.844    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X62Y91         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.347     1.191 r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.280     1.471    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X60Y91         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.371    -0.517    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y91         FDRE                                         r  inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.264    -0.781    
                         clock uncertainty            0.276    -0.505    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.191    -0.314    inst_rd_cmd_fifo_ctrl/inst_rd_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.471    
                         clock arrival                         -0.314    
  -------------------------------------------------------------------
                         relative delay                         1.784    



Id: 6
set_bus_skew -from [get_cells [list {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_wr_cmd_fifo_ctrl/inst_wr_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 0
No bus skew paths found.


Id: 7
set_bus_skew -from [get_cells [list {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   clk1x_hdmi_clk_gen    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.158      8.842


Slack (MET) :             8.842ns  (requirement - actual skew)
  Endpoint Source:        inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen)
  Reference Source:       inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.429ns
  Reference Relative Delay:  -0.064ns
  Relative CRPR:              0.335ns
  Actual Bus Skew:            1.158ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.348    -0.539    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y135        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y135        FDRE (Prop_fdre_C_Q)         0.379    -0.160 r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.582     0.422    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X53Y140        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout2_buf/O
                         net (fo=268, routed)         1.243    -0.980    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y140        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.251    -0.729    
                         clock uncertainty           -0.203    -0.932    
    SLICE_X53Y140        FDRE (Setup_fdre_C_D)       -0.075    -1.007    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           0.422    
                         clock arrival                         -1.007    
  -------------------------------------------------------------------
                         relative delay                         1.429    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.242    -0.981    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y139        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDRE (Prop_fdre_C_Q)         0.304    -0.677 r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.221    -0.456    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X54Y139        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout2_buf/O
                         net (fo=268, routed)         1.352    -0.535    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y139        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.251    -0.786    
                         clock uncertainty            0.203    -0.583    
    SLICE_X54Y139        FDRE (Hold_fdre_C_D)         0.191    -0.392    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                          -0.456    
                         clock arrival                         -0.392    
  -------------------------------------------------------------------
                         relative delay                        -0.064    



Id: 8
set_bus_skew -from [get_cells [list {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 10.000
Requirement: 10.000ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk1x_hdmi_clk_gen    p1_clk_hdmi_clk_gen   inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                                                                                                            Slow         1.268      8.732


Slack (MET) :             8.732ns  (requirement - actual skew)
  Endpoint Source:        inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen)
  Endpoint Destination:   inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen)
  Reference Destination:  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.641ns
  Reference Relative Delay:   0.112ns
  Relative CRPR:              0.261ns
  Actual Bus Skew:            1.268ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout2_buf/O
                         net (fo=268, routed)         1.352    -0.535    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X52Y139        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y139        FDRE (Prop_fdre_C_Q)         0.379    -0.156 r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.796     0.639    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X49Y139        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.248    -0.975    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y139        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.251    -0.724    
                         clock uncertainty           -0.203    -0.927    
    SLICE_X49Y139        FDRE (Setup_fdre_C_D)       -0.074    -1.001    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           0.639    
                         clock arrival                         -1.001    
  -------------------------------------------------------------------
                         relative delay                         1.641    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout2_buf/O
                         net (fo=268, routed)         1.247    -0.976    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X50Y140        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y140        FDRE (Prop_fdre_C_Q)         0.347    -0.629 r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.303    -0.326    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X48Y140        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.361    -0.526    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y140        FDRE                                         r  inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                         clock pessimism             -0.251    -0.777    
                         clock uncertainty            0.203    -0.574    
    SLICE_X48Y140        FDRE (Hold_fdre_C_D)         0.136    -0.438    inst_hdmi_buffer/inst_hdmi_buffer_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         data arrival                          -0.326    
                         clock arrival                         -0.438    
  -------------------------------------------------------------------
                         relative delay                         0.112    



Id: 9
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 10.000
Requirement: 10.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      p1_clk_hdmi_clk_gen   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                                                                                                            Slow         0.943      9.057


Slack (MET) :             9.057ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    5.195ns
  Reference Relative Delay:   3.494ns
  Relative CRPR:              0.757ns
  Actual Bus Skew:            0.943ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.713     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.369     3.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y144        FDCE (Prop_fdce_C_Q)         0.348     3.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.335     3.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X31Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.258    -0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000    -0.965    
                         clock uncertainty           -0.176    -1.140    
    SLICE_X31Y144        FDCE (Setup_fdce_C_D)       -0.208    -1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.847    
                         clock arrival                         -1.348    
  -------------------------------------------------------------------
                         relative delay                         5.195    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.465     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.258     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        FDCE (Prop_fdce_C_Q)         0.347     3.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.194     3.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.369    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X30Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000    -0.518    
                         clock uncertainty            0.176    -0.343    
    SLICE_X30Y144        FDCE (Hold_fdce_C_D)         0.189    -0.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.341    
                         clock arrival                         -0.154    
  -------------------------------------------------------------------
                         relative delay                         3.494    



Id: 10
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 10.000
Requirement: 10.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         1.227      8.773


Slack (MET) :             8.773ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -1.933ns
  Reference Relative Delay:  -3.942ns
  Relative CRPR:              0.781ns
  Actual Bus Skew:            1.227ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.369    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X31Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDCE (Prop_fdce_C_Q)         0.348    -0.170 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.654     0.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X31Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.465     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.258     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     2.800    
                         clock uncertainty           -0.176     2.624    
    SLICE_X31Y145        FDCE (Setup_fdce_C_D)       -0.207     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           0.484    
                         clock arrival                          2.417    
  -------------------------------------------------------------------
                         relative delay                        -1.933    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.258    -0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X31Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDCE (Prop_fdce_C_Q)         0.304    -0.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.196    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.713     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.369     3.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     3.163    
                         clock uncertainty            0.176     3.339    
    SLICE_X32Y144        FDCE (Hold_fdce_C_D)         0.138     3.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                          -0.465    
                         clock arrival                          3.477    
  -------------------------------------------------------------------
                         relative delay                        -3.942    



Id: 11
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 10.000
Requirement: 10.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.849      9.151


Slack (MET) :             9.151ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -2.243ns
  Reference Relative Delay:  -3.829ns
  Relative CRPR:              0.736ns
  Actual Bus Skew:            0.849ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.365    -0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y138        FDCE (Prop_fdce_C_Q)         0.348    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.346     0.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.465     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.257     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X32Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     2.799    
                         clock uncertainty           -0.176     2.623    
    SLICE_X32Y140        FDCE (Setup_fdce_C_D)       -0.209     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           0.171    
                         clock arrival                          2.414    
  -------------------------------------------------------------------
                         relative delay                        -2.243    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.254    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X35Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.304    -0.665 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.308    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X33Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.713     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.366     3.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     3.160    
                         clock uncertainty            0.176     3.336    
    SLICE_X33Y139        FDCE (Hold_fdce_C_D)         0.136     3.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                          -0.357    
                         clock arrival                          3.472    
  -------------------------------------------------------------------
                         relative delay                        -3.829    



Id: 12
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 10.000
Requirement: 10.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      p1_clk_hdmi_clk_gen   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                                                            Slow         1.037      8.963


Slack (MET) :             8.963ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    5.325ns
  Reference Relative Delay:   3.507ns
  Relative CRPR:              0.780ns
  Actual Bus Skew:            1.037ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.713     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.366     3.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X33Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDCE (Prop_fdce_C_Q)         0.348     3.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.467     3.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.256    -0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000    -0.967    
                         clock uncertainty           -0.176    -1.142    
    SLICE_X32Y139        FDCE (Setup_fdce_C_D)       -0.208    -1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.975    
                         clock arrival                         -1.350    
  -------------------------------------------------------------------
                         relative delay                         5.325    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.465     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.256     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X33Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y139        FDCE (Prop_fdce_C_Q)         0.304     3.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.195     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X33Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3210, routed)        1.365    -0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000    -0.522    
                         clock uncertainty            0.176    -0.347    
    SLICE_X33Y138        FDCE (Hold_fdce_C_D)         0.136    -0.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.297    
                         clock arrival                         -0.211    
  -------------------------------------------------------------------
                         relative delay                         3.507    



