#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun  8 09:15:38 2021
# Process ID: 11744
# Current directory: C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5276 C:\Users\ASUS\Desktop\OExp_RISCV\OExp06\OExp06-Dcache\OExp06-Dcache.xpr
# Log file: C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/vivado.log
# Journal file: C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 736.539 ; gain = 106.297
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/dram0.mem w ]
add_files C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/dram0.mem
close [ open C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/dram1.mem w ]
add_files C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/dram1.mem
close [ open C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/tram0.mem w ]
add_files C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/tram0.mem
close [ open C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/tram1.mem w ]
add_files C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/tram1.mem
file mkdir C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v w ]
add_files -fileset sim_1 C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 243937ce7b844dee8d1055e4975095cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Tag_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Tag_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/xsim.dir/cache_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  8 14:22:14 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_tb_behav -key {Behavioral:sim_1:Functional:cache_tb} -tclbatch {cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 640 ns : File "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v" Line 223
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 846.625 ; gain = 17.668
add_wave {{/cache_tb/uut}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 243937ce7b844dee8d1055e4975095cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
$finish called at time : 640 ns : File "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v" Line 223
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 866.855 ; gain = 12.738
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 243937ce7b844dee8d1055e4975095cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Tag_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Tag_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
$finish called at time : 980 ns : File "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v" Line 228
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 243937ce7b844dee8d1055e4975095cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Tag_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Tag_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 243937ce7b844dee8d1055e4975095cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Tag_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Tag_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 243937ce7b844dee8d1055e4975095cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Tag_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Tag_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 243937ce7b844dee8d1055e4975095cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_tb_behav -key {Behavioral:sim_1:Functional:cache_tb} -tclbatch {cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Data_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/Tag_Ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 243937ce7b844dee8d1055e4975095cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Tag_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Tag_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram0(AWIDTH=7)
Compiling module xil_defaultlib.Data_Ram1(AWIDTH=7)
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_tb_behav -key {Behavioral:sim_1:Functional:cache_tb} -tclbatch {cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/cache_tb/uut}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/dram1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim/tram1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp06/OExp06-Dcache/OExp06-Dcache.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 243937ce7b844dee8d1055e4975095cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.645 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  9 18:14:48 2021...
