
12-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004498  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404498  00404498  00014498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b4  20400000  004044a0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000168  204009b4  00404e54  000209b4  2**2
                  ALLOC
  4 .stack        00002004  20400b1c  00404fbc  000209b4  2**0
                  ALLOC
  5 .heap         00000200  20402b20  00406fc0  000209b4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018278  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000033f5  00000000  00000000  00038cb3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000596c  00000000  00000000  0003c0a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c00  00000000  00000000  00041a14  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c28  00000000  00000000  00042614  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001ff38  00000000  00000000  0004323c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d29c  00000000  00000000  00063174  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c71f  00000000  00000000  00070410  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002588  00000000  00000000  000fcb30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	20 2b 40 20 49 12 40 00 47 12 40 00 47 12 40 00      +@ I.@.G.@.G.@.
  400010:	47 12 40 00 47 12 40 00 47 12 40 00 00 00 00 00     G.@.G.@.G.@.....
	...
  40002c:	47 12 40 00 47 12 40 00 00 00 00 00 47 12 40 00     G.@.G.@.....G.@.
  40003c:	47 12 40 00 47 12 40 00 47 12 40 00 47 12 40 00     G.@.G.@.G.@.G.@.
  40004c:	47 12 40 00 47 12 40 00 47 12 40 00 47 12 40 00     G.@.G.@.G.@.G.@.
  40005c:	47 12 40 00 47 12 40 00 00 00 00 00 39 0f 40 00     G.@.G.@.....9.@.
  40006c:	4d 0f 40 00 61 0f 40 00 47 12 40 00 47 12 40 00     M.@.a.@.G.@.G.@.
  40007c:	47 12 40 00 75 0f 40 00 89 0f 40 00 47 12 40 00     G.@.u.@...@.G.@.
  40008c:	47 12 40 00 47 12 40 00 47 12 40 00 47 12 40 00     G.@.G.@.G.@.G.@.
  40009c:	59 04 40 00 47 12 40 00 47 12 40 00 47 12 40 00     Y.@.G.@.G.@.G.@.
  4000ac:	47 12 40 00 47 12 40 00 55 0e 40 00 47 12 40 00     G.@.G.@.U.@.G.@.
  4000bc:	47 12 40 00 47 12 40 00 47 12 40 00 47 12 40 00     G.@.G.@.G.@.G.@.
  4000cc:	47 12 40 00 00 00 00 00 47 12 40 00 00 00 00 00     G.@.....G.@.....
  4000dc:	47 12 40 00 69 0e 40 00 47 12 40 00 47 12 40 00     G.@.i.@.G.@.G.@.
  4000ec:	47 12 40 00 47 12 40 00 47 12 40 00 47 12 40 00     G.@.G.@.G.@.G.@.
  4000fc:	47 12 40 00 47 12 40 00 47 12 40 00 47 12 40 00     G.@.G.@.G.@.G.@.
  40010c:	47 12 40 00 47 12 40 00 00 00 00 00 00 00 00 00     G.@.G.@.........
  40011c:	00 00 00 00 47 12 40 00 47 12 40 00 47 12 40 00     ....G.@.G.@.G.@.
  40012c:	47 12 40 00 47 12 40 00 00 00 00 00 47 12 40 00     G.@.G.@.....G.@.
  40013c:	47 12 40 00                                         G.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b4 	.word	0x204009b4
  40015c:	00000000 	.word	0x00000000
  400160:	004044a0 	.word	0x004044a0

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004044a0 	.word	0x004044a0
  4001a0:	204009b8 	.word	0x204009b8
  4001a4:	004044a0 	.word	0x004044a0
  4001a8:	00000000 	.word	0x00000000

004001ac <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4001ac:	4b04      	ldr	r3, [pc, #16]	; (4001c0 <AFEC_Temp_callback+0x14>)
  4001ae:	220b      	movs	r2, #11
  4001b0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001b2:	6e9a      	ldr	r2, [r3, #104]	; 0x68

/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void) {
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <AFEC_Temp_callback+0x18>)
  4001b6:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  4001b8:	2201      	movs	r2, #1
  4001ba:	4b03      	ldr	r3, [pc, #12]	; (4001c8 <AFEC_Temp_callback+0x1c>)
  4001bc:	701a      	strb	r2, [r3, #0]
  4001be:	4770      	bx	lr
  4001c0:	4003c000 	.word	0x4003c000
  4001c4:	204009d0 	.word	0x204009d0
  4001c8:	204009d4 	.word	0x204009d4

004001cc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001ce:	b083      	sub	sp, #12
  4001d0:	4605      	mov	r5, r0
  4001d2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001d4:	2300      	movs	r3, #0
  4001d6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001d8:	4b2a      	ldr	r3, [pc, #168]	; (400284 <usart_serial_getchar+0xb8>)
  4001da:	4298      	cmp	r0, r3
  4001dc:	d013      	beq.n	400206 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b2a      	ldr	r3, [pc, #168]	; (400288 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d018      	beq.n	400216 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001e4:	4b29      	ldr	r3, [pc, #164]	; (40028c <usart_serial_getchar+0xc0>)
  4001e6:	4298      	cmp	r0, r3
  4001e8:	d01d      	beq.n	400226 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4001ea:	4b29      	ldr	r3, [pc, #164]	; (400290 <usart_serial_getchar+0xc4>)
  4001ec:	429d      	cmp	r5, r3
  4001ee:	d022      	beq.n	400236 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4001f0:	4b28      	ldr	r3, [pc, #160]	; (400294 <usart_serial_getchar+0xc8>)
  4001f2:	429d      	cmp	r5, r3
  4001f4:	d027      	beq.n	400246 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4001f6:	4b28      	ldr	r3, [pc, #160]	; (400298 <usart_serial_getchar+0xcc>)
  4001f8:	429d      	cmp	r5, r3
  4001fa:	d02e      	beq.n	40025a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4001fc:	4b27      	ldr	r3, [pc, #156]	; (40029c <usart_serial_getchar+0xd0>)
  4001fe:	429d      	cmp	r5, r3
  400200:	d035      	beq.n	40026e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400202:	b003      	add	sp, #12
  400204:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400206:	461f      	mov	r7, r3
  400208:	4e25      	ldr	r6, [pc, #148]	; (4002a0 <usart_serial_getchar+0xd4>)
  40020a:	4621      	mov	r1, r4
  40020c:	4638      	mov	r0, r7
  40020e:	47b0      	blx	r6
  400210:	2800      	cmp	r0, #0
  400212:	d1fa      	bne.n	40020a <usart_serial_getchar+0x3e>
  400214:	e7e9      	b.n	4001ea <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400216:	461f      	mov	r7, r3
  400218:	4e21      	ldr	r6, [pc, #132]	; (4002a0 <usart_serial_getchar+0xd4>)
  40021a:	4621      	mov	r1, r4
  40021c:	4638      	mov	r0, r7
  40021e:	47b0      	blx	r6
  400220:	2800      	cmp	r0, #0
  400222:	d1fa      	bne.n	40021a <usart_serial_getchar+0x4e>
  400224:	e7e4      	b.n	4001f0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400226:	461f      	mov	r7, r3
  400228:	4e1d      	ldr	r6, [pc, #116]	; (4002a0 <usart_serial_getchar+0xd4>)
  40022a:	4621      	mov	r1, r4
  40022c:	4638      	mov	r0, r7
  40022e:	47b0      	blx	r6
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x5e>
  400234:	e7df      	b.n	4001f6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400236:	461f      	mov	r7, r3
  400238:	4e19      	ldr	r6, [pc, #100]	; (4002a0 <usart_serial_getchar+0xd4>)
  40023a:	4621      	mov	r1, r4
  40023c:	4638      	mov	r0, r7
  40023e:	47b0      	blx	r6
  400240:	2800      	cmp	r0, #0
  400242:	d1fa      	bne.n	40023a <usart_serial_getchar+0x6e>
  400244:	e7da      	b.n	4001fc <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400246:	461e      	mov	r6, r3
  400248:	4d16      	ldr	r5, [pc, #88]	; (4002a4 <usart_serial_getchar+0xd8>)
  40024a:	a901      	add	r1, sp, #4
  40024c:	4630      	mov	r0, r6
  40024e:	47a8      	blx	r5
  400250:	2800      	cmp	r0, #0
  400252:	d1fa      	bne.n	40024a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400254:	9b01      	ldr	r3, [sp, #4]
  400256:	7023      	strb	r3, [r4, #0]
  400258:	e7d3      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d11      	ldr	r5, [pc, #68]	; (4002a4 <usart_serial_getchar+0xd8>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
  40026c:	e7c9      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40026e:	461e      	mov	r6, r3
  400270:	4d0c      	ldr	r5, [pc, #48]	; (4002a4 <usart_serial_getchar+0xd8>)
  400272:	a901      	add	r1, sp, #4
  400274:	4630      	mov	r0, r6
  400276:	47a8      	blx	r5
  400278:	2800      	cmp	r0, #0
  40027a:	d1fa      	bne.n	400272 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40027c:	9b01      	ldr	r3, [sp, #4]
  40027e:	7023      	strb	r3, [r4, #0]
}
  400280:	e7bf      	b.n	400202 <usart_serial_getchar+0x36>
  400282:	bf00      	nop
  400284:	400e0800 	.word	0x400e0800
  400288:	400e0a00 	.word	0x400e0a00
  40028c:	400e1a00 	.word	0x400e1a00
  400290:	400e1c00 	.word	0x400e1c00
  400294:	40024000 	.word	0x40024000
  400298:	40028000 	.word	0x40028000
  40029c:	4002c000 	.word	0x4002c000
  4002a0:	00401123 	.word	0x00401123
  4002a4:	0040122f 	.word	0x0040122f

004002a8 <usart_serial_putchar>:
{
  4002a8:	b570      	push	{r4, r5, r6, lr}
  4002aa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4002ac:	4b2a      	ldr	r3, [pc, #168]	; (400358 <usart_serial_putchar+0xb0>)
  4002ae:	4298      	cmp	r0, r3
  4002b0:	d013      	beq.n	4002da <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4002b2:	4b2a      	ldr	r3, [pc, #168]	; (40035c <usart_serial_putchar+0xb4>)
  4002b4:	4298      	cmp	r0, r3
  4002b6:	d019      	beq.n	4002ec <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4002b8:	4b29      	ldr	r3, [pc, #164]	; (400360 <usart_serial_putchar+0xb8>)
  4002ba:	4298      	cmp	r0, r3
  4002bc:	d01f      	beq.n	4002fe <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4002be:	4b29      	ldr	r3, [pc, #164]	; (400364 <usart_serial_putchar+0xbc>)
  4002c0:	4298      	cmp	r0, r3
  4002c2:	d025      	beq.n	400310 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4002c4:	4b28      	ldr	r3, [pc, #160]	; (400368 <usart_serial_putchar+0xc0>)
  4002c6:	4298      	cmp	r0, r3
  4002c8:	d02b      	beq.n	400322 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4002ca:	4b28      	ldr	r3, [pc, #160]	; (40036c <usart_serial_putchar+0xc4>)
  4002cc:	4298      	cmp	r0, r3
  4002ce:	d031      	beq.n	400334 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4002d0:	4b27      	ldr	r3, [pc, #156]	; (400370 <usart_serial_putchar+0xc8>)
  4002d2:	4298      	cmp	r0, r3
  4002d4:	d037      	beq.n	400346 <usart_serial_putchar+0x9e>
	return 0;
  4002d6:	2000      	movs	r0, #0
}
  4002d8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002da:	461e      	mov	r6, r3
  4002dc:	4d25      	ldr	r5, [pc, #148]	; (400374 <usart_serial_putchar+0xcc>)
  4002de:	4621      	mov	r1, r4
  4002e0:	4630      	mov	r0, r6
  4002e2:	47a8      	blx	r5
  4002e4:	2800      	cmp	r0, #0
  4002e6:	d1fa      	bne.n	4002de <usart_serial_putchar+0x36>
		return 1;
  4002e8:	2001      	movs	r0, #1
  4002ea:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ec:	461e      	mov	r6, r3
  4002ee:	4d21      	ldr	r5, [pc, #132]	; (400374 <usart_serial_putchar+0xcc>)
  4002f0:	4621      	mov	r1, r4
  4002f2:	4630      	mov	r0, r6
  4002f4:	47a8      	blx	r5
  4002f6:	2800      	cmp	r0, #0
  4002f8:	d1fa      	bne.n	4002f0 <usart_serial_putchar+0x48>
		return 1;
  4002fa:	2001      	movs	r0, #1
  4002fc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d1c      	ldr	r5, [pc, #112]	; (400374 <usart_serial_putchar+0xcc>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x5a>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400310:	461e      	mov	r6, r3
  400312:	4d18      	ldr	r5, [pc, #96]	; (400374 <usart_serial_putchar+0xcc>)
  400314:	4621      	mov	r1, r4
  400316:	4630      	mov	r0, r6
  400318:	47a8      	blx	r5
  40031a:	2800      	cmp	r0, #0
  40031c:	d1fa      	bne.n	400314 <usart_serial_putchar+0x6c>
		return 1;
  40031e:	2001      	movs	r0, #1
  400320:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400322:	461e      	mov	r6, r3
  400324:	4d14      	ldr	r5, [pc, #80]	; (400378 <usart_serial_putchar+0xd0>)
  400326:	4621      	mov	r1, r4
  400328:	4630      	mov	r0, r6
  40032a:	47a8      	blx	r5
  40032c:	2800      	cmp	r0, #0
  40032e:	d1fa      	bne.n	400326 <usart_serial_putchar+0x7e>
		return 1;
  400330:	2001      	movs	r0, #1
  400332:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400334:	461e      	mov	r6, r3
  400336:	4d10      	ldr	r5, [pc, #64]	; (400378 <usart_serial_putchar+0xd0>)
  400338:	4621      	mov	r1, r4
  40033a:	4630      	mov	r0, r6
  40033c:	47a8      	blx	r5
  40033e:	2800      	cmp	r0, #0
  400340:	d1fa      	bne.n	400338 <usart_serial_putchar+0x90>
		return 1;
  400342:	2001      	movs	r0, #1
  400344:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400346:	461e      	mov	r6, r3
  400348:	4d0b      	ldr	r5, [pc, #44]	; (400378 <usart_serial_putchar+0xd0>)
  40034a:	4621      	mov	r1, r4
  40034c:	4630      	mov	r0, r6
  40034e:	47a8      	blx	r5
  400350:	2800      	cmp	r0, #0
  400352:	d1fa      	bne.n	40034a <usart_serial_putchar+0xa2>
		return 1;
  400354:	2001      	movs	r0, #1
  400356:	bd70      	pop	{r4, r5, r6, pc}
  400358:	400e0800 	.word	0x400e0800
  40035c:	400e0a00 	.word	0x400e0a00
  400360:	400e1a00 	.word	0x400e1a00
  400364:	400e1c00 	.word	0x400e1c00
  400368:	40024000 	.word	0x40024000
  40036c:	40028000 	.word	0x40028000
  400370:	4002c000 	.word	0x4002c000
  400374:	00401111 	.word	0x00401111
  400378:	00401219 	.word	0x00401219

0040037c <TC_init>:
void TC_init(Tc *p_tc, uint32_t ul_id, uint32_t ul_freq) {
  40037c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400380:	b084      	sub	sp, #16
  400382:	4606      	mov	r6, r0
  400384:	460c      	mov	r4, r1
  400386:	4617      	mov	r7, r2
  pmc_enable_periph_clk(ul_id);
  400388:	4608      	mov	r0, r1
  40038a:	4b18      	ldr	r3, [pc, #96]	; (4003ec <TC_init+0x70>)
  40038c:	4798      	blx	r3
  tc_find_mck_divisor(ul_freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40038e:	4d18      	ldr	r5, [pc, #96]	; (4003f0 <TC_init+0x74>)
  400390:	9500      	str	r5, [sp, #0]
  400392:	ab02      	add	r3, sp, #8
  400394:	aa03      	add	r2, sp, #12
  400396:	4629      	mov	r1, r5
  400398:	4638      	mov	r0, r7
  40039a:	f8df 806c 	ldr.w	r8, [pc, #108]	; 400408 <TC_init+0x8c>
  40039e:	47c0      	blx	r8
  tc_init(p_tc, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4003a0:	9a02      	ldr	r2, [sp, #8]
  4003a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4003a6:	2100      	movs	r1, #0
  4003a8:	4630      	mov	r0, r6
  4003aa:	4b12      	ldr	r3, [pc, #72]	; (4003f4 <TC_init+0x78>)
  4003ac:	4798      	blx	r3
  tc_write_rc(p_tc, TC_CHANNEL, (ul_sysclk / ul_div) / ul_freq);
  4003ae:	9a03      	ldr	r2, [sp, #12]
  4003b0:	fbb5 f2f2 	udiv	r2, r5, r2
  4003b4:	fbb2 f2f7 	udiv	r2, r2, r7
  4003b8:	2100      	movs	r1, #0
  4003ba:	4630      	mov	r0, r6
  4003bc:	4b0e      	ldr	r3, [pc, #56]	; (4003f8 <TC_init+0x7c>)
  4003be:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003c0:	b263      	sxtb	r3, r4
  4003c2:	095b      	lsrs	r3, r3, #5
  4003c4:	f004 041f 	and.w	r4, r4, #31
  4003c8:	2201      	movs	r2, #1
  4003ca:	fa02 f404 	lsl.w	r4, r2, r4
  4003ce:	4a0b      	ldr	r2, [pc, #44]	; (4003fc <TC_init+0x80>)
  4003d0:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
  tc_enable_interrupt(p_tc, TC_CHANNEL, TC_IER_CPCS);
  4003d4:	2210      	movs	r2, #16
  4003d6:	2100      	movs	r1, #0
  4003d8:	4630      	mov	r0, r6
  4003da:	4b09      	ldr	r3, [pc, #36]	; (400400 <TC_init+0x84>)
  4003dc:	4798      	blx	r3
  tc_start(p_tc, TC_CHANNEL);
  4003de:	2100      	movs	r1, #0
  4003e0:	4630      	mov	r0, r6
  4003e2:	4b08      	ldr	r3, [pc, #32]	; (400404 <TC_init+0x88>)
  4003e4:	4798      	blx	r3
}
  4003e6:	b004      	add	sp, #16
  4003e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4003ec:	004010bd 	.word	0x004010bd
  4003f0:	11e1a300 	.word	0x11e1a300
  4003f4:	004008a1 	.word	0x004008a1
  4003f8:	004008c3 	.word	0x004008c3
  4003fc:	e000e100 	.word	0xe000e100
  400400:	004008cb 	.word	0x004008cb
  400404:	004008bb 	.word	0x004008bb
  400408:	004008db 	.word	0x004008db

0040040c <RTC_init>:
void RTC_init(void) {
  40040c:	b570      	push	{r4, r5, r6, lr}
  40040e:	b082      	sub	sp, #8
  pmc_enable_periph_clk(ID_RTC);
  400410:	2002      	movs	r0, #2
  400412:	4b0c      	ldr	r3, [pc, #48]	; (400444 <RTC_init+0x38>)
  400414:	4798      	blx	r3
  rtc_set_hour_mode(RTC, 0);
  400416:	4d0c      	ldr	r5, [pc, #48]	; (400448 <RTC_init+0x3c>)
  400418:	2100      	movs	r1, #0
  40041a:	4628      	mov	r0, r5
  40041c:	4b0b      	ldr	r3, [pc, #44]	; (40044c <RTC_init+0x40>)
  40041e:	4798      	blx	r3
  rtc_set_date(RTC, RTC_YEAR, RTC_MONTH, RTC_DAY, RTC_WEEK);
  400420:	2400      	movs	r4, #0
  400422:	9400      	str	r4, [sp, #0]
  400424:	2310      	movs	r3, #16
  400426:	2208      	movs	r2, #8
  400428:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
  40042c:	4628      	mov	r0, r5
  40042e:	4e08      	ldr	r6, [pc, #32]	; (400450 <RTC_init+0x44>)
  400430:	47b0      	blx	r6
  rtc_set_time(RTC, RTC_HOUR, RTC_MINUTE, RTC_SECOND);
  400432:	4623      	mov	r3, r4
  400434:	4622      	mov	r2, r4
  400436:	4621      	mov	r1, r4
  400438:	4628      	mov	r0, r5
  40043a:	4c06      	ldr	r4, [pc, #24]	; (400454 <RTC_init+0x48>)
  40043c:	47a0      	blx	r4
}
  40043e:	b002      	add	sp, #8
  400440:	bd70      	pop	{r4, r5, r6, pc}
  400442:	bf00      	nop
  400444:	004010bd 	.word	0x004010bd
  400448:	400e1860 	.word	0x400e1860
  40044c:	00400675 	.word	0x00400675
  400450:	004007e9 	.word	0x004007e9
  400454:	004006e5 	.word	0x004006e5

00400458 <TC0_Handler>:
}

void TC0_Handler(void) {
  400458:	b500      	push	{lr}
  40045a:	b083      	sub	sp, #12
  volatile uint32_t ul_dummy;
  ul_dummy = tc_get_status(TC0, TC_CHANNEL);
  40045c:	2100      	movs	r1, #0
  40045e:	4805      	ldr	r0, [pc, #20]	; (400474 <TC0_Handler+0x1c>)
  400460:	4b05      	ldr	r3, [pc, #20]	; (400478 <TC0_Handler+0x20>)
  400462:	4798      	blx	r3
  400464:	9001      	str	r0, [sp, #4]
  UNUSED(ul_dummy);
  400466:	9b01      	ldr	r3, [sp, #4]
	afec->AFEC_CR = AFEC_CR_START;
  400468:	2202      	movs	r2, #2
  40046a:	4b04      	ldr	r3, [pc, #16]	; (40047c <TC0_Handler+0x24>)
  40046c:	601a      	str	r2, [r3, #0]

  afec_start_software_conversion(AFEC0);
}
  40046e:	b003      	add	sp, #12
  400470:	f85d fb04 	ldr.w	pc, [sp], #4
  400474:	4000c000 	.word	0x4000c000
  400478:	004008d3 	.word	0x004008d3
  40047c:	4003c000 	.word	0x4003c000

00400480 <main>:
/**
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void) {
  400480:	b580      	push	{r7, lr}
  400482:	b09a      	sub	sp, #104	; 0x68

	/* Initialize the SAM system. */
	sysclk_init();
  400484:	4b56      	ldr	r3, [pc, #344]	; (4005e0 <main+0x160>)
  400486:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400488:	200a      	movs	r0, #10
  40048a:	4c56      	ldr	r4, [pc, #344]	; (4005e4 <main+0x164>)
  40048c:	47a0      	blx	r4
  40048e:	200b      	movs	r0, #11
  400490:	47a0      	blx	r4
  400492:	200c      	movs	r0, #12
  400494:	47a0      	blx	r4
  400496:	2010      	movs	r0, #16
  400498:	47a0      	blx	r4
  40049a:	2011      	movs	r0, #17
  40049c:	47a0      	blx	r4
  ioport_init();
  board_init();
  40049e:	4b52      	ldr	r3, [pc, #328]	; (4005e8 <main+0x168>)
  4004a0:	4798      	blx	r3
  4004a2:	200e      	movs	r0, #14
  4004a4:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4004a6:	4e51      	ldr	r6, [pc, #324]	; (4005ec <main+0x16c>)
  4004a8:	4b51      	ldr	r3, [pc, #324]	; (4005f0 <main+0x170>)
  4004aa:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4004ac:	4a51      	ldr	r2, [pc, #324]	; (4005f4 <main+0x174>)
  4004ae:	4b52      	ldr	r3, [pc, #328]	; (4005f8 <main+0x178>)
  4004b0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4004b2:	4a52      	ldr	r2, [pc, #328]	; (4005fc <main+0x17c>)
  4004b4:	4b52      	ldr	r3, [pc, #328]	; (400600 <main+0x180>)
  4004b6:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4004b8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4004bc:	9305      	str	r3, [sp, #20]
	usart_settings.char_length = opt->charlength;
  4004be:	23c0      	movs	r3, #192	; 0xc0
  4004c0:	9306      	str	r3, [sp, #24]
	usart_settings.parity_type = opt->paritytype;
  4004c2:	f44f 6700 	mov.w	r7, #2048	; 0x800
  4004c6:	9707      	str	r7, [sp, #28]
	usart_settings.stop_bits= opt->stopbits;
  4004c8:	2500      	movs	r5, #0
  4004ca:	9508      	str	r5, [sp, #32]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4004cc:	9509      	str	r5, [sp, #36]	; 0x24
  4004ce:	200e      	movs	r0, #14
  4004d0:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  4004d2:	4a4c      	ldr	r2, [pc, #304]	; (400604 <main+0x184>)
  4004d4:	a905      	add	r1, sp, #20
  4004d6:	4630      	mov	r0, r6
  4004d8:	4b4b      	ldr	r3, [pc, #300]	; (400608 <main+0x188>)
  4004da:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4004dc:	4630      	mov	r0, r6
  4004de:	4b4b      	ldr	r3, [pc, #300]	; (40060c <main+0x18c>)
  4004e0:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4004e2:	4630      	mov	r0, r6
  4004e4:	4b4a      	ldr	r3, [pc, #296]	; (400610 <main+0x190>)
  4004e6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4004e8:	4e4a      	ldr	r6, [pc, #296]	; (400614 <main+0x194>)
  4004ea:	6833      	ldr	r3, [r6, #0]
  4004ec:	4629      	mov	r1, r5
  4004ee:	6898      	ldr	r0, [r3, #8]
  4004f0:	4c49      	ldr	r4, [pc, #292]	; (400618 <main+0x198>)
  4004f2:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4004f4:	6833      	ldr	r3, [r6, #0]
  4004f6:	4629      	mov	r1, r5
  4004f8:	6858      	ldr	r0, [r3, #4]
  4004fa:	47a0      	blx	r4

  /* inicializa console (printf) */
	CONSOLE_init();

  /* Init TC */
  TC_init(TC0, ID_TC0, 1);
  4004fc:	2201      	movs	r2, #1
  4004fe:	2117      	movs	r1, #23
  400500:	4846      	ldr	r0, [pc, #280]	; (40061c <main+0x19c>)
  400502:	4b47      	ldr	r3, [pc, #284]	; (400620 <main+0x1a0>)
  400504:	4798      	blx	r3

  /* Init RTC */
  RTC_init();
  400506:	4b47      	ldr	r3, [pc, #284]	; (400624 <main+0x1a4>)
  400508:	4798      	blx	r3
  /*************************************
   * Ativa e configura AFEC
   *************************************/

  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  40050a:	4c47      	ldr	r4, [pc, #284]	; (400628 <main+0x1a8>)
  40050c:	4620      	mov	r0, r4
  40050e:	4b47      	ldr	r3, [pc, #284]	; (40062c <main+0x1ac>)
  400510:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  400512:	a814      	add	r0, sp, #80	; 0x50
  400514:	4b46      	ldr	r3, [pc, #280]	; (400630 <main+0x1b0>)
  400516:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  400518:	a914      	add	r1, sp, #80	; 0x50
  40051a:	4620      	mov	r0, r4
  40051c:	4b45      	ldr	r3, [pc, #276]	; (400634 <main+0x1b4>)
  40051e:	4798      	blx	r3
	reg = afec->AFEC_MR;
  400520:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  400522:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  400526:	6063      	str	r3, [r4, #4]

  /* Configura trigger por software */
  afec_set_trigger(AFEC0, AFEC_TRIG_SW);

  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1);
  400528:	2301      	movs	r3, #1
  40052a:	4a43      	ldr	r2, [pc, #268]	; (400638 <main+0x1b8>)
  40052c:	210b      	movs	r1, #11
  40052e:	4620      	mov	r0, r4
  400530:	4e42      	ldr	r6, [pc, #264]	; (40063c <main+0x1bc>)
  400532:	47b0      	blx	r6

  /*** Configuracao específica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  400534:	a813      	add	r0, sp, #76	; 0x4c
  400536:	4b42      	ldr	r3, [pc, #264]	; (400640 <main+0x1c0>)
  400538:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40053a:	f88d 504d 	strb.w	r5, [sp, #77]	; 0x4d
  afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  40053e:	aa13      	add	r2, sp, #76	; 0x4c
  400540:	210b      	movs	r1, #11
  400542:	4620      	mov	r0, r4
  400544:	4b3f      	ldr	r3, [pc, #252]	; (400644 <main+0x1c4>)
  400546:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  400548:	230b      	movs	r3, #11
  40054a:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  40054c:	f44f 7300 	mov.w	r3, #512	; 0x200
  400550:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  400552:	a811      	add	r0, sp, #68	; 0x44
  400554:	4b3c      	ldr	r3, [pc, #240]	; (400648 <main+0x1c8>)
  400556:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  400558:	a911      	add	r1, sp, #68	; 0x44
  40055a:	4620      	mov	r0, r4
  40055c:	4b3b      	ldr	r3, [pc, #236]	; (40064c <main+0x1cc>)
  40055e:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  400560:	6167      	str	r7, [r4, #20]
	afec->AFEC_CR = AFEC_CR_START;
  400562:	2302      	movs	r3, #2
  400564:	6023      	str	r3, [r4, #0]

  uint32_t hour, minute, second;
  uint32_t day, month, year;

  while (1) {
		if(is_conversion_done == true) {
  400566:	4c3a      	ldr	r4, [pc, #232]	; (400650 <main+0x1d0>)
			is_conversion_done = false;

      rtc_get_date(RTC, &year, &month, &day, NULL);
  400568:	4d3a      	ldr	r5, [pc, #232]	; (400654 <main+0x1d4>)
  ul_temp = (ul_vol - 720)  * 100 / 233 + 27;
  40056a:	4e3b      	ldr	r6, [pc, #236]	; (400658 <main+0x1d8>)
		if(is_conversion_done == true) {
  40056c:	7823      	ldrb	r3, [r4, #0]
  40056e:	2b00      	cmp	r3, #0
  400570:	d0fc      	beq.n	40056c <main+0xec>
			is_conversion_done = false;
  400572:	2300      	movs	r3, #0
  400574:	7023      	strb	r3, [r4, #0]
      rtc_get_date(RTC, &year, &month, &day, NULL);
  400576:	9300      	str	r3, [sp, #0]
  400578:	ab0d      	add	r3, sp, #52	; 0x34
  40057a:	aa0c      	add	r2, sp, #48	; 0x30
  40057c:	a90b      	add	r1, sp, #44	; 0x2c
  40057e:	4628      	mov	r0, r5
  400580:	4f36      	ldr	r7, [pc, #216]	; (40065c <main+0x1dc>)
  400582:	47b8      	blx	r7
      rtc_get_time(RTC, &hour, &minute, &second);
  400584:	ab0e      	add	r3, sp, #56	; 0x38
  400586:	aa0f      	add	r2, sp, #60	; 0x3c
  400588:	a910      	add	r1, sp, #64	; 0x40
  40058a:	4628      	mov	r0, r5
  40058c:	4f34      	ldr	r7, [pc, #208]	; (400660 <main+0x1e0>)
  40058e:	47b8      	blx	r7

      printf("%02d/%02d/%04d - %02d:%02d:%02d %d °C\n",
  400590:	4b34      	ldr	r3, [pc, #208]	; (400664 <main+0x1e4>)
  400592:	681b      	ldr	r3, [r3, #0]
	ul_vol = ADC_value * VOLT_REF / MAX_DIGITAL;
  400594:	f640 42e4 	movw	r2, #3300	; 0xce4
  400598:	fb02 f203 	mul.w	r2, r2, r3
  40059c:	4b32      	ldr	r3, [pc, #200]	; (400668 <main+0x1e8>)
  40059e:	fba3 1302 	umull	r1, r3, r3, r2
  4005a2:	1ad2      	subs	r2, r2, r3
  4005a4:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  4005a8:	0adb      	lsrs	r3, r3, #11
  ul_temp = (ul_vol - 720)  * 100 / 233 + 27;
  4005aa:	f5a3 7234 	sub.w	r2, r3, #720	; 0x2d0
  4005ae:	2364      	movs	r3, #100	; 0x64
  4005b0:	fb03 f302 	mul.w	r3, r3, r2
  4005b4:	fb86 1203 	smull	r1, r2, r6, r3
  4005b8:	441a      	add	r2, r3
  4005ba:	17db      	asrs	r3, r3, #31
  4005bc:	ebc3 13e2 	rsb	r3, r3, r2, asr #7
  4005c0:	331b      	adds	r3, #27
      printf("%02d/%02d/%04d - %02d:%02d:%02d %d °C\n",
  4005c2:	9303      	str	r3, [sp, #12]
  4005c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4005c6:	9302      	str	r3, [sp, #8]
  4005c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4005ca:	9301      	str	r3, [sp, #4]
  4005cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4005ce:	9300      	str	r3, [sp, #0]
  4005d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4005d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4005d4:	990d      	ldr	r1, [sp, #52]	; 0x34
  4005d6:	4825      	ldr	r0, [pc, #148]	; (40066c <main+0x1ec>)
  4005d8:	4f25      	ldr	r7, [pc, #148]	; (400670 <main+0x1f0>)
  4005da:	47b8      	blx	r7
  4005dc:	e7c6      	b.n	40056c <main+0xec>
  4005de:	bf00      	nop
  4005e0:	0040094d 	.word	0x0040094d
  4005e4:	004010bd 	.word	0x004010bd
  4005e8:	00400a49 	.word	0x00400a49
  4005ec:	40028000 	.word	0x40028000
  4005f0:	20400a94 	.word	0x20400a94
  4005f4:	004002a9 	.word	0x004002a9
  4005f8:	20400a90 	.word	0x20400a90
  4005fc:	004001cd 	.word	0x004001cd
  400600:	20400a8c 	.word	0x20400a8c
  400604:	08f0d180 	.word	0x08f0d180
  400608:	004011b9 	.word	0x004011b9
  40060c:	0040120d 	.word	0x0040120d
  400610:	00401213 	.word	0x00401213
  400614:	20400008 	.word	0x20400008
  400618:	0040160d 	.word	0x0040160d
  40061c:	4000c000 	.word	0x4000c000
  400620:	0040037d 	.word	0x0040037d
  400624:	0040040d 	.word	0x0040040d
  400628:	4003c000 	.word	0x4003c000
  40062c:	00400e7d 	.word	0x00400e7d
  400630:	00400cad 	.word	0x00400cad
  400634:	00400cfd 	.word	0x00400cfd
  400638:	004001ad 	.word	0x004001ad
  40063c:	00400dfd 	.word	0x00400dfd
  400640:	00400cdd 	.word	0x00400cdd
  400644:	00400c69 	.word	0x00400c69
  400648:	00400ce7 	.word	0x00400ce7
  40064c:	00400c99 	.word	0x00400c99
  400650:	204009d4 	.word	0x204009d4
  400654:	400e1860 	.word	0x400e1860
  400658:	8ca29c05 	.word	0x8ca29c05
  40065c:	00400775 	.word	0x00400775
  400660:	0040068b 	.word	0x0040068b
  400664:	204009d0 	.word	0x204009d0
  400668:	00100101 	.word	0x00100101
  40066c:	004042e4 	.word	0x004042e4
  400670:	00401549 	.word	0x00401549

00400674 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  400674:	b921      	cbnz	r1, 400680 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400676:	6843      	ldr	r3, [r0, #4]
  400678:	f023 0301 	bic.w	r3, r3, #1
  40067c:	6043      	str	r3, [r0, #4]
  40067e:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  400680:	6843      	ldr	r3, [r0, #4]
  400682:	f043 0301 	orr.w	r3, r3, #1
  400686:	6043      	str	r3, [r0, #4]
  400688:	4770      	bx	lr

0040068a <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  40068a:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  40068c:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  40068e:	6884      	ldr	r4, [r0, #8]
  400690:	42a5      	cmp	r5, r4
  400692:	d003      	beq.n	40069c <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  400694:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  400696:	6884      	ldr	r4, [r0, #8]
  400698:	42ac      	cmp	r4, r5
  40069a:	d1fb      	bne.n	400694 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  40069c:	b161      	cbz	r1, 4006b8 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40069e:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4006a2:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4006a6:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4006aa:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4006ae:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4006b2:	bf18      	it	ne
  4006b4:	300c      	addne	r0, #12
  4006b6:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4006b8:	b142      	cbz	r2, 4006cc <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4006ba:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4006be:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4006c2:	f3c4 2003 	ubfx	r0, r4, #8, #4
  4006c6:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  4006ca:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  4006cc:	b143      	cbz	r3, 4006e0 <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4006ce:	f3c4 1202 	ubfx	r2, r4, #4, #3
  4006d2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4006d6:	f004 040f 	and.w	r4, r4, #15
  4006da:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  4006de:	601c      	str	r4, [r3, #0]
	}
}
  4006e0:	bc30      	pop	{r4, r5}
  4006e2:	4770      	bx	lr

004006e4 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4006e4:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4006e6:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  4006e8:	f014 0f01 	tst.w	r4, #1
  4006ec:	d005      	beq.n	4006fa <rtc_set_time+0x16>
  4006ee:	290c      	cmp	r1, #12
  4006f0:	d903      	bls.n	4006fa <rtc_set_time+0x16>
			ul_hour -= 12;
  4006f2:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  4006f4:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  4006f8:	e000      	b.n	4006fc <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  4006fa:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4006fc:	4c1c      	ldr	r4, [pc, #112]	; (400770 <rtc_set_time+0x8c>)
  4006fe:	fba4 5603 	umull	r5, r6, r4, r3
  400702:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400704:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  400708:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  40070c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400710:	fba4 6502 	umull	r6, r5, r4, r2
  400714:	08ed      	lsrs	r5, r5, #3
  400716:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  40071a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40071e:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  400722:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400726:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400728:	fba4 4201 	umull	r4, r2, r4, r1
  40072c:	08d2      	lsrs	r2, r2, #3
  40072e:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400732:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400736:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40073a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40073e:	6983      	ldr	r3, [r0, #24]
  400740:	f013 0f04 	tst.w	r3, #4
  400744:	d0fb      	beq.n	40073e <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400746:	6803      	ldr	r3, [r0, #0]
  400748:	f043 0301 	orr.w	r3, r3, #1
  40074c:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40074e:	6983      	ldr	r3, [r0, #24]
  400750:	f013 0f01 	tst.w	r3, #1
  400754:	d0fb      	beq.n	40074e <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400756:	2301      	movs	r3, #1
  400758:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  40075a:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  40075c:	6803      	ldr	r3, [r0, #0]
  40075e:	f023 0301 	bic.w	r3, r3, #1
  400762:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400764:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400766:	f000 0001 	and.w	r0, r0, #1
  40076a:	bcf0      	pop	{r4, r5, r6, r7}
  40076c:	4770      	bx	lr
  40076e:	bf00      	nop
  400770:	cccccccd 	.word	0xcccccccd

00400774 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  400774:	b4f0      	push	{r4, r5, r6, r7}
  400776:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  400778:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  40077a:	68c4      	ldr	r4, [r0, #12]
  40077c:	42a5      	cmp	r5, r4
  40077e:	d003      	beq.n	400788 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  400780:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  400782:	68c4      	ldr	r4, [r0, #12]
  400784:	42ac      	cmp	r4, r5
  400786:	d1fb      	bne.n	400780 <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  400788:	b199      	cbz	r1, 4007b2 <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40078a:	f3c4 3003 	ubfx	r0, r4, #12, #4
  40078e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400792:	f3c4 2703 	ubfx	r7, r4, #8, #4
  400796:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40079a:	f3c4 1002 	ubfx	r0, r4, #4, #3
  40079e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4007a2:	f004 000f 	and.w	r0, r4, #15
  4007a6:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4007aa:	2564      	movs	r5, #100	; 0x64
  4007ac:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  4007b0:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  4007b2:	b142      	cbz	r2, 4007c6 <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4007b4:	f3c4 5000 	ubfx	r0, r4, #20, #1
  4007b8:	0081      	lsls	r1, r0, #2
  4007ba:	4408      	add	r0, r1
  4007bc:	f3c4 4103 	ubfx	r1, r4, #16, #4
  4007c0:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  4007c4:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  4007c6:	b143      	cbz	r3, 4007da <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4007c8:	f3c4 7201 	ubfx	r2, r4, #28, #2
  4007cc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4007d0:	f3c4 6103 	ubfx	r1, r4, #24, #4
  4007d4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4007d8:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4007da:	b116      	cbz	r6, 4007e2 <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4007dc:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4007e0:	6034      	str	r4, [r6, #0]
	}
}
  4007e2:	bcf0      	pop	{r4, r5, r6, r7}
  4007e4:	4770      	bx	lr
	...

004007e8 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4007e8:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007ea:	4d2a      	ldr	r5, [pc, #168]	; (400894 <rtc_set_date+0xac>)
  4007ec:	fba5 4603 	umull	r4, r6, r5, r3
  4007f0:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4007f2:	9c03      	ldr	r4, [sp, #12]
  4007f4:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007f6:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4007fa:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4007fe:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400802:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400806:	fba5 6402 	umull	r6, r4, r5, r2
  40080a:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40080c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400810:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400814:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400818:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  40081c:	4b1e      	ldr	r3, [pc, #120]	; (400898 <rtc_set_date+0xb0>)
  40081e:	fba3 4301 	umull	r4, r3, r3, r1
  400822:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400824:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400828:	4b1c      	ldr	r3, [pc, #112]	; (40089c <rtc_set_date+0xb4>)
  40082a:	fba3 4301 	umull	r4, r3, r3, r1
  40082e:	095b      	lsrs	r3, r3, #5
  400830:	fba5 6403 	umull	r6, r4, r5, r3
  400834:	08e4      	lsrs	r4, r4, #3
  400836:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40083a:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40083e:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400840:	fba5 4301 	umull	r4, r3, r5, r1
  400844:	08db      	lsrs	r3, r3, #3
  400846:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  40084a:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40084e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400852:	fba5 1503 	umull	r1, r5, r5, r3
  400856:	08ed      	lsrs	r5, r5, #3
  400858:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40085c:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400860:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400864:	6983      	ldr	r3, [r0, #24]
  400866:	f013 0f04 	tst.w	r3, #4
  40086a:	d0fb      	beq.n	400864 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40086c:	6803      	ldr	r3, [r0, #0]
  40086e:	f043 0302 	orr.w	r3, r3, #2
  400872:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400874:	6983      	ldr	r3, [r0, #24]
  400876:	f013 0f01 	tst.w	r3, #1
  40087a:	d0fb      	beq.n	400874 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40087c:	2301      	movs	r3, #1
  40087e:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400880:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400882:	6803      	ldr	r3, [r0, #0]
  400884:	f023 0302 	bic.w	r3, r3, #2
  400888:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  40088a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40088c:	f000 0002 	and.w	r0, r0, #2
  400890:	bc70      	pop	{r4, r5, r6}
  400892:	4770      	bx	lr
  400894:	cccccccd 	.word	0xcccccccd
  400898:	10624dd3 	.word	0x10624dd3
  40089c:	51eb851f 	.word	0x51eb851f

004008a0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4008a0:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4008a2:	0189      	lsls	r1, r1, #6
  4008a4:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4008a6:	2402      	movs	r4, #2
  4008a8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4008aa:	f04f 31ff 	mov.w	r1, #4294967295
  4008ae:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4008b0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4008b2:	605a      	str	r2, [r3, #4]
}
  4008b4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008b8:	4770      	bx	lr

004008ba <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4008ba:	0189      	lsls	r1, r1, #6
  4008bc:	2305      	movs	r3, #5
  4008be:	5043      	str	r3, [r0, r1]
  4008c0:	4770      	bx	lr

004008c2 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4008c2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4008c6:	61ca      	str	r2, [r1, #28]
  4008c8:	4770      	bx	lr

004008ca <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4008ca:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4008ce:	624a      	str	r2, [r1, #36]	; 0x24
  4008d0:	4770      	bx	lr

004008d2 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4008d2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4008d6:	6a08      	ldr	r0, [r1, #32]
}
  4008d8:	4770      	bx	lr

004008da <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4008da:	b4f0      	push	{r4, r5, r6, r7}
  4008dc:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4008de:	2402      	movs	r4, #2
  4008e0:	9401      	str	r4, [sp, #4]
  4008e2:	2408      	movs	r4, #8
  4008e4:	9402      	str	r4, [sp, #8]
  4008e6:	2420      	movs	r4, #32
  4008e8:	9403      	str	r4, [sp, #12]
  4008ea:	2480      	movs	r4, #128	; 0x80
  4008ec:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4008ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4008f0:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4008f2:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4008f4:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4008f8:	d814      	bhi.n	400924 <tc_find_mck_divisor+0x4a>
  4008fa:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4008fc:	42a0      	cmp	r0, r4
  4008fe:	d217      	bcs.n	400930 <tc_find_mck_divisor+0x56>
  400900:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400902:	af01      	add	r7, sp, #4
  400904:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400908:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40090c:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  40090e:	4284      	cmp	r4, r0
  400910:	d30a      	bcc.n	400928 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400912:	4286      	cmp	r6, r0
  400914:	d90d      	bls.n	400932 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400916:	3501      	adds	r5, #1
	for (ul_index = 0;
  400918:	2d05      	cmp	r5, #5
  40091a:	d1f3      	bne.n	400904 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40091c:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  40091e:	b006      	add	sp, #24
  400920:	bcf0      	pop	{r4, r5, r6, r7}
  400922:	4770      	bx	lr
			return 0;
  400924:	2000      	movs	r0, #0
  400926:	e7fa      	b.n	40091e <tc_find_mck_divisor+0x44>
  400928:	2000      	movs	r0, #0
  40092a:	e7f8      	b.n	40091e <tc_find_mck_divisor+0x44>
	return 1;
  40092c:	2001      	movs	r0, #1
  40092e:	e7f6      	b.n	40091e <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400930:	2500      	movs	r5, #0
	if (p_uldiv) {
  400932:	b12a      	cbz	r2, 400940 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400934:	a906      	add	r1, sp, #24
  400936:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40093a:	f851 1c14 	ldr.w	r1, [r1, #-20]
  40093e:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400940:	2b00      	cmp	r3, #0
  400942:	d0f3      	beq.n	40092c <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400944:	601d      	str	r5, [r3, #0]
	return 1;
  400946:	2001      	movs	r0, #1
  400948:	e7e9      	b.n	40091e <tc_find_mck_divisor+0x44>
	...

0040094c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40094c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40094e:	4810      	ldr	r0, [pc, #64]	; (400990 <sysclk_init+0x44>)
  400950:	4b10      	ldr	r3, [pc, #64]	; (400994 <sysclk_init+0x48>)
  400952:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400954:	213e      	movs	r1, #62	; 0x3e
  400956:	2000      	movs	r0, #0
  400958:	4b0f      	ldr	r3, [pc, #60]	; (400998 <sysclk_init+0x4c>)
  40095a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40095c:	4c0f      	ldr	r4, [pc, #60]	; (40099c <sysclk_init+0x50>)
  40095e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400960:	2800      	cmp	r0, #0
  400962:	d0fc      	beq.n	40095e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400964:	4b0e      	ldr	r3, [pc, #56]	; (4009a0 <sysclk_init+0x54>)
  400966:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400968:	4a0e      	ldr	r2, [pc, #56]	; (4009a4 <sysclk_init+0x58>)
  40096a:	4b0f      	ldr	r3, [pc, #60]	; (4009a8 <sysclk_init+0x5c>)
  40096c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40096e:	4c0f      	ldr	r4, [pc, #60]	; (4009ac <sysclk_init+0x60>)
  400970:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400972:	2800      	cmp	r0, #0
  400974:	d0fc      	beq.n	400970 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400976:	2002      	movs	r0, #2
  400978:	4b0d      	ldr	r3, [pc, #52]	; (4009b0 <sysclk_init+0x64>)
  40097a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40097c:	2000      	movs	r0, #0
  40097e:	4b0d      	ldr	r3, [pc, #52]	; (4009b4 <sysclk_init+0x68>)
  400980:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400982:	4b0d      	ldr	r3, [pc, #52]	; (4009b8 <sysclk_init+0x6c>)
  400984:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400986:	4802      	ldr	r0, [pc, #8]	; (400990 <sysclk_init+0x44>)
  400988:	4b02      	ldr	r3, [pc, #8]	; (400994 <sysclk_init+0x48>)
  40098a:	4798      	blx	r3
  40098c:	bd10      	pop	{r4, pc}
  40098e:	bf00      	nop
  400990:	11e1a300 	.word	0x11e1a300
  400994:	0040141d 	.word	0x0040141d
  400998:	00401039 	.word	0x00401039
  40099c:	0040108d 	.word	0x0040108d
  4009a0:	0040109d 	.word	0x0040109d
  4009a4:	20183f01 	.word	0x20183f01
  4009a8:	400e0600 	.word	0x400e0600
  4009ac:	004010ad 	.word	0x004010ad
  4009b0:	00400f9d 	.word	0x00400f9d
  4009b4:	00400fd5 	.word	0x00400fd5
  4009b8:	00401311 	.word	0x00401311

004009bc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4009bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4009c0:	b980      	cbnz	r0, 4009e4 <_read+0x28>
  4009c2:	460c      	mov	r4, r1
  4009c4:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4009c6:	2a00      	cmp	r2, #0
  4009c8:	dd0f      	ble.n	4009ea <_read+0x2e>
  4009ca:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4009cc:	4e08      	ldr	r6, [pc, #32]	; (4009f0 <_read+0x34>)
  4009ce:	4d09      	ldr	r5, [pc, #36]	; (4009f4 <_read+0x38>)
  4009d0:	6830      	ldr	r0, [r6, #0]
  4009d2:	4621      	mov	r1, r4
  4009d4:	682b      	ldr	r3, [r5, #0]
  4009d6:	4798      	blx	r3
		ptr++;
  4009d8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4009da:	42bc      	cmp	r4, r7
  4009dc:	d1f8      	bne.n	4009d0 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4009de:	4640      	mov	r0, r8
  4009e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4009e4:	f04f 38ff 	mov.w	r8, #4294967295
  4009e8:	e7f9      	b.n	4009de <_read+0x22>
	for (; len > 0; --len) {
  4009ea:	4680      	mov	r8, r0
  4009ec:	e7f7      	b.n	4009de <_read+0x22>
  4009ee:	bf00      	nop
  4009f0:	20400a94 	.word	0x20400a94
  4009f4:	20400a8c 	.word	0x20400a8c

004009f8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4009f8:	3801      	subs	r0, #1
  4009fa:	2802      	cmp	r0, #2
  4009fc:	d815      	bhi.n	400a2a <_write+0x32>
{
  4009fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a02:	460e      	mov	r6, r1
  400a04:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400a06:	b19a      	cbz	r2, 400a30 <_write+0x38>
  400a08:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400a0a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400a44 <_write+0x4c>
  400a0e:	4f0c      	ldr	r7, [pc, #48]	; (400a40 <_write+0x48>)
  400a10:	f8d8 0000 	ldr.w	r0, [r8]
  400a14:	f815 1b01 	ldrb.w	r1, [r5], #1
  400a18:	683b      	ldr	r3, [r7, #0]
  400a1a:	4798      	blx	r3
  400a1c:	2800      	cmp	r0, #0
  400a1e:	db0a      	blt.n	400a36 <_write+0x3e>
  400a20:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400a22:	3c01      	subs	r4, #1
  400a24:	d1f4      	bne.n	400a10 <_write+0x18>
  400a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400a2a:	f04f 30ff 	mov.w	r0, #4294967295
  400a2e:	4770      	bx	lr
	for (; len != 0; --len) {
  400a30:	4610      	mov	r0, r2
  400a32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400a36:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400a3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a3e:	bf00      	nop
  400a40:	20400a90 	.word	0x20400a90
  400a44:	20400a94 	.word	0x20400a94

00400a48 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a4a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a4e:	4b5c      	ldr	r3, [pc, #368]	; (400bc0 <board_init+0x178>)
  400a50:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a52:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a56:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a5a:	4b5a      	ldr	r3, [pc, #360]	; (400bc4 <board_init+0x17c>)
  400a5c:	2200      	movs	r2, #0
  400a5e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a62:	695a      	ldr	r2, [r3, #20]
  400a64:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a68:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400a6a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a6e:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a72:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a76:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a7a:	f007 0007 	and.w	r0, r7, #7
  400a7e:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400a80:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400a84:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400a88:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400a8c:	f3bf 8f4f 	dsb	sy
  400a90:	f04f 34ff 	mov.w	r4, #4294967295
  400a94:	fa04 fc00 	lsl.w	ip, r4, r0
  400a98:	fa06 f000 	lsl.w	r0, r6, r0
  400a9c:	fa04 f40e 	lsl.w	r4, r4, lr
  400aa0:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400aa4:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400aa6:	463a      	mov	r2, r7
  400aa8:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400aaa:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400aae:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400ab2:	3a01      	subs	r2, #1
  400ab4:	4423      	add	r3, r4
  400ab6:	f1b2 3fff 	cmp.w	r2, #4294967295
  400aba:	d1f6      	bne.n	400aaa <board_init+0x62>
        } while(sets--);
  400abc:	3e01      	subs	r6, #1
  400abe:	4460      	add	r0, ip
  400ac0:	f1b6 3fff 	cmp.w	r6, #4294967295
  400ac4:	d1ef      	bne.n	400aa6 <board_init+0x5e>
  400ac6:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400aca:	4b3e      	ldr	r3, [pc, #248]	; (400bc4 <board_init+0x17c>)
  400acc:	695a      	ldr	r2, [r3, #20]
  400ace:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400ad2:	615a      	str	r2, [r3, #20]
  400ad4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ad8:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400adc:	4a3a      	ldr	r2, [pc, #232]	; (400bc8 <board_init+0x180>)
  400ade:	493b      	ldr	r1, [pc, #236]	; (400bcc <board_init+0x184>)
  400ae0:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ae2:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400ae6:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400ae8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400aec:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400af0:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400af4:	f022 0201 	bic.w	r2, r2, #1
  400af8:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400afc:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400b00:	f022 0201 	bic.w	r2, r2, #1
  400b04:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400b08:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b0c:	f3bf 8f6f 	isb	sy
  400b10:	200a      	movs	r0, #10
  400b12:	4c2f      	ldr	r4, [pc, #188]	; (400bd0 <board_init+0x188>)
  400b14:	47a0      	blx	r4
  400b16:	200b      	movs	r0, #11
  400b18:	47a0      	blx	r4
  400b1a:	200c      	movs	r0, #12
  400b1c:	47a0      	blx	r4
  400b1e:	2010      	movs	r0, #16
  400b20:	47a0      	blx	r4
  400b22:	2011      	movs	r0, #17
  400b24:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b26:	4b2b      	ldr	r3, [pc, #172]	; (400bd4 <board_init+0x18c>)
  400b28:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b2c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b2e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b32:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400b34:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400b38:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400b3c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b3e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b42:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b44:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b48:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400b4a:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400b4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400b50:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b52:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b56:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b58:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b5a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b5e:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b60:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b64:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b68:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400b6c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b70:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b72:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b76:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b78:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b7e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b80:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400b84:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b86:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b88:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400b8c:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b8e:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400b90:	4a11      	ldr	r2, [pc, #68]	; (400bd8 <board_init+0x190>)
  400b92:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400b96:	f043 0310 	orr.w	r3, r3, #16
  400b9a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400b9e:	4b0f      	ldr	r3, [pc, #60]	; (400bdc <board_init+0x194>)
  400ba0:	2210      	movs	r2, #16
  400ba2:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400ba4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ba8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400baa:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400bac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400bb0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400bb2:	4311      	orrs	r1, r2
  400bb4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400bb6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400bb8:	4311      	orrs	r1, r2
  400bba:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400bbc:	605a      	str	r2, [r3, #4]
  400bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400bc0:	400e1850 	.word	0x400e1850
  400bc4:	e000ed00 	.word	0xe000ed00
  400bc8:	400e0c00 	.word	0x400e0c00
  400bcc:	5a00080c 	.word	0x5a00080c
  400bd0:	004010bd 	.word	0x004010bd
  400bd4:	400e1200 	.word	0x400e1200
  400bd8:	40088000 	.word	0x40088000
  400bdc:	400e1000 	.word	0x400e1000

00400be0 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400be0:	b570      	push	{r4, r5, r6, lr}
  400be2:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400be4:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400be6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400be8:	4013      	ands	r3, r2
  400bea:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400bec:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400bee:	4e1c      	ldr	r6, [pc, #112]	; (400c60 <afec_process_callback+0x80>)
  400bf0:	4d1c      	ldr	r5, [pc, #112]	; (400c64 <afec_process_callback+0x84>)
  400bf2:	42a8      	cmp	r0, r5
  400bf4:	bf14      	ite	ne
  400bf6:	2000      	movne	r0, #0
  400bf8:	2001      	moveq	r0, #1
  400bfa:	0105      	lsls	r5, r0, #4
  400bfc:	e00b      	b.n	400c16 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400bfe:	2c0e      	cmp	r4, #14
  400c00:	d81e      	bhi.n	400c40 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400c02:	9a01      	ldr	r2, [sp, #4]
  400c04:	f104 010c 	add.w	r1, r4, #12
  400c08:	2301      	movs	r3, #1
  400c0a:	408b      	lsls	r3, r1
  400c0c:	4213      	tst	r3, r2
  400c0e:	d110      	bne.n	400c32 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400c10:	3401      	adds	r4, #1
  400c12:	2c10      	cmp	r4, #16
  400c14:	d022      	beq.n	400c5c <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400c16:	2c0b      	cmp	r4, #11
  400c18:	d8f1      	bhi.n	400bfe <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400c1a:	9a01      	ldr	r2, [sp, #4]
  400c1c:	2301      	movs	r3, #1
  400c1e:	40a3      	lsls	r3, r4
  400c20:	4213      	tst	r3, r2
  400c22:	d0f5      	beq.n	400c10 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400c24:	192b      	adds	r3, r5, r4
  400c26:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c2a:	2b00      	cmp	r3, #0
  400c2c:	d0f0      	beq.n	400c10 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400c2e:	4798      	blx	r3
  400c30:	e7ee      	b.n	400c10 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400c32:	192b      	adds	r3, r5, r4
  400c34:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c38:	2b00      	cmp	r3, #0
  400c3a:	d0e9      	beq.n	400c10 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400c3c:	4798      	blx	r3
  400c3e:	e7e7      	b.n	400c10 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400c40:	9a01      	ldr	r2, [sp, #4]
  400c42:	f104 010f 	add.w	r1, r4, #15
  400c46:	2301      	movs	r3, #1
  400c48:	408b      	lsls	r3, r1
  400c4a:	4213      	tst	r3, r2
  400c4c:	d0e0      	beq.n	400c10 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400c4e:	192b      	adds	r3, r5, r4
  400c50:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c54:	2b00      	cmp	r3, #0
  400c56:	d0db      	beq.n	400c10 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400c58:	4798      	blx	r3
  400c5a:	e7d9      	b.n	400c10 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400c5c:	b002      	add	sp, #8
  400c5e:	bd70      	pop	{r4, r5, r6, pc}
  400c60:	20400a98 	.word	0x20400a98
  400c64:	40064000 	.word	0x40064000

00400c68 <afec_ch_set_config>:
{
  400c68:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400c6a:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400c6c:	2301      	movs	r3, #1
  400c6e:	408b      	lsls	r3, r1
  400c70:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400c74:	7815      	ldrb	r5, [r2, #0]
  400c76:	2d00      	cmp	r5, #0
  400c78:	bf08      	it	eq
  400c7a:	2300      	moveq	r3, #0
  400c7c:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400c7e:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400c80:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400c82:	004b      	lsls	r3, r1, #1
  400c84:	2103      	movs	r1, #3
  400c86:	4099      	lsls	r1, r3
  400c88:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400c8c:	7851      	ldrb	r1, [r2, #1]
  400c8e:	4099      	lsls	r1, r3
  400c90:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400c92:	6541      	str	r1, [r0, #84]	; 0x54
}
  400c94:	bc30      	pop	{r4, r5}
  400c96:	4770      	bx	lr

00400c98 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400c98:	784b      	ldrb	r3, [r1, #1]
  400c9a:	780a      	ldrb	r2, [r1, #0]
  400c9c:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400c9e:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400ca0:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400ca2:	884b      	ldrh	r3, [r1, #2]
  400ca4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400ca8:	6743      	str	r3, [r0, #116]	; 0x74
  400caa:	4770      	bx	lr

00400cac <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400cac:	2200      	movs	r2, #0
  400cae:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400cb0:	4b08      	ldr	r3, [pc, #32]	; (400cd4 <afec_get_config_defaults+0x28>)
  400cb2:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400cb4:	4b08      	ldr	r3, [pc, #32]	; (400cd8 <afec_get_config_defaults+0x2c>)
  400cb6:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400cb8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400cbc:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400cbe:	2302      	movs	r3, #2
  400cc0:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400cc2:	2301      	movs	r3, #1
  400cc4:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400cc6:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400cc8:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400cca:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400ccc:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400cce:	7583      	strb	r3, [r0, #22]
  400cd0:	4770      	bx	lr
  400cd2:	bf00      	nop
  400cd4:	11e1a300 	.word	0x11e1a300
  400cd8:	005b8d80 	.word	0x005b8d80

00400cdc <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400cdc:	2300      	movs	r3, #0
  400cde:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400ce0:	2301      	movs	r3, #1
  400ce2:	7043      	strb	r3, [r0, #1]
  400ce4:	4770      	bx	lr

00400ce6 <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  400ce6:	2300      	movs	r3, #0
  400ce8:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400cea:	2320      	movs	r3, #32
  400cec:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400cee:	23ff      	movs	r3, #255	; 0xff
  400cf0:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400cf2:	f640 73ff 	movw	r3, #4095	; 0xfff
  400cf6:	8083      	strh	r3, [r0, #4]
  400cf8:	4770      	bx	lr
	...

00400cfc <afec_init>:
	return afec->AFEC_ISR;
  400cfc:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400cfe:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400d02:	d001      	beq.n	400d08 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400d04:	2019      	movs	r0, #25
  400d06:	4770      	bx	lr
{
  400d08:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400d0a:	2301      	movs	r3, #1
  400d0c:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400d0e:	7ccb      	ldrb	r3, [r1, #19]
  400d10:	2b00      	cmp	r3, #0
  400d12:	bf18      	it	ne
  400d14:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400d18:	684b      	ldr	r3, [r1, #4]
  400d1a:	688c      	ldr	r4, [r1, #8]
  400d1c:	fbb3 f3f4 	udiv	r3, r3, r4
  400d20:	3b01      	subs	r3, #1
  400d22:	021b      	lsls	r3, r3, #8
  400d24:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400d26:	68cc      	ldr	r4, [r1, #12]
  400d28:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400d2c:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400d2e:	7c0c      	ldrb	r4, [r1, #16]
  400d30:	0624      	lsls	r4, r4, #24
  400d32:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400d36:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400d38:	7c4c      	ldrb	r4, [r1, #17]
  400d3a:	0724      	lsls	r4, r4, #28
  400d3c:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400d40:	4323      	orrs	r3, r4
  400d42:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400d44:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400d46:	7d0b      	ldrb	r3, [r1, #20]
  400d48:	2b00      	cmp	r3, #0
  400d4a:	bf14      	ite	ne
  400d4c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400d50:	2300      	moveq	r3, #0
  400d52:	680a      	ldr	r2, [r1, #0]
  400d54:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400d56:	7d4a      	ldrb	r2, [r1, #21]
  400d58:	2a00      	cmp	r2, #0
  400d5a:	bf14      	ite	ne
  400d5c:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400d60:	2200      	moveq	r2, #0
			(config->resolution) |
  400d62:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400d64:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400d66:	7d8b      	ldrb	r3, [r1, #22]
  400d68:	021b      	lsls	r3, r3, #8
  400d6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400d6e:	f043 030c 	orr.w	r3, r3, #12
  400d72:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400d76:	4b0f      	ldr	r3, [pc, #60]	; (400db4 <afec_init+0xb8>)
  400d78:	4298      	cmp	r0, r3
  400d7a:	d006      	beq.n	400d8a <afec_init+0x8e>
	if(afec == AFEC1) {
  400d7c:	4b0e      	ldr	r3, [pc, #56]	; (400db8 <afec_init+0xbc>)
  400d7e:	4298      	cmp	r0, r3
  400d80:	d00d      	beq.n	400d9e <afec_init+0xa2>
	return STATUS_OK;
  400d82:	2000      	movs	r0, #0
}
  400d84:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d88:	4770      	bx	lr
  400d8a:	4b0c      	ldr	r3, [pc, #48]	; (400dbc <afec_init+0xc0>)
  400d8c:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400d90:	2200      	movs	r2, #0
  400d92:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400d96:	428b      	cmp	r3, r1
  400d98:	d1fb      	bne.n	400d92 <afec_init+0x96>
	return STATUS_OK;
  400d9a:	2000      	movs	r0, #0
  400d9c:	e7f2      	b.n	400d84 <afec_init+0x88>
  400d9e:	4b08      	ldr	r3, [pc, #32]	; (400dc0 <afec_init+0xc4>)
  400da0:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400da4:	2200      	movs	r2, #0
  400da6:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400daa:	428b      	cmp	r3, r1
  400dac:	d1fb      	bne.n	400da6 <afec_init+0xaa>
	return STATUS_OK;
  400dae:	2000      	movs	r0, #0
  400db0:	e7e8      	b.n	400d84 <afec_init+0x88>
  400db2:	bf00      	nop
  400db4:	4003c000 	.word	0x4003c000
  400db8:	40064000 	.word	0x40064000
  400dbc:	20400a94 	.word	0x20400a94
  400dc0:	20400ad8 	.word	0x20400ad8

00400dc4 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400dc4:	4b0c      	ldr	r3, [pc, #48]	; (400df8 <afec_enable_interrupt+0x34>)
  400dc6:	4299      	cmp	r1, r3
  400dc8:	d007      	beq.n	400dda <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400dca:	290b      	cmp	r1, #11
  400dcc:	d80b      	bhi.n	400de6 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400dce:	d006      	beq.n	400dde <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400dd0:	2301      	movs	r3, #1
  400dd2:	fa03 f101 	lsl.w	r1, r3, r1
  400dd6:	6241      	str	r1, [r0, #36]	; 0x24
  400dd8:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400dda:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400ddc:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400dde:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400de2:	6243      	str	r3, [r0, #36]	; 0x24
  400de4:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400de6:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400de8:	bf94      	ite	ls
  400dea:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400dec:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400dee:	2301      	movs	r3, #1
  400df0:	fa03 f101 	lsl.w	r1, r3, r1
  400df4:	6241      	str	r1, [r0, #36]	; 0x24
  400df6:	4770      	bx	lr
  400df8:	47000fff 	.word	0x47000fff

00400dfc <afec_set_callback>:
{
  400dfc:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400dfe:	4c11      	ldr	r4, [pc, #68]	; (400e44 <afec_set_callback+0x48>)
  400e00:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400e02:	bf0c      	ite	eq
  400e04:	2410      	moveq	r4, #16
  400e06:	2400      	movne	r4, #0
  400e08:	440c      	add	r4, r1
  400e0a:	4d0f      	ldr	r5, [pc, #60]	; (400e48 <afec_set_callback+0x4c>)
  400e0c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400e10:	d10a      	bne.n	400e28 <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400e12:	4a0e      	ldr	r2, [pc, #56]	; (400e4c <afec_set_callback+0x50>)
  400e14:	f44f 7480 	mov.w	r4, #256	; 0x100
  400e18:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400e1c:	015b      	lsls	r3, r3, #5
  400e1e:	b2db      	uxtb	r3, r3
  400e20:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400e24:	6054      	str	r4, [r2, #4]
  400e26:	e009      	b.n	400e3c <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400e28:	4a08      	ldr	r2, [pc, #32]	; (400e4c <afec_set_callback+0x50>)
  400e2a:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400e2e:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400e32:	015b      	lsls	r3, r3, #5
  400e34:	b2db      	uxtb	r3, r3
  400e36:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400e3a:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400e3c:	4b04      	ldr	r3, [pc, #16]	; (400e50 <afec_set_callback+0x54>)
  400e3e:	4798      	blx	r3
  400e40:	bd38      	pop	{r3, r4, r5, pc}
  400e42:	bf00      	nop
  400e44:	40064000 	.word	0x40064000
  400e48:	20400a98 	.word	0x20400a98
  400e4c:	e000e100 	.word	0xe000e100
  400e50:	00400dc5 	.word	0x00400dc5

00400e54 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400e54:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400e56:	4802      	ldr	r0, [pc, #8]	; (400e60 <AFEC0_Handler+0xc>)
  400e58:	4b02      	ldr	r3, [pc, #8]	; (400e64 <AFEC0_Handler+0x10>)
  400e5a:	4798      	blx	r3
  400e5c:	bd08      	pop	{r3, pc}
  400e5e:	bf00      	nop
  400e60:	4003c000 	.word	0x4003c000
  400e64:	00400be1 	.word	0x00400be1

00400e68 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400e68:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400e6a:	4802      	ldr	r0, [pc, #8]	; (400e74 <AFEC1_Handler+0xc>)
  400e6c:	4b02      	ldr	r3, [pc, #8]	; (400e78 <AFEC1_Handler+0x10>)
  400e6e:	4798      	blx	r3
  400e70:	bd08      	pop	{r3, pc}
  400e72:	bf00      	nop
  400e74:	40064000 	.word	0x40064000
  400e78:	00400be1 	.word	0x00400be1

00400e7c <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400e7c:	b500      	push	{lr}
  400e7e:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400e80:	4b13      	ldr	r3, [pc, #76]	; (400ed0 <afec_enable+0x54>)
  400e82:	4298      	cmp	r0, r3
  400e84:	bf0c      	ite	eq
  400e86:	2028      	moveq	r0, #40	; 0x28
  400e88:	201d      	movne	r0, #29
  400e8a:	4b12      	ldr	r3, [pc, #72]	; (400ed4 <afec_enable+0x58>)
  400e8c:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400e8e:	4b12      	ldr	r3, [pc, #72]	; (400ed8 <afec_enable+0x5c>)
  400e90:	789b      	ldrb	r3, [r3, #2]
  400e92:	2bff      	cmp	r3, #255	; 0xff
  400e94:	d01a      	beq.n	400ecc <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400e96:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400e9a:	fab3 f383 	clz	r3, r3
  400e9e:	095b      	lsrs	r3, r3, #5
  400ea0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400ea2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400ea4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400ea8:	2200      	movs	r2, #0
  400eaa:	4b0c      	ldr	r3, [pc, #48]	; (400edc <afec_enable+0x60>)
  400eac:	701a      	strb	r2, [r3, #0]
	return flags;
  400eae:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400eb0:	4a09      	ldr	r2, [pc, #36]	; (400ed8 <afec_enable+0x5c>)
  400eb2:	7893      	ldrb	r3, [r2, #2]
  400eb4:	3301      	adds	r3, #1
  400eb6:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400eb8:	b129      	cbz	r1, 400ec6 <afec_enable+0x4a>
		cpu_irq_enable();
  400eba:	2201      	movs	r2, #1
  400ebc:	4b07      	ldr	r3, [pc, #28]	; (400edc <afec_enable+0x60>)
  400ebe:	701a      	strb	r2, [r3, #0]
  400ec0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400ec4:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400ec6:	b003      	add	sp, #12
  400ec8:	f85d fb04 	ldr.w	pc, [sp], #4
  400ecc:	e7fe      	b.n	400ecc <afec_enable+0x50>
  400ece:	bf00      	nop
  400ed0:	40064000 	.word	0x40064000
  400ed4:	004010bd 	.word	0x004010bd
  400ed8:	20400a84 	.word	0x20400a84
  400edc:	20400000 	.word	0x20400000

00400ee0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400ee0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400ee2:	4770      	bx	lr

00400ee4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400ee4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400ee6:	4770      	bx	lr

00400ee8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400eec:	4604      	mov	r4, r0
  400eee:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ef0:	4b0e      	ldr	r3, [pc, #56]	; (400f2c <pio_handler_process+0x44>)
  400ef2:	4798      	blx	r3
  400ef4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400ef6:	4620      	mov	r0, r4
  400ef8:	4b0d      	ldr	r3, [pc, #52]	; (400f30 <pio_handler_process+0x48>)
  400efa:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400efc:	4005      	ands	r5, r0
  400efe:	d013      	beq.n	400f28 <pio_handler_process+0x40>
  400f00:	4c0c      	ldr	r4, [pc, #48]	; (400f34 <pio_handler_process+0x4c>)
  400f02:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400f06:	e003      	b.n	400f10 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f08:	42b4      	cmp	r4, r6
  400f0a:	d00d      	beq.n	400f28 <pio_handler_process+0x40>
  400f0c:	3410      	adds	r4, #16
		while (status != 0) {
  400f0e:	b15d      	cbz	r5, 400f28 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400f10:	6820      	ldr	r0, [r4, #0]
  400f12:	4540      	cmp	r0, r8
  400f14:	d1f8      	bne.n	400f08 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f16:	6861      	ldr	r1, [r4, #4]
  400f18:	4229      	tst	r1, r5
  400f1a:	d0f5      	beq.n	400f08 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f1c:	68e3      	ldr	r3, [r4, #12]
  400f1e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400f20:	6863      	ldr	r3, [r4, #4]
  400f22:	ea25 0503 	bic.w	r5, r5, r3
  400f26:	e7ef      	b.n	400f08 <pio_handler_process+0x20>
  400f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f2c:	00400ee1 	.word	0x00400ee1
  400f30:	00400ee5 	.word	0x00400ee5
  400f34:	204009d8 	.word	0x204009d8

00400f38 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f38:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f3a:	210a      	movs	r1, #10
  400f3c:	4801      	ldr	r0, [pc, #4]	; (400f44 <PIOA_Handler+0xc>)
  400f3e:	4b02      	ldr	r3, [pc, #8]	; (400f48 <PIOA_Handler+0x10>)
  400f40:	4798      	blx	r3
  400f42:	bd08      	pop	{r3, pc}
  400f44:	400e0e00 	.word	0x400e0e00
  400f48:	00400ee9 	.word	0x00400ee9

00400f4c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f4c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f4e:	210b      	movs	r1, #11
  400f50:	4801      	ldr	r0, [pc, #4]	; (400f58 <PIOB_Handler+0xc>)
  400f52:	4b02      	ldr	r3, [pc, #8]	; (400f5c <PIOB_Handler+0x10>)
  400f54:	4798      	blx	r3
  400f56:	bd08      	pop	{r3, pc}
  400f58:	400e1000 	.word	0x400e1000
  400f5c:	00400ee9 	.word	0x00400ee9

00400f60 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f60:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400f62:	210c      	movs	r1, #12
  400f64:	4801      	ldr	r0, [pc, #4]	; (400f6c <PIOC_Handler+0xc>)
  400f66:	4b02      	ldr	r3, [pc, #8]	; (400f70 <PIOC_Handler+0x10>)
  400f68:	4798      	blx	r3
  400f6a:	bd08      	pop	{r3, pc}
  400f6c:	400e1200 	.word	0x400e1200
  400f70:	00400ee9 	.word	0x00400ee9

00400f74 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f74:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400f76:	2110      	movs	r1, #16
  400f78:	4801      	ldr	r0, [pc, #4]	; (400f80 <PIOD_Handler+0xc>)
  400f7a:	4b02      	ldr	r3, [pc, #8]	; (400f84 <PIOD_Handler+0x10>)
  400f7c:	4798      	blx	r3
  400f7e:	bd08      	pop	{r3, pc}
  400f80:	400e1400 	.word	0x400e1400
  400f84:	00400ee9 	.word	0x00400ee9

00400f88 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400f88:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400f8a:	2111      	movs	r1, #17
  400f8c:	4801      	ldr	r0, [pc, #4]	; (400f94 <PIOE_Handler+0xc>)
  400f8e:	4b02      	ldr	r3, [pc, #8]	; (400f98 <PIOE_Handler+0x10>)
  400f90:	4798      	blx	r3
  400f92:	bd08      	pop	{r3, pc}
  400f94:	400e1600 	.word	0x400e1600
  400f98:	00400ee9 	.word	0x00400ee9

00400f9c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400f9c:	2803      	cmp	r0, #3
  400f9e:	d011      	beq.n	400fc4 <pmc_mck_set_division+0x28>
  400fa0:	2804      	cmp	r0, #4
  400fa2:	d012      	beq.n	400fca <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400fa4:	2802      	cmp	r0, #2
  400fa6:	bf0c      	ite	eq
  400fa8:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400fac:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400fae:	4a08      	ldr	r2, [pc, #32]	; (400fd0 <pmc_mck_set_division+0x34>)
  400fb0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400fb6:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400fb8:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400fba:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fbc:	f013 0f08 	tst.w	r3, #8
  400fc0:	d0fb      	beq.n	400fba <pmc_mck_set_division+0x1e>
}
  400fc2:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400fc4:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400fc8:	e7f1      	b.n	400fae <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400fca:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400fce:	e7ee      	b.n	400fae <pmc_mck_set_division+0x12>
  400fd0:	400e0600 	.word	0x400e0600

00400fd4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400fd4:	4a17      	ldr	r2, [pc, #92]	; (401034 <pmc_switch_mck_to_pllack+0x60>)
  400fd6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400fdc:	4318      	orrs	r0, r3
  400fde:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fe0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fe2:	f013 0f08 	tst.w	r3, #8
  400fe6:	d10a      	bne.n	400ffe <pmc_switch_mck_to_pllack+0x2a>
  400fe8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400fec:	4911      	ldr	r1, [pc, #68]	; (401034 <pmc_switch_mck_to_pllack+0x60>)
  400fee:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ff0:	f012 0f08 	tst.w	r2, #8
  400ff4:	d103      	bne.n	400ffe <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ff6:	3b01      	subs	r3, #1
  400ff8:	d1f9      	bne.n	400fee <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400ffa:	2001      	movs	r0, #1
  400ffc:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ffe:	4a0d      	ldr	r2, [pc, #52]	; (401034 <pmc_switch_mck_to_pllack+0x60>)
  401000:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401002:	f023 0303 	bic.w	r3, r3, #3
  401006:	f043 0302 	orr.w	r3, r3, #2
  40100a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40100c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40100e:	f013 0f08 	tst.w	r3, #8
  401012:	d10a      	bne.n	40102a <pmc_switch_mck_to_pllack+0x56>
  401014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401018:	4906      	ldr	r1, [pc, #24]	; (401034 <pmc_switch_mck_to_pllack+0x60>)
  40101a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40101c:	f012 0f08 	tst.w	r2, #8
  401020:	d105      	bne.n	40102e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401022:	3b01      	subs	r3, #1
  401024:	d1f9      	bne.n	40101a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401026:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401028:	4770      	bx	lr
	return 0;
  40102a:	2000      	movs	r0, #0
  40102c:	4770      	bx	lr
  40102e:	2000      	movs	r0, #0
  401030:	4770      	bx	lr
  401032:	bf00      	nop
  401034:	400e0600 	.word	0x400e0600

00401038 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401038:	b9a0      	cbnz	r0, 401064 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40103a:	480e      	ldr	r0, [pc, #56]	; (401074 <pmc_switch_mainck_to_xtal+0x3c>)
  40103c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40103e:	0209      	lsls	r1, r1, #8
  401040:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401042:	4a0d      	ldr	r2, [pc, #52]	; (401078 <pmc_switch_mainck_to_xtal+0x40>)
  401044:	401a      	ands	r2, r3
  401046:	4b0d      	ldr	r3, [pc, #52]	; (40107c <pmc_switch_mainck_to_xtal+0x44>)
  401048:	4313      	orrs	r3, r2
  40104a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40104c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40104e:	4602      	mov	r2, r0
  401050:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401052:	f013 0f01 	tst.w	r3, #1
  401056:	d0fb      	beq.n	401050 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401058:	4a06      	ldr	r2, [pc, #24]	; (401074 <pmc_switch_mainck_to_xtal+0x3c>)
  40105a:	6a11      	ldr	r1, [r2, #32]
  40105c:	4b08      	ldr	r3, [pc, #32]	; (401080 <pmc_switch_mainck_to_xtal+0x48>)
  40105e:	430b      	orrs	r3, r1
  401060:	6213      	str	r3, [r2, #32]
  401062:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401064:	4903      	ldr	r1, [pc, #12]	; (401074 <pmc_switch_mainck_to_xtal+0x3c>)
  401066:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401068:	4a06      	ldr	r2, [pc, #24]	; (401084 <pmc_switch_mainck_to_xtal+0x4c>)
  40106a:	401a      	ands	r2, r3
  40106c:	4b06      	ldr	r3, [pc, #24]	; (401088 <pmc_switch_mainck_to_xtal+0x50>)
  40106e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401070:	620b      	str	r3, [r1, #32]
  401072:	4770      	bx	lr
  401074:	400e0600 	.word	0x400e0600
  401078:	ffc8fffc 	.word	0xffc8fffc
  40107c:	00370001 	.word	0x00370001
  401080:	01370000 	.word	0x01370000
  401084:	fec8fffc 	.word	0xfec8fffc
  401088:	01370002 	.word	0x01370002

0040108c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40108c:	4b02      	ldr	r3, [pc, #8]	; (401098 <pmc_osc_is_ready_mainck+0xc>)
  40108e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401090:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401094:	4770      	bx	lr
  401096:	bf00      	nop
  401098:	400e0600 	.word	0x400e0600

0040109c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40109c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4010a0:	4b01      	ldr	r3, [pc, #4]	; (4010a8 <pmc_disable_pllack+0xc>)
  4010a2:	629a      	str	r2, [r3, #40]	; 0x28
  4010a4:	4770      	bx	lr
  4010a6:	bf00      	nop
  4010a8:	400e0600 	.word	0x400e0600

004010ac <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4010ac:	4b02      	ldr	r3, [pc, #8]	; (4010b8 <pmc_is_locked_pllack+0xc>)
  4010ae:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4010b0:	f000 0002 	and.w	r0, r0, #2
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	400e0600 	.word	0x400e0600

004010bc <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4010bc:	283f      	cmp	r0, #63	; 0x3f
  4010be:	d81e      	bhi.n	4010fe <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4010c0:	281f      	cmp	r0, #31
  4010c2:	d80c      	bhi.n	4010de <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4010c4:	4b11      	ldr	r3, [pc, #68]	; (40110c <pmc_enable_periph_clk+0x50>)
  4010c6:	699a      	ldr	r2, [r3, #24]
  4010c8:	2301      	movs	r3, #1
  4010ca:	4083      	lsls	r3, r0
  4010cc:	4393      	bics	r3, r2
  4010ce:	d018      	beq.n	401102 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4010d0:	2301      	movs	r3, #1
  4010d2:	fa03 f000 	lsl.w	r0, r3, r0
  4010d6:	4b0d      	ldr	r3, [pc, #52]	; (40110c <pmc_enable_periph_clk+0x50>)
  4010d8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010da:	2000      	movs	r0, #0
  4010dc:	4770      	bx	lr
		ul_id -= 32;
  4010de:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010e0:	4b0a      	ldr	r3, [pc, #40]	; (40110c <pmc_enable_periph_clk+0x50>)
  4010e2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4010e6:	2301      	movs	r3, #1
  4010e8:	4083      	lsls	r3, r0
  4010ea:	4393      	bics	r3, r2
  4010ec:	d00b      	beq.n	401106 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4010ee:	2301      	movs	r3, #1
  4010f0:	fa03 f000 	lsl.w	r0, r3, r0
  4010f4:	4b05      	ldr	r3, [pc, #20]	; (40110c <pmc_enable_periph_clk+0x50>)
  4010f6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4010fa:	2000      	movs	r0, #0
  4010fc:	4770      	bx	lr
		return 1;
  4010fe:	2001      	movs	r0, #1
  401100:	4770      	bx	lr
	return 0;
  401102:	2000      	movs	r0, #0
  401104:	4770      	bx	lr
  401106:	2000      	movs	r0, #0
}
  401108:	4770      	bx	lr
  40110a:	bf00      	nop
  40110c:	400e0600 	.word	0x400e0600

00401110 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401110:	6943      	ldr	r3, [r0, #20]
  401112:	f013 0f02 	tst.w	r3, #2
  401116:	d002      	beq.n	40111e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401118:	61c1      	str	r1, [r0, #28]
	return 0;
  40111a:	2000      	movs	r0, #0
  40111c:	4770      	bx	lr
		return 1;
  40111e:	2001      	movs	r0, #1
}
  401120:	4770      	bx	lr

00401122 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401122:	6943      	ldr	r3, [r0, #20]
  401124:	f013 0f01 	tst.w	r3, #1
  401128:	d003      	beq.n	401132 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40112a:	6983      	ldr	r3, [r0, #24]
  40112c:	700b      	strb	r3, [r1, #0]
	return 0;
  40112e:	2000      	movs	r0, #0
  401130:	4770      	bx	lr
		return 1;
  401132:	2001      	movs	r0, #1
}
  401134:	4770      	bx	lr

00401136 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401136:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401138:	010b      	lsls	r3, r1, #4
  40113a:	4293      	cmp	r3, r2
  40113c:	d914      	bls.n	401168 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40113e:	00c9      	lsls	r1, r1, #3
  401140:	084b      	lsrs	r3, r1, #1
  401142:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401146:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40114a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40114c:	1e5c      	subs	r4, r3, #1
  40114e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401152:	428c      	cmp	r4, r1
  401154:	d901      	bls.n	40115a <usart_set_async_baudrate+0x24>
		return 1;
  401156:	2001      	movs	r0, #1
  401158:	e017      	b.n	40118a <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40115a:	6841      	ldr	r1, [r0, #4]
  40115c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401160:	6041      	str	r1, [r0, #4]
  401162:	e00c      	b.n	40117e <usart_set_async_baudrate+0x48>
		return 1;
  401164:	2001      	movs	r0, #1
  401166:	e010      	b.n	40118a <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401168:	0859      	lsrs	r1, r3, #1
  40116a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40116e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401172:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401174:	1e5c      	subs	r4, r3, #1
  401176:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40117a:	428c      	cmp	r4, r1
  40117c:	d8f2      	bhi.n	401164 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40117e:	0412      	lsls	r2, r2, #16
  401180:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401184:	431a      	orrs	r2, r3
  401186:	6202      	str	r2, [r0, #32]

	return 0;
  401188:	2000      	movs	r0, #0
}
  40118a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40118e:	4770      	bx	lr

00401190 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401190:	4b08      	ldr	r3, [pc, #32]	; (4011b4 <usart_reset+0x24>)
  401192:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401196:	2300      	movs	r3, #0
  401198:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40119a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40119c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40119e:	2388      	movs	r3, #136	; 0x88
  4011a0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4011a2:	2324      	movs	r3, #36	; 0x24
  4011a4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4011a6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4011aa:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4011ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4011b0:	6003      	str	r3, [r0, #0]
  4011b2:	4770      	bx	lr
  4011b4:	55534100 	.word	0x55534100

004011b8 <usart_init_rs232>:
{
  4011b8:	b570      	push	{r4, r5, r6, lr}
  4011ba:	4605      	mov	r5, r0
  4011bc:	460c      	mov	r4, r1
  4011be:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4011c0:	4b0f      	ldr	r3, [pc, #60]	; (401200 <usart_init_rs232+0x48>)
  4011c2:	4798      	blx	r3
	ul_reg_val = 0;
  4011c4:	2200      	movs	r2, #0
  4011c6:	4b0f      	ldr	r3, [pc, #60]	; (401204 <usart_init_rs232+0x4c>)
  4011c8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4011ca:	b1a4      	cbz	r4, 4011f6 <usart_init_rs232+0x3e>
  4011cc:	4632      	mov	r2, r6
  4011ce:	6821      	ldr	r1, [r4, #0]
  4011d0:	4628      	mov	r0, r5
  4011d2:	4b0d      	ldr	r3, [pc, #52]	; (401208 <usart_init_rs232+0x50>)
  4011d4:	4798      	blx	r3
  4011d6:	4602      	mov	r2, r0
  4011d8:	b978      	cbnz	r0, 4011fa <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4011da:	6863      	ldr	r3, [r4, #4]
  4011dc:	68a1      	ldr	r1, [r4, #8]
  4011de:	430b      	orrs	r3, r1
  4011e0:	6921      	ldr	r1, [r4, #16]
  4011e2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4011e4:	68e1      	ldr	r1, [r4, #12]
  4011e6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4011e8:	4906      	ldr	r1, [pc, #24]	; (401204 <usart_init_rs232+0x4c>)
  4011ea:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4011ec:	6869      	ldr	r1, [r5, #4]
  4011ee:	430b      	orrs	r3, r1
  4011f0:	606b      	str	r3, [r5, #4]
}
  4011f2:	4610      	mov	r0, r2
  4011f4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4011f6:	2201      	movs	r2, #1
  4011f8:	e7fb      	b.n	4011f2 <usart_init_rs232+0x3a>
  4011fa:	2201      	movs	r2, #1
  4011fc:	e7f9      	b.n	4011f2 <usart_init_rs232+0x3a>
  4011fe:	bf00      	nop
  401200:	00401191 	.word	0x00401191
  401204:	20400a48 	.word	0x20400a48
  401208:	00401137 	.word	0x00401137

0040120c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  40120c:	2340      	movs	r3, #64	; 0x40
  40120e:	6003      	str	r3, [r0, #0]
  401210:	4770      	bx	lr

00401212 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401212:	2310      	movs	r3, #16
  401214:	6003      	str	r3, [r0, #0]
  401216:	4770      	bx	lr

00401218 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401218:	6943      	ldr	r3, [r0, #20]
  40121a:	f013 0f02 	tst.w	r3, #2
  40121e:	d004      	beq.n	40122a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401220:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401224:	61c1      	str	r1, [r0, #28]
	return 0;
  401226:	2000      	movs	r0, #0
  401228:	4770      	bx	lr
		return 1;
  40122a:	2001      	movs	r0, #1
}
  40122c:	4770      	bx	lr

0040122e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40122e:	6943      	ldr	r3, [r0, #20]
  401230:	f013 0f01 	tst.w	r3, #1
  401234:	d005      	beq.n	401242 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401236:	6983      	ldr	r3, [r0, #24]
  401238:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40123c:	600b      	str	r3, [r1, #0]
	return 0;
  40123e:	2000      	movs	r0, #0
  401240:	4770      	bx	lr
		return 1;
  401242:	2001      	movs	r0, #1
}
  401244:	4770      	bx	lr

00401246 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401246:	e7fe      	b.n	401246 <Dummy_Handler>

00401248 <Reset_Handler>:
{
  401248:	b500      	push	{lr}
  40124a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40124c:	4b25      	ldr	r3, [pc, #148]	; (4012e4 <Reset_Handler+0x9c>)
  40124e:	4a26      	ldr	r2, [pc, #152]	; (4012e8 <Reset_Handler+0xa0>)
  401250:	429a      	cmp	r2, r3
  401252:	d010      	beq.n	401276 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401254:	4b25      	ldr	r3, [pc, #148]	; (4012ec <Reset_Handler+0xa4>)
  401256:	4a23      	ldr	r2, [pc, #140]	; (4012e4 <Reset_Handler+0x9c>)
  401258:	429a      	cmp	r2, r3
  40125a:	d20c      	bcs.n	401276 <Reset_Handler+0x2e>
  40125c:	3b01      	subs	r3, #1
  40125e:	1a9b      	subs	r3, r3, r2
  401260:	f023 0303 	bic.w	r3, r3, #3
  401264:	3304      	adds	r3, #4
  401266:	4413      	add	r3, r2
  401268:	491f      	ldr	r1, [pc, #124]	; (4012e8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40126a:	f851 0b04 	ldr.w	r0, [r1], #4
  40126e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401272:	429a      	cmp	r2, r3
  401274:	d1f9      	bne.n	40126a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401276:	4b1e      	ldr	r3, [pc, #120]	; (4012f0 <Reset_Handler+0xa8>)
  401278:	4a1e      	ldr	r2, [pc, #120]	; (4012f4 <Reset_Handler+0xac>)
  40127a:	429a      	cmp	r2, r3
  40127c:	d20a      	bcs.n	401294 <Reset_Handler+0x4c>
  40127e:	3b01      	subs	r3, #1
  401280:	1a9b      	subs	r3, r3, r2
  401282:	f023 0303 	bic.w	r3, r3, #3
  401286:	3304      	adds	r3, #4
  401288:	4413      	add	r3, r2
                *pDest++ = 0;
  40128a:	2100      	movs	r1, #0
  40128c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401290:	4293      	cmp	r3, r2
  401292:	d1fb      	bne.n	40128c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401294:	4a18      	ldr	r2, [pc, #96]	; (4012f8 <Reset_Handler+0xb0>)
  401296:	4b19      	ldr	r3, [pc, #100]	; (4012fc <Reset_Handler+0xb4>)
  401298:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40129c:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40129e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4012a2:	fab3 f383 	clz	r3, r3
  4012a6:	095b      	lsrs	r3, r3, #5
  4012a8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4012aa:	b672      	cpsid	i
  4012ac:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4012b0:	2200      	movs	r2, #0
  4012b2:	4b13      	ldr	r3, [pc, #76]	; (401300 <Reset_Handler+0xb8>)
  4012b4:	701a      	strb	r2, [r3, #0]
	return flags;
  4012b6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4012b8:	4a12      	ldr	r2, [pc, #72]	; (401304 <Reset_Handler+0xbc>)
  4012ba:	6813      	ldr	r3, [r2, #0]
  4012bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4012c0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4012c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012c6:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  4012ca:	b129      	cbz	r1, 4012d8 <Reset_Handler+0x90>
		cpu_irq_enable();
  4012cc:	2201      	movs	r2, #1
  4012ce:	4b0c      	ldr	r3, [pc, #48]	; (401300 <Reset_Handler+0xb8>)
  4012d0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4012d2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012d6:	b662      	cpsie	i
        __libc_init_array();
  4012d8:	4b0b      	ldr	r3, [pc, #44]	; (401308 <Reset_Handler+0xc0>)
  4012da:	4798      	blx	r3
        main();
  4012dc:	4b0b      	ldr	r3, [pc, #44]	; (40130c <Reset_Handler+0xc4>)
  4012de:	4798      	blx	r3
  4012e0:	e7fe      	b.n	4012e0 <Reset_Handler+0x98>
  4012e2:	bf00      	nop
  4012e4:	20400000 	.word	0x20400000
  4012e8:	004044a0 	.word	0x004044a0
  4012ec:	204009b4 	.word	0x204009b4
  4012f0:	20400b1c 	.word	0x20400b1c
  4012f4:	204009b4 	.word	0x204009b4
  4012f8:	e000ed00 	.word	0xe000ed00
  4012fc:	00400000 	.word	0x00400000
  401300:	20400000 	.word	0x20400000
  401304:	e000ed88 	.word	0xe000ed88
  401308:	004014f9 	.word	0x004014f9
  40130c:	00400481 	.word	0x00400481

00401310 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401310:	4b3b      	ldr	r3, [pc, #236]	; (401400 <SystemCoreClockUpdate+0xf0>)
  401312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401314:	f003 0303 	and.w	r3, r3, #3
  401318:	2b01      	cmp	r3, #1
  40131a:	d01d      	beq.n	401358 <SystemCoreClockUpdate+0x48>
  40131c:	b183      	cbz	r3, 401340 <SystemCoreClockUpdate+0x30>
  40131e:	2b02      	cmp	r3, #2
  401320:	d036      	beq.n	401390 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401322:	4b37      	ldr	r3, [pc, #220]	; (401400 <SystemCoreClockUpdate+0xf0>)
  401324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401326:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40132a:	2b70      	cmp	r3, #112	; 0x70
  40132c:	d05f      	beq.n	4013ee <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40132e:	4b34      	ldr	r3, [pc, #208]	; (401400 <SystemCoreClockUpdate+0xf0>)
  401330:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401332:	4934      	ldr	r1, [pc, #208]	; (401404 <SystemCoreClockUpdate+0xf4>)
  401334:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401338:	680b      	ldr	r3, [r1, #0]
  40133a:	40d3      	lsrs	r3, r2
  40133c:	600b      	str	r3, [r1, #0]
  40133e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401340:	4b31      	ldr	r3, [pc, #196]	; (401408 <SystemCoreClockUpdate+0xf8>)
  401342:	695b      	ldr	r3, [r3, #20]
  401344:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401348:	bf14      	ite	ne
  40134a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40134e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401352:	4b2c      	ldr	r3, [pc, #176]	; (401404 <SystemCoreClockUpdate+0xf4>)
  401354:	601a      	str	r2, [r3, #0]
  401356:	e7e4      	b.n	401322 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401358:	4b29      	ldr	r3, [pc, #164]	; (401400 <SystemCoreClockUpdate+0xf0>)
  40135a:	6a1b      	ldr	r3, [r3, #32]
  40135c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401360:	d003      	beq.n	40136a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401362:	4a2a      	ldr	r2, [pc, #168]	; (40140c <SystemCoreClockUpdate+0xfc>)
  401364:	4b27      	ldr	r3, [pc, #156]	; (401404 <SystemCoreClockUpdate+0xf4>)
  401366:	601a      	str	r2, [r3, #0]
  401368:	e7db      	b.n	401322 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40136a:	4a29      	ldr	r2, [pc, #164]	; (401410 <SystemCoreClockUpdate+0x100>)
  40136c:	4b25      	ldr	r3, [pc, #148]	; (401404 <SystemCoreClockUpdate+0xf4>)
  40136e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401370:	4b23      	ldr	r3, [pc, #140]	; (401400 <SystemCoreClockUpdate+0xf0>)
  401372:	6a1b      	ldr	r3, [r3, #32]
  401374:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401378:	2b10      	cmp	r3, #16
  40137a:	d005      	beq.n	401388 <SystemCoreClockUpdate+0x78>
  40137c:	2b20      	cmp	r3, #32
  40137e:	d1d0      	bne.n	401322 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401380:	4a22      	ldr	r2, [pc, #136]	; (40140c <SystemCoreClockUpdate+0xfc>)
  401382:	4b20      	ldr	r3, [pc, #128]	; (401404 <SystemCoreClockUpdate+0xf4>)
  401384:	601a      	str	r2, [r3, #0]
          break;
  401386:	e7cc      	b.n	401322 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401388:	4a22      	ldr	r2, [pc, #136]	; (401414 <SystemCoreClockUpdate+0x104>)
  40138a:	4b1e      	ldr	r3, [pc, #120]	; (401404 <SystemCoreClockUpdate+0xf4>)
  40138c:	601a      	str	r2, [r3, #0]
          break;
  40138e:	e7c8      	b.n	401322 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401390:	4b1b      	ldr	r3, [pc, #108]	; (401400 <SystemCoreClockUpdate+0xf0>)
  401392:	6a1b      	ldr	r3, [r3, #32]
  401394:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401398:	d016      	beq.n	4013c8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40139a:	4a1c      	ldr	r2, [pc, #112]	; (40140c <SystemCoreClockUpdate+0xfc>)
  40139c:	4b19      	ldr	r3, [pc, #100]	; (401404 <SystemCoreClockUpdate+0xf4>)
  40139e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4013a0:	4b17      	ldr	r3, [pc, #92]	; (401400 <SystemCoreClockUpdate+0xf0>)
  4013a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013a4:	f003 0303 	and.w	r3, r3, #3
  4013a8:	2b02      	cmp	r3, #2
  4013aa:	d1ba      	bne.n	401322 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013ac:	4a14      	ldr	r2, [pc, #80]	; (401400 <SystemCoreClockUpdate+0xf0>)
  4013ae:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4013b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4013b2:	4814      	ldr	r0, [pc, #80]	; (401404 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013b4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4013b8:	6803      	ldr	r3, [r0, #0]
  4013ba:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4013be:	b2d2      	uxtb	r2, r2
  4013c0:	fbb3 f3f2 	udiv	r3, r3, r2
  4013c4:	6003      	str	r3, [r0, #0]
  4013c6:	e7ac      	b.n	401322 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013c8:	4a11      	ldr	r2, [pc, #68]	; (401410 <SystemCoreClockUpdate+0x100>)
  4013ca:	4b0e      	ldr	r3, [pc, #56]	; (401404 <SystemCoreClockUpdate+0xf4>)
  4013cc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013ce:	4b0c      	ldr	r3, [pc, #48]	; (401400 <SystemCoreClockUpdate+0xf0>)
  4013d0:	6a1b      	ldr	r3, [r3, #32]
  4013d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013d6:	2b10      	cmp	r3, #16
  4013d8:	d005      	beq.n	4013e6 <SystemCoreClockUpdate+0xd6>
  4013da:	2b20      	cmp	r3, #32
  4013dc:	d1e0      	bne.n	4013a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4013de:	4a0b      	ldr	r2, [pc, #44]	; (40140c <SystemCoreClockUpdate+0xfc>)
  4013e0:	4b08      	ldr	r3, [pc, #32]	; (401404 <SystemCoreClockUpdate+0xf4>)
  4013e2:	601a      	str	r2, [r3, #0]
          break;
  4013e4:	e7dc      	b.n	4013a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4013e6:	4a0b      	ldr	r2, [pc, #44]	; (401414 <SystemCoreClockUpdate+0x104>)
  4013e8:	4b06      	ldr	r3, [pc, #24]	; (401404 <SystemCoreClockUpdate+0xf4>)
  4013ea:	601a      	str	r2, [r3, #0]
          break;
  4013ec:	e7d8      	b.n	4013a0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4013ee:	4a05      	ldr	r2, [pc, #20]	; (401404 <SystemCoreClockUpdate+0xf4>)
  4013f0:	6813      	ldr	r3, [r2, #0]
  4013f2:	4909      	ldr	r1, [pc, #36]	; (401418 <SystemCoreClockUpdate+0x108>)
  4013f4:	fba1 1303 	umull	r1, r3, r1, r3
  4013f8:	085b      	lsrs	r3, r3, #1
  4013fa:	6013      	str	r3, [r2, #0]
  4013fc:	4770      	bx	lr
  4013fe:	bf00      	nop
  401400:	400e0600 	.word	0x400e0600
  401404:	20400004 	.word	0x20400004
  401408:	400e1810 	.word	0x400e1810
  40140c:	00b71b00 	.word	0x00b71b00
  401410:	003d0900 	.word	0x003d0900
  401414:	007a1200 	.word	0x007a1200
  401418:	aaaaaaab 	.word	0xaaaaaaab

0040141c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40141c:	4b16      	ldr	r3, [pc, #88]	; (401478 <system_init_flash+0x5c>)
  40141e:	4298      	cmp	r0, r3
  401420:	d913      	bls.n	40144a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401422:	4b16      	ldr	r3, [pc, #88]	; (40147c <system_init_flash+0x60>)
  401424:	4298      	cmp	r0, r3
  401426:	d915      	bls.n	401454 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401428:	4b15      	ldr	r3, [pc, #84]	; (401480 <system_init_flash+0x64>)
  40142a:	4298      	cmp	r0, r3
  40142c:	d916      	bls.n	40145c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40142e:	4b15      	ldr	r3, [pc, #84]	; (401484 <system_init_flash+0x68>)
  401430:	4298      	cmp	r0, r3
  401432:	d917      	bls.n	401464 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401434:	4b14      	ldr	r3, [pc, #80]	; (401488 <system_init_flash+0x6c>)
  401436:	4298      	cmp	r0, r3
  401438:	d918      	bls.n	40146c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40143a:	4b14      	ldr	r3, [pc, #80]	; (40148c <system_init_flash+0x70>)
  40143c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40143e:	bf94      	ite	ls
  401440:	4a13      	ldrls	r2, [pc, #76]	; (401490 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401442:	4a14      	ldrhi	r2, [pc, #80]	; (401494 <system_init_flash+0x78>)
  401444:	4b14      	ldr	r3, [pc, #80]	; (401498 <system_init_flash+0x7c>)
  401446:	601a      	str	r2, [r3, #0]
  401448:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40144a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40144e:	4b12      	ldr	r3, [pc, #72]	; (401498 <system_init_flash+0x7c>)
  401450:	601a      	str	r2, [r3, #0]
  401452:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401454:	4a11      	ldr	r2, [pc, #68]	; (40149c <system_init_flash+0x80>)
  401456:	4b10      	ldr	r3, [pc, #64]	; (401498 <system_init_flash+0x7c>)
  401458:	601a      	str	r2, [r3, #0]
  40145a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40145c:	4a10      	ldr	r2, [pc, #64]	; (4014a0 <system_init_flash+0x84>)
  40145e:	4b0e      	ldr	r3, [pc, #56]	; (401498 <system_init_flash+0x7c>)
  401460:	601a      	str	r2, [r3, #0]
  401462:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401464:	4a0f      	ldr	r2, [pc, #60]	; (4014a4 <system_init_flash+0x88>)
  401466:	4b0c      	ldr	r3, [pc, #48]	; (401498 <system_init_flash+0x7c>)
  401468:	601a      	str	r2, [r3, #0]
  40146a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40146c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401470:	4b09      	ldr	r3, [pc, #36]	; (401498 <system_init_flash+0x7c>)
  401472:	601a      	str	r2, [r3, #0]
  401474:	4770      	bx	lr
  401476:	bf00      	nop
  401478:	015ef3bf 	.word	0x015ef3bf
  40147c:	02bde77f 	.word	0x02bde77f
  401480:	041cdb3f 	.word	0x041cdb3f
  401484:	057bceff 	.word	0x057bceff
  401488:	06dac2bf 	.word	0x06dac2bf
  40148c:	0839b67f 	.word	0x0839b67f
  401490:	04000500 	.word	0x04000500
  401494:	04000600 	.word	0x04000600
  401498:	400e0c00 	.word	0x400e0c00
  40149c:	04000100 	.word	0x04000100
  4014a0:	04000200 	.word	0x04000200
  4014a4:	04000300 	.word	0x04000300

004014a8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4014a8:	4b0a      	ldr	r3, [pc, #40]	; (4014d4 <_sbrk+0x2c>)
  4014aa:	681b      	ldr	r3, [r3, #0]
  4014ac:	b153      	cbz	r3, 4014c4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4014ae:	4b09      	ldr	r3, [pc, #36]	; (4014d4 <_sbrk+0x2c>)
  4014b0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4014b2:	181a      	adds	r2, r3, r0
  4014b4:	4908      	ldr	r1, [pc, #32]	; (4014d8 <_sbrk+0x30>)
  4014b6:	4291      	cmp	r1, r2
  4014b8:	db08      	blt.n	4014cc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4014ba:	4610      	mov	r0, r2
  4014bc:	4a05      	ldr	r2, [pc, #20]	; (4014d4 <_sbrk+0x2c>)
  4014be:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4014c0:	4618      	mov	r0, r3
  4014c2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4014c4:	4a05      	ldr	r2, [pc, #20]	; (4014dc <_sbrk+0x34>)
  4014c6:	4b03      	ldr	r3, [pc, #12]	; (4014d4 <_sbrk+0x2c>)
  4014c8:	601a      	str	r2, [r3, #0]
  4014ca:	e7f0      	b.n	4014ae <_sbrk+0x6>
		return (caddr_t) -1;	
  4014cc:	f04f 30ff 	mov.w	r0, #4294967295
}
  4014d0:	4770      	bx	lr
  4014d2:	bf00      	nop
  4014d4:	20400a4c 	.word	0x20400a4c
  4014d8:	2045fffc 	.word	0x2045fffc
  4014dc:	20402d20 	.word	0x20402d20

004014e0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4014e0:	f04f 30ff 	mov.w	r0, #4294967295
  4014e4:	4770      	bx	lr

004014e6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4014e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4014ea:	604b      	str	r3, [r1, #4]

	return 0;
}
  4014ec:	2000      	movs	r0, #0
  4014ee:	4770      	bx	lr

004014f0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4014f0:	2001      	movs	r0, #1
  4014f2:	4770      	bx	lr

004014f4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4014f4:	2000      	movs	r0, #0
  4014f6:	4770      	bx	lr

004014f8 <__libc_init_array>:
  4014f8:	b570      	push	{r4, r5, r6, lr}
  4014fa:	4e0f      	ldr	r6, [pc, #60]	; (401538 <__libc_init_array+0x40>)
  4014fc:	4d0f      	ldr	r5, [pc, #60]	; (40153c <__libc_init_array+0x44>)
  4014fe:	1b76      	subs	r6, r6, r5
  401500:	10b6      	asrs	r6, r6, #2
  401502:	bf18      	it	ne
  401504:	2400      	movne	r4, #0
  401506:	d005      	beq.n	401514 <__libc_init_array+0x1c>
  401508:	3401      	adds	r4, #1
  40150a:	f855 3b04 	ldr.w	r3, [r5], #4
  40150e:	4798      	blx	r3
  401510:	42a6      	cmp	r6, r4
  401512:	d1f9      	bne.n	401508 <__libc_init_array+0x10>
  401514:	4e0a      	ldr	r6, [pc, #40]	; (401540 <__libc_init_array+0x48>)
  401516:	4d0b      	ldr	r5, [pc, #44]	; (401544 <__libc_init_array+0x4c>)
  401518:	1b76      	subs	r6, r6, r5
  40151a:	f002 ffab 	bl	404474 <_init>
  40151e:	10b6      	asrs	r6, r6, #2
  401520:	bf18      	it	ne
  401522:	2400      	movne	r4, #0
  401524:	d006      	beq.n	401534 <__libc_init_array+0x3c>
  401526:	3401      	adds	r4, #1
  401528:	f855 3b04 	ldr.w	r3, [r5], #4
  40152c:	4798      	blx	r3
  40152e:	42a6      	cmp	r6, r4
  401530:	d1f9      	bne.n	401526 <__libc_init_array+0x2e>
  401532:	bd70      	pop	{r4, r5, r6, pc}
  401534:	bd70      	pop	{r4, r5, r6, pc}
  401536:	bf00      	nop
  401538:	00404480 	.word	0x00404480
  40153c:	00404480 	.word	0x00404480
  401540:	00404488 	.word	0x00404488
  401544:	00404480 	.word	0x00404480

00401548 <iprintf>:
  401548:	b40f      	push	{r0, r1, r2, r3}
  40154a:	b500      	push	{lr}
  40154c:	4907      	ldr	r1, [pc, #28]	; (40156c <iprintf+0x24>)
  40154e:	b083      	sub	sp, #12
  401550:	ab04      	add	r3, sp, #16
  401552:	6808      	ldr	r0, [r1, #0]
  401554:	f853 2b04 	ldr.w	r2, [r3], #4
  401558:	6881      	ldr	r1, [r0, #8]
  40155a:	9301      	str	r3, [sp, #4]
  40155c:	f000 f944 	bl	4017e8 <_vfiprintf_r>
  401560:	b003      	add	sp, #12
  401562:	f85d eb04 	ldr.w	lr, [sp], #4
  401566:	b004      	add	sp, #16
  401568:	4770      	bx	lr
  40156a:	bf00      	nop
  40156c:	20400008 	.word	0x20400008

00401570 <memset>:
  401570:	b470      	push	{r4, r5, r6}
  401572:	0786      	lsls	r6, r0, #30
  401574:	d046      	beq.n	401604 <memset+0x94>
  401576:	1e54      	subs	r4, r2, #1
  401578:	2a00      	cmp	r2, #0
  40157a:	d041      	beq.n	401600 <memset+0x90>
  40157c:	b2ca      	uxtb	r2, r1
  40157e:	4603      	mov	r3, r0
  401580:	e002      	b.n	401588 <memset+0x18>
  401582:	f114 34ff 	adds.w	r4, r4, #4294967295
  401586:	d33b      	bcc.n	401600 <memset+0x90>
  401588:	f803 2b01 	strb.w	r2, [r3], #1
  40158c:	079d      	lsls	r5, r3, #30
  40158e:	d1f8      	bne.n	401582 <memset+0x12>
  401590:	2c03      	cmp	r4, #3
  401592:	d92e      	bls.n	4015f2 <memset+0x82>
  401594:	b2cd      	uxtb	r5, r1
  401596:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40159a:	2c0f      	cmp	r4, #15
  40159c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4015a0:	d919      	bls.n	4015d6 <memset+0x66>
  4015a2:	f103 0210 	add.w	r2, r3, #16
  4015a6:	4626      	mov	r6, r4
  4015a8:	3e10      	subs	r6, #16
  4015aa:	2e0f      	cmp	r6, #15
  4015ac:	f842 5c10 	str.w	r5, [r2, #-16]
  4015b0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4015b4:	f842 5c08 	str.w	r5, [r2, #-8]
  4015b8:	f842 5c04 	str.w	r5, [r2, #-4]
  4015bc:	f102 0210 	add.w	r2, r2, #16
  4015c0:	d8f2      	bhi.n	4015a8 <memset+0x38>
  4015c2:	f1a4 0210 	sub.w	r2, r4, #16
  4015c6:	f022 020f 	bic.w	r2, r2, #15
  4015ca:	f004 040f 	and.w	r4, r4, #15
  4015ce:	3210      	adds	r2, #16
  4015d0:	2c03      	cmp	r4, #3
  4015d2:	4413      	add	r3, r2
  4015d4:	d90d      	bls.n	4015f2 <memset+0x82>
  4015d6:	461e      	mov	r6, r3
  4015d8:	4622      	mov	r2, r4
  4015da:	3a04      	subs	r2, #4
  4015dc:	2a03      	cmp	r2, #3
  4015de:	f846 5b04 	str.w	r5, [r6], #4
  4015e2:	d8fa      	bhi.n	4015da <memset+0x6a>
  4015e4:	1f22      	subs	r2, r4, #4
  4015e6:	f022 0203 	bic.w	r2, r2, #3
  4015ea:	3204      	adds	r2, #4
  4015ec:	4413      	add	r3, r2
  4015ee:	f004 0403 	and.w	r4, r4, #3
  4015f2:	b12c      	cbz	r4, 401600 <memset+0x90>
  4015f4:	b2c9      	uxtb	r1, r1
  4015f6:	441c      	add	r4, r3
  4015f8:	f803 1b01 	strb.w	r1, [r3], #1
  4015fc:	429c      	cmp	r4, r3
  4015fe:	d1fb      	bne.n	4015f8 <memset+0x88>
  401600:	bc70      	pop	{r4, r5, r6}
  401602:	4770      	bx	lr
  401604:	4614      	mov	r4, r2
  401606:	4603      	mov	r3, r0
  401608:	e7c2      	b.n	401590 <memset+0x20>
  40160a:	bf00      	nop

0040160c <setbuf>:
  40160c:	2900      	cmp	r1, #0
  40160e:	bf0c      	ite	eq
  401610:	2202      	moveq	r2, #2
  401612:	2200      	movne	r2, #0
  401614:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401618:	f000 b800 	b.w	40161c <setvbuf>

0040161c <setvbuf>:
  40161c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401620:	4c50      	ldr	r4, [pc, #320]	; (401764 <setvbuf+0x148>)
  401622:	6825      	ldr	r5, [r4, #0]
  401624:	b083      	sub	sp, #12
  401626:	4604      	mov	r4, r0
  401628:	460f      	mov	r7, r1
  40162a:	4690      	mov	r8, r2
  40162c:	461e      	mov	r6, r3
  40162e:	b115      	cbz	r5, 401636 <setvbuf+0x1a>
  401630:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401632:	2b00      	cmp	r3, #0
  401634:	d077      	beq.n	401726 <setvbuf+0x10a>
  401636:	f1b8 0f02 	cmp.w	r8, #2
  40163a:	d004      	beq.n	401646 <setvbuf+0x2a>
  40163c:	f1b8 0f01 	cmp.w	r8, #1
  401640:	d87d      	bhi.n	40173e <setvbuf+0x122>
  401642:	2e00      	cmp	r6, #0
  401644:	db7b      	blt.n	40173e <setvbuf+0x122>
  401646:	4621      	mov	r1, r4
  401648:	4628      	mov	r0, r5
  40164a:	f001 f817 	bl	40267c <_fflush_r>
  40164e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401650:	b141      	cbz	r1, 401664 <setvbuf+0x48>
  401652:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401656:	4299      	cmp	r1, r3
  401658:	d002      	beq.n	401660 <setvbuf+0x44>
  40165a:	4628      	mov	r0, r5
  40165c:	f001 f978 	bl	402950 <_free_r>
  401660:	2300      	movs	r3, #0
  401662:	6323      	str	r3, [r4, #48]	; 0x30
  401664:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401668:	2200      	movs	r2, #0
  40166a:	61a2      	str	r2, [r4, #24]
  40166c:	6062      	str	r2, [r4, #4]
  40166e:	061a      	lsls	r2, r3, #24
  401670:	d452      	bmi.n	401718 <setvbuf+0xfc>
  401672:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401676:	f023 0303 	bic.w	r3, r3, #3
  40167a:	f1b8 0f02 	cmp.w	r8, #2
  40167e:	81a3      	strh	r3, [r4, #12]
  401680:	d037      	beq.n	4016f2 <setvbuf+0xd6>
  401682:	ab01      	add	r3, sp, #4
  401684:	466a      	mov	r2, sp
  401686:	4621      	mov	r1, r4
  401688:	4628      	mov	r0, r5
  40168a:	f001 fbf7 	bl	402e7c <__swhatbuf_r>
  40168e:	89a3      	ldrh	r3, [r4, #12]
  401690:	4318      	orrs	r0, r3
  401692:	81a0      	strh	r0, [r4, #12]
  401694:	b316      	cbz	r6, 4016dc <setvbuf+0xc0>
  401696:	b317      	cbz	r7, 4016de <setvbuf+0xc2>
  401698:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40169a:	2b00      	cmp	r3, #0
  40169c:	d04b      	beq.n	401736 <setvbuf+0x11a>
  40169e:	9b00      	ldr	r3, [sp, #0]
  4016a0:	6027      	str	r7, [r4, #0]
  4016a2:	429e      	cmp	r6, r3
  4016a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4016a8:	6127      	str	r7, [r4, #16]
  4016aa:	bf1c      	itt	ne
  4016ac:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  4016b0:	81a3      	strhne	r3, [r4, #12]
  4016b2:	f1b8 0f01 	cmp.w	r8, #1
  4016b6:	bf04      	itt	eq
  4016b8:	f043 0301 	orreq.w	r3, r3, #1
  4016bc:	81a3      	strheq	r3, [r4, #12]
  4016be:	b29b      	uxth	r3, r3
  4016c0:	f013 0008 	ands.w	r0, r3, #8
  4016c4:	6166      	str	r6, [r4, #20]
  4016c6:	d023      	beq.n	401710 <setvbuf+0xf4>
  4016c8:	f013 0001 	ands.w	r0, r3, #1
  4016cc:	d02f      	beq.n	40172e <setvbuf+0x112>
  4016ce:	2000      	movs	r0, #0
  4016d0:	4276      	negs	r6, r6
  4016d2:	61a6      	str	r6, [r4, #24]
  4016d4:	60a0      	str	r0, [r4, #8]
  4016d6:	b003      	add	sp, #12
  4016d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4016dc:	9e00      	ldr	r6, [sp, #0]
  4016de:	4630      	mov	r0, r6
  4016e0:	f001 fc3e 	bl	402f60 <malloc>
  4016e4:	4607      	mov	r7, r0
  4016e6:	b368      	cbz	r0, 401744 <setvbuf+0x128>
  4016e8:	89a3      	ldrh	r3, [r4, #12]
  4016ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4016ee:	81a3      	strh	r3, [r4, #12]
  4016f0:	e7d2      	b.n	401698 <setvbuf+0x7c>
  4016f2:	2000      	movs	r0, #0
  4016f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4016f8:	f043 0302 	orr.w	r3, r3, #2
  4016fc:	2500      	movs	r5, #0
  4016fe:	2101      	movs	r1, #1
  401700:	81a3      	strh	r3, [r4, #12]
  401702:	60a5      	str	r5, [r4, #8]
  401704:	6022      	str	r2, [r4, #0]
  401706:	6122      	str	r2, [r4, #16]
  401708:	6161      	str	r1, [r4, #20]
  40170a:	b003      	add	sp, #12
  40170c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401710:	60a0      	str	r0, [r4, #8]
  401712:	b003      	add	sp, #12
  401714:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401718:	6921      	ldr	r1, [r4, #16]
  40171a:	4628      	mov	r0, r5
  40171c:	f001 f918 	bl	402950 <_free_r>
  401720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401724:	e7a5      	b.n	401672 <setvbuf+0x56>
  401726:	4628      	mov	r0, r5
  401728:	f001 f83c 	bl	4027a4 <__sinit>
  40172c:	e783      	b.n	401636 <setvbuf+0x1a>
  40172e:	60a6      	str	r6, [r4, #8]
  401730:	b003      	add	sp, #12
  401732:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401736:	4628      	mov	r0, r5
  401738:	f001 f834 	bl	4027a4 <__sinit>
  40173c:	e7af      	b.n	40169e <setvbuf+0x82>
  40173e:	f04f 30ff 	mov.w	r0, #4294967295
  401742:	e7e2      	b.n	40170a <setvbuf+0xee>
  401744:	f8dd 9000 	ldr.w	r9, [sp]
  401748:	45b1      	cmp	r9, r6
  40174a:	d006      	beq.n	40175a <setvbuf+0x13e>
  40174c:	4648      	mov	r0, r9
  40174e:	f001 fc07 	bl	402f60 <malloc>
  401752:	4607      	mov	r7, r0
  401754:	b108      	cbz	r0, 40175a <setvbuf+0x13e>
  401756:	464e      	mov	r6, r9
  401758:	e7c6      	b.n	4016e8 <setvbuf+0xcc>
  40175a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40175e:	f04f 30ff 	mov.w	r0, #4294967295
  401762:	e7c7      	b.n	4016f4 <setvbuf+0xd8>
  401764:	20400008 	.word	0x20400008

00401768 <__sprint_r.part.0>:
  401768:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40176c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40176e:	049c      	lsls	r4, r3, #18
  401770:	4693      	mov	fp, r2
  401772:	d52f      	bpl.n	4017d4 <__sprint_r.part.0+0x6c>
  401774:	6893      	ldr	r3, [r2, #8]
  401776:	6812      	ldr	r2, [r2, #0]
  401778:	b353      	cbz	r3, 4017d0 <__sprint_r.part.0+0x68>
  40177a:	460e      	mov	r6, r1
  40177c:	4607      	mov	r7, r0
  40177e:	f102 0908 	add.w	r9, r2, #8
  401782:	e919 0420 	ldmdb	r9, {r5, sl}
  401786:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40178a:	d017      	beq.n	4017bc <__sprint_r.part.0+0x54>
  40178c:	3d04      	subs	r5, #4
  40178e:	2400      	movs	r4, #0
  401790:	e001      	b.n	401796 <__sprint_r.part.0+0x2e>
  401792:	45a0      	cmp	r8, r4
  401794:	d010      	beq.n	4017b8 <__sprint_r.part.0+0x50>
  401796:	4632      	mov	r2, r6
  401798:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40179c:	4638      	mov	r0, r7
  40179e:	f001 f875 	bl	40288c <_fputwc_r>
  4017a2:	1c43      	adds	r3, r0, #1
  4017a4:	f104 0401 	add.w	r4, r4, #1
  4017a8:	d1f3      	bne.n	401792 <__sprint_r.part.0+0x2a>
  4017aa:	2300      	movs	r3, #0
  4017ac:	f8cb 3008 	str.w	r3, [fp, #8]
  4017b0:	f8cb 3004 	str.w	r3, [fp, #4]
  4017b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017b8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4017bc:	f02a 0a03 	bic.w	sl, sl, #3
  4017c0:	eba3 030a 	sub.w	r3, r3, sl
  4017c4:	f8cb 3008 	str.w	r3, [fp, #8]
  4017c8:	f109 0908 	add.w	r9, r9, #8
  4017cc:	2b00      	cmp	r3, #0
  4017ce:	d1d8      	bne.n	401782 <__sprint_r.part.0+0x1a>
  4017d0:	2000      	movs	r0, #0
  4017d2:	e7ea      	b.n	4017aa <__sprint_r.part.0+0x42>
  4017d4:	f001 f9a2 	bl	402b1c <__sfvwrite_r>
  4017d8:	2300      	movs	r3, #0
  4017da:	f8cb 3008 	str.w	r3, [fp, #8]
  4017de:	f8cb 3004 	str.w	r3, [fp, #4]
  4017e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017e6:	bf00      	nop

004017e8 <_vfiprintf_r>:
  4017e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017ec:	b0ad      	sub	sp, #180	; 0xb4
  4017ee:	461d      	mov	r5, r3
  4017f0:	9101      	str	r1, [sp, #4]
  4017f2:	4691      	mov	r9, r2
  4017f4:	9308      	str	r3, [sp, #32]
  4017f6:	9006      	str	r0, [sp, #24]
  4017f8:	b118      	cbz	r0, 401802 <_vfiprintf_r+0x1a>
  4017fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4017fc:	2b00      	cmp	r3, #0
  4017fe:	f000 80e0 	beq.w	4019c2 <_vfiprintf_r+0x1da>
  401802:	9c01      	ldr	r4, [sp, #4]
  401804:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  401808:	b281      	uxth	r1, r0
  40180a:	048b      	lsls	r3, r1, #18
  40180c:	d407      	bmi.n	40181e <_vfiprintf_r+0x36>
  40180e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401810:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401814:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401818:	81a1      	strh	r1, [r4, #12]
  40181a:	6663      	str	r3, [r4, #100]	; 0x64
  40181c:	b289      	uxth	r1, r1
  40181e:	070f      	lsls	r7, r1, #28
  401820:	f140 80b1 	bpl.w	401986 <_vfiprintf_r+0x19e>
  401824:	9b01      	ldr	r3, [sp, #4]
  401826:	691b      	ldr	r3, [r3, #16]
  401828:	2b00      	cmp	r3, #0
  40182a:	f000 80ac 	beq.w	401986 <_vfiprintf_r+0x19e>
  40182e:	f001 011a 	and.w	r1, r1, #26
  401832:	290a      	cmp	r1, #10
  401834:	f000 80b5 	beq.w	4019a2 <_vfiprintf_r+0x1ba>
  401838:	2300      	movs	r3, #0
  40183a:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
  40183e:	930b      	str	r3, [sp, #44]	; 0x2c
  401840:	9311      	str	r3, [sp, #68]	; 0x44
  401842:	9310      	str	r3, [sp, #64]	; 0x40
  401844:	9304      	str	r3, [sp, #16]
  401846:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  40184a:	46da      	mov	sl, fp
  40184c:	f899 3000 	ldrb.w	r3, [r9]
  401850:	464c      	mov	r4, r9
  401852:	b1fb      	cbz	r3, 401894 <_vfiprintf_r+0xac>
  401854:	2b25      	cmp	r3, #37	; 0x25
  401856:	d102      	bne.n	40185e <_vfiprintf_r+0x76>
  401858:	e01c      	b.n	401894 <_vfiprintf_r+0xac>
  40185a:	2b25      	cmp	r3, #37	; 0x25
  40185c:	d003      	beq.n	401866 <_vfiprintf_r+0x7e>
  40185e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401862:	2b00      	cmp	r3, #0
  401864:	d1f9      	bne.n	40185a <_vfiprintf_r+0x72>
  401866:	eba4 0509 	sub.w	r5, r4, r9
  40186a:	b19d      	cbz	r5, 401894 <_vfiprintf_r+0xac>
  40186c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40186e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401870:	f8ca 9000 	str.w	r9, [sl]
  401874:	3301      	adds	r3, #1
  401876:	442a      	add	r2, r5
  401878:	2b07      	cmp	r3, #7
  40187a:	f8ca 5004 	str.w	r5, [sl, #4]
  40187e:	9211      	str	r2, [sp, #68]	; 0x44
  401880:	9310      	str	r3, [sp, #64]	; 0x40
  401882:	dd7a      	ble.n	40197a <_vfiprintf_r+0x192>
  401884:	2a00      	cmp	r2, #0
  401886:	f040 848f 	bne.w	4021a8 <_vfiprintf_r+0x9c0>
  40188a:	9b04      	ldr	r3, [sp, #16]
  40188c:	9210      	str	r2, [sp, #64]	; 0x40
  40188e:	442b      	add	r3, r5
  401890:	46da      	mov	sl, fp
  401892:	9304      	str	r3, [sp, #16]
  401894:	7823      	ldrb	r3, [r4, #0]
  401896:	2b00      	cmp	r3, #0
  401898:	f000 83b1 	beq.w	401ffe <_vfiprintf_r+0x816>
  40189c:	2000      	movs	r0, #0
  40189e:	f04f 0300 	mov.w	r3, #0
  4018a2:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4018a6:	f104 0901 	add.w	r9, r4, #1
  4018aa:	7862      	ldrb	r2, [r4, #1]
  4018ac:	4605      	mov	r5, r0
  4018ae:	4606      	mov	r6, r0
  4018b0:	4603      	mov	r3, r0
  4018b2:	f04f 34ff 	mov.w	r4, #4294967295
  4018b6:	f109 0901 	add.w	r9, r9, #1
  4018ba:	f1a2 0120 	sub.w	r1, r2, #32
  4018be:	2958      	cmp	r1, #88	; 0x58
  4018c0:	f200 830e 	bhi.w	401ee0 <_vfiprintf_r+0x6f8>
  4018c4:	e8df f011 	tbh	[pc, r1, lsl #1]
  4018c8:	030c0237 	.word	0x030c0237
  4018cc:	02eb030c 	.word	0x02eb030c
  4018d0:	030c030c 	.word	0x030c030c
  4018d4:	030c030c 	.word	0x030c030c
  4018d8:	030c030c 	.word	0x030c030c
  4018dc:	02f0029e 	.word	0x02f0029e
  4018e0:	0082030c 	.word	0x0082030c
  4018e4:	030c0277 	.word	0x030c0277
  4018e8:	01d401cf 	.word	0x01d401cf
  4018ec:	01d401d4 	.word	0x01d401d4
  4018f0:	01d401d4 	.word	0x01d401d4
  4018f4:	01d401d4 	.word	0x01d401d4
  4018f8:	01d401d4 	.word	0x01d401d4
  4018fc:	030c030c 	.word	0x030c030c
  401900:	030c030c 	.word	0x030c030c
  401904:	030c030c 	.word	0x030c030c
  401908:	030c030c 	.word	0x030c030c
  40190c:	030c030c 	.word	0x030c030c
  401910:	030c023f 	.word	0x030c023f
  401914:	030c030c 	.word	0x030c030c
  401918:	030c030c 	.word	0x030c030c
  40191c:	030c030c 	.word	0x030c030c
  401920:	030c030c 	.word	0x030c030c
  401924:	0246030c 	.word	0x0246030c
  401928:	030c030c 	.word	0x030c030c
  40192c:	030c030c 	.word	0x030c030c
  401930:	024a030c 	.word	0x024a030c
  401934:	030c030c 	.word	0x030c030c
  401938:	030c0252 	.word	0x030c0252
  40193c:	030c030c 	.word	0x030c030c
  401940:	030c030c 	.word	0x030c030c
  401944:	030c030c 	.word	0x030c030c
  401948:	030c030c 	.word	0x030c030c
  40194c:	01e2030c 	.word	0x01e2030c
  401950:	030c01f6 	.word	0x030c01f6
  401954:	030c030c 	.word	0x030c030c
  401958:	01f60307 	.word	0x01f60307
  40195c:	030c030c 	.word	0x030c030c
  401960:	030c0291 	.word	0x030c0291
  401964:	008702f5 	.word	0x008702f5
  401968:	02c302b1 	.word	0x02c302b1
  40196c:	02c8030c 	.word	0x02c8030c
  401970:	01bd030c 	.word	0x01bd030c
  401974:	030c030c 	.word	0x030c030c
  401978:	02aa      	.short	0x02aa
  40197a:	f10a 0a08 	add.w	sl, sl, #8
  40197e:	9b04      	ldr	r3, [sp, #16]
  401980:	442b      	add	r3, r5
  401982:	9304      	str	r3, [sp, #16]
  401984:	e786      	b.n	401894 <_vfiprintf_r+0xac>
  401986:	9c01      	ldr	r4, [sp, #4]
  401988:	9806      	ldr	r0, [sp, #24]
  40198a:	4621      	mov	r1, r4
  40198c:	f000 fd62 	bl	402454 <__swsetup_r>
  401990:	2800      	cmp	r0, #0
  401992:	f040 8340 	bne.w	402016 <_vfiprintf_r+0x82e>
  401996:	89a1      	ldrh	r1, [r4, #12]
  401998:	f001 011a 	and.w	r1, r1, #26
  40199c:	290a      	cmp	r1, #10
  40199e:	f47f af4b 	bne.w	401838 <_vfiprintf_r+0x50>
  4019a2:	9901      	ldr	r1, [sp, #4]
  4019a4:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  4019a8:	2b00      	cmp	r3, #0
  4019aa:	f6ff af45 	blt.w	401838 <_vfiprintf_r+0x50>
  4019ae:	462b      	mov	r3, r5
  4019b0:	464a      	mov	r2, r9
  4019b2:	9806      	ldr	r0, [sp, #24]
  4019b4:	f000 fd18 	bl	4023e8 <__sbprintf>
  4019b8:	9004      	str	r0, [sp, #16]
  4019ba:	9804      	ldr	r0, [sp, #16]
  4019bc:	b02d      	add	sp, #180	; 0xb4
  4019be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4019c2:	f000 feef 	bl	4027a4 <__sinit>
  4019c6:	e71c      	b.n	401802 <_vfiprintf_r+0x1a>
  4019c8:	4276      	negs	r6, r6
  4019ca:	9208      	str	r2, [sp, #32]
  4019cc:	f043 0304 	orr.w	r3, r3, #4
  4019d0:	f899 2000 	ldrb.w	r2, [r9]
  4019d4:	e76f      	b.n	4018b6 <_vfiprintf_r+0xce>
  4019d6:	9607      	str	r6, [sp, #28]
  4019d8:	f013 0220 	ands.w	r2, r3, #32
  4019dc:	f040 845a 	bne.w	402294 <_vfiprintf_r+0xaac>
  4019e0:	f013 0110 	ands.w	r1, r3, #16
  4019e4:	f040 83f1 	bne.w	4021ca <_vfiprintf_r+0x9e2>
  4019e8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4019ec:	f000 83ed 	beq.w	4021ca <_vfiprintf_r+0x9e2>
  4019f0:	9808      	ldr	r0, [sp, #32]
  4019f2:	460a      	mov	r2, r1
  4019f4:	4601      	mov	r1, r0
  4019f6:	3104      	adds	r1, #4
  4019f8:	8806      	ldrh	r6, [r0, #0]
  4019fa:	9108      	str	r1, [sp, #32]
  4019fc:	2700      	movs	r7, #0
  4019fe:	f04f 0100 	mov.w	r1, #0
  401a02:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401a06:	2500      	movs	r5, #0
  401a08:	1c61      	adds	r1, r4, #1
  401a0a:	f000 8175 	beq.w	401cf8 <_vfiprintf_r+0x510>
  401a0e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401a12:	9103      	str	r1, [sp, #12]
  401a14:	ea56 0107 	orrs.w	r1, r6, r7
  401a18:	f040 8173 	bne.w	401d02 <_vfiprintf_r+0x51a>
  401a1c:	2c00      	cmp	r4, #0
  401a1e:	f040 8356 	bne.w	4020ce <_vfiprintf_r+0x8e6>
  401a22:	2a00      	cmp	r2, #0
  401a24:	f040 83b2 	bne.w	40218c <_vfiprintf_r+0x9a4>
  401a28:	f013 0301 	ands.w	r3, r3, #1
  401a2c:	9305      	str	r3, [sp, #20]
  401a2e:	f000 8447 	beq.w	4022c0 <_vfiprintf_r+0xad8>
  401a32:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  401a36:	2330      	movs	r3, #48	; 0x30
  401a38:	f808 3d41 	strb.w	r3, [r8, #-65]!
  401a3c:	9b05      	ldr	r3, [sp, #20]
  401a3e:	42a3      	cmp	r3, r4
  401a40:	bfb8      	it	lt
  401a42:	4623      	movlt	r3, r4
  401a44:	9302      	str	r3, [sp, #8]
  401a46:	b10d      	cbz	r5, 401a4c <_vfiprintf_r+0x264>
  401a48:	3301      	adds	r3, #1
  401a4a:	9302      	str	r3, [sp, #8]
  401a4c:	9b03      	ldr	r3, [sp, #12]
  401a4e:	f013 0302 	ands.w	r3, r3, #2
  401a52:	9309      	str	r3, [sp, #36]	; 0x24
  401a54:	d002      	beq.n	401a5c <_vfiprintf_r+0x274>
  401a56:	9b02      	ldr	r3, [sp, #8]
  401a58:	3302      	adds	r3, #2
  401a5a:	9302      	str	r3, [sp, #8]
  401a5c:	9b03      	ldr	r3, [sp, #12]
  401a5e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401a62:	930a      	str	r3, [sp, #40]	; 0x28
  401a64:	f040 8263 	bne.w	401f2e <_vfiprintf_r+0x746>
  401a68:	9b07      	ldr	r3, [sp, #28]
  401a6a:	9a02      	ldr	r2, [sp, #8]
  401a6c:	1a9d      	subs	r5, r3, r2
  401a6e:	2d00      	cmp	r5, #0
  401a70:	f340 825d 	ble.w	401f2e <_vfiprintf_r+0x746>
  401a74:	2d10      	cmp	r5, #16
  401a76:	f340 8477 	ble.w	402368 <_vfiprintf_r+0xb80>
  401a7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401a7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401a7e:	4eb9      	ldr	r6, [pc, #740]	; (401d64 <_vfiprintf_r+0x57c>)
  401a80:	46d6      	mov	lr, sl
  401a82:	2710      	movs	r7, #16
  401a84:	46a2      	mov	sl, r4
  401a86:	4619      	mov	r1, r3
  401a88:	9c06      	ldr	r4, [sp, #24]
  401a8a:	e007      	b.n	401a9c <_vfiprintf_r+0x2b4>
  401a8c:	f101 0c02 	add.w	ip, r1, #2
  401a90:	f10e 0e08 	add.w	lr, lr, #8
  401a94:	4601      	mov	r1, r0
  401a96:	3d10      	subs	r5, #16
  401a98:	2d10      	cmp	r5, #16
  401a9a:	dd11      	ble.n	401ac0 <_vfiprintf_r+0x2d8>
  401a9c:	1c48      	adds	r0, r1, #1
  401a9e:	3210      	adds	r2, #16
  401aa0:	2807      	cmp	r0, #7
  401aa2:	9211      	str	r2, [sp, #68]	; 0x44
  401aa4:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401aa8:	9010      	str	r0, [sp, #64]	; 0x40
  401aaa:	ddef      	ble.n	401a8c <_vfiprintf_r+0x2a4>
  401aac:	2a00      	cmp	r2, #0
  401aae:	f040 8231 	bne.w	401f14 <_vfiprintf_r+0x72c>
  401ab2:	3d10      	subs	r5, #16
  401ab4:	2d10      	cmp	r5, #16
  401ab6:	4611      	mov	r1, r2
  401ab8:	f04f 0c01 	mov.w	ip, #1
  401abc:	46de      	mov	lr, fp
  401abe:	dced      	bgt.n	401a9c <_vfiprintf_r+0x2b4>
  401ac0:	4654      	mov	r4, sl
  401ac2:	4661      	mov	r1, ip
  401ac4:	46f2      	mov	sl, lr
  401ac6:	442a      	add	r2, r5
  401ac8:	2907      	cmp	r1, #7
  401aca:	9211      	str	r2, [sp, #68]	; 0x44
  401acc:	f8ca 6000 	str.w	r6, [sl]
  401ad0:	f8ca 5004 	str.w	r5, [sl, #4]
  401ad4:	9110      	str	r1, [sp, #64]	; 0x40
  401ad6:	f300 82e6 	bgt.w	4020a6 <_vfiprintf_r+0x8be>
  401ada:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401ade:	f10a 0a08 	add.w	sl, sl, #8
  401ae2:	1c48      	adds	r0, r1, #1
  401ae4:	2d00      	cmp	r5, #0
  401ae6:	f040 822a 	bne.w	401f3e <_vfiprintf_r+0x756>
  401aea:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401aec:	2b00      	cmp	r3, #0
  401aee:	f000 8244 	beq.w	401f7a <_vfiprintf_r+0x792>
  401af2:	3202      	adds	r2, #2
  401af4:	a90e      	add	r1, sp, #56	; 0x38
  401af6:	2302      	movs	r3, #2
  401af8:	2807      	cmp	r0, #7
  401afa:	9211      	str	r2, [sp, #68]	; 0x44
  401afc:	9010      	str	r0, [sp, #64]	; 0x40
  401afe:	e88a 000a 	stmia.w	sl, {r1, r3}
  401b02:	f340 8236 	ble.w	401f72 <_vfiprintf_r+0x78a>
  401b06:	2a00      	cmp	r2, #0
  401b08:	f040 838b 	bne.w	402222 <_vfiprintf_r+0xa3a>
  401b0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401b0e:	2b80      	cmp	r3, #128	; 0x80
  401b10:	f04f 0001 	mov.w	r0, #1
  401b14:	4611      	mov	r1, r2
  401b16:	46da      	mov	sl, fp
  401b18:	f040 8233 	bne.w	401f82 <_vfiprintf_r+0x79a>
  401b1c:	9b07      	ldr	r3, [sp, #28]
  401b1e:	9d02      	ldr	r5, [sp, #8]
  401b20:	1b5e      	subs	r6, r3, r5
  401b22:	2e00      	cmp	r6, #0
  401b24:	f340 822d 	ble.w	401f82 <_vfiprintf_r+0x79a>
  401b28:	2e10      	cmp	r6, #16
  401b2a:	4d8f      	ldr	r5, [pc, #572]	; (401d68 <_vfiprintf_r+0x580>)
  401b2c:	f340 842f 	ble.w	40238e <_vfiprintf_r+0xba6>
  401b30:	46d4      	mov	ip, sl
  401b32:	2710      	movs	r7, #16
  401b34:	46a2      	mov	sl, r4
  401b36:	9c06      	ldr	r4, [sp, #24]
  401b38:	e007      	b.n	401b4a <_vfiprintf_r+0x362>
  401b3a:	f101 0e02 	add.w	lr, r1, #2
  401b3e:	f10c 0c08 	add.w	ip, ip, #8
  401b42:	4601      	mov	r1, r0
  401b44:	3e10      	subs	r6, #16
  401b46:	2e10      	cmp	r6, #16
  401b48:	dd11      	ble.n	401b6e <_vfiprintf_r+0x386>
  401b4a:	1c48      	adds	r0, r1, #1
  401b4c:	3210      	adds	r2, #16
  401b4e:	2807      	cmp	r0, #7
  401b50:	9211      	str	r2, [sp, #68]	; 0x44
  401b52:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401b56:	9010      	str	r0, [sp, #64]	; 0x40
  401b58:	ddef      	ble.n	401b3a <_vfiprintf_r+0x352>
  401b5a:	2a00      	cmp	r2, #0
  401b5c:	f040 8296 	bne.w	40208c <_vfiprintf_r+0x8a4>
  401b60:	3e10      	subs	r6, #16
  401b62:	2e10      	cmp	r6, #16
  401b64:	f04f 0e01 	mov.w	lr, #1
  401b68:	4611      	mov	r1, r2
  401b6a:	46dc      	mov	ip, fp
  401b6c:	dced      	bgt.n	401b4a <_vfiprintf_r+0x362>
  401b6e:	4654      	mov	r4, sl
  401b70:	46e2      	mov	sl, ip
  401b72:	4432      	add	r2, r6
  401b74:	f1be 0f07 	cmp.w	lr, #7
  401b78:	9211      	str	r2, [sp, #68]	; 0x44
  401b7a:	e88a 0060 	stmia.w	sl, {r5, r6}
  401b7e:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401b82:	f300 835b 	bgt.w	40223c <_vfiprintf_r+0xa54>
  401b86:	9b05      	ldr	r3, [sp, #20]
  401b88:	1ae4      	subs	r4, r4, r3
  401b8a:	2c00      	cmp	r4, #0
  401b8c:	f10a 0a08 	add.w	sl, sl, #8
  401b90:	f10e 0001 	add.w	r0, lr, #1
  401b94:	4671      	mov	r1, lr
  401b96:	f300 81f9 	bgt.w	401f8c <_vfiprintf_r+0x7a4>
  401b9a:	9905      	ldr	r1, [sp, #20]
  401b9c:	f8ca 8000 	str.w	r8, [sl]
  401ba0:	440a      	add	r2, r1
  401ba2:	2807      	cmp	r0, #7
  401ba4:	9211      	str	r2, [sp, #68]	; 0x44
  401ba6:	f8ca 1004 	str.w	r1, [sl, #4]
  401baa:	9010      	str	r0, [sp, #64]	; 0x40
  401bac:	f340 8255 	ble.w	40205a <_vfiprintf_r+0x872>
  401bb0:	2a00      	cmp	r2, #0
  401bb2:	f040 82ee 	bne.w	402192 <_vfiprintf_r+0x9aa>
  401bb6:	9b03      	ldr	r3, [sp, #12]
  401bb8:	9210      	str	r2, [sp, #64]	; 0x40
  401bba:	0758      	lsls	r0, r3, #29
  401bbc:	d538      	bpl.n	401c30 <_vfiprintf_r+0x448>
  401bbe:	9b07      	ldr	r3, [sp, #28]
  401bc0:	9902      	ldr	r1, [sp, #8]
  401bc2:	1a5c      	subs	r4, r3, r1
  401bc4:	2c00      	cmp	r4, #0
  401bc6:	f340 82ba 	ble.w	40213e <_vfiprintf_r+0x956>
  401bca:	46da      	mov	sl, fp
  401bcc:	2c10      	cmp	r4, #16
  401bce:	f340 83da 	ble.w	402386 <_vfiprintf_r+0xb9e>
  401bd2:	9910      	ldr	r1, [sp, #64]	; 0x40
  401bd4:	4e63      	ldr	r6, [pc, #396]	; (401d64 <_vfiprintf_r+0x57c>)
  401bd6:	9f06      	ldr	r7, [sp, #24]
  401bd8:	f8dd 8004 	ldr.w	r8, [sp, #4]
  401bdc:	2510      	movs	r5, #16
  401bde:	e006      	b.n	401bee <_vfiprintf_r+0x406>
  401be0:	1c88      	adds	r0, r1, #2
  401be2:	f10a 0a08 	add.w	sl, sl, #8
  401be6:	4619      	mov	r1, r3
  401be8:	3c10      	subs	r4, #16
  401bea:	2c10      	cmp	r4, #16
  401bec:	dd13      	ble.n	401c16 <_vfiprintf_r+0x42e>
  401bee:	1c4b      	adds	r3, r1, #1
  401bf0:	3210      	adds	r2, #16
  401bf2:	2b07      	cmp	r3, #7
  401bf4:	9211      	str	r2, [sp, #68]	; 0x44
  401bf6:	f8ca 6000 	str.w	r6, [sl]
  401bfa:	f8ca 5004 	str.w	r5, [sl, #4]
  401bfe:	9310      	str	r3, [sp, #64]	; 0x40
  401c00:	ddee      	ble.n	401be0 <_vfiprintf_r+0x3f8>
  401c02:	2a00      	cmp	r2, #0
  401c04:	f040 820b 	bne.w	40201e <_vfiprintf_r+0x836>
  401c08:	3c10      	subs	r4, #16
  401c0a:	2c10      	cmp	r4, #16
  401c0c:	f04f 0001 	mov.w	r0, #1
  401c10:	4611      	mov	r1, r2
  401c12:	46da      	mov	sl, fp
  401c14:	dceb      	bgt.n	401bee <_vfiprintf_r+0x406>
  401c16:	4422      	add	r2, r4
  401c18:	2807      	cmp	r0, #7
  401c1a:	9211      	str	r2, [sp, #68]	; 0x44
  401c1c:	f8ca 6000 	str.w	r6, [sl]
  401c20:	f8ca 4004 	str.w	r4, [sl, #4]
  401c24:	9010      	str	r0, [sp, #64]	; 0x40
  401c26:	f340 8223 	ble.w	402070 <_vfiprintf_r+0x888>
  401c2a:	2a00      	cmp	r2, #0
  401c2c:	f040 8367 	bne.w	4022fe <_vfiprintf_r+0xb16>
  401c30:	9b04      	ldr	r3, [sp, #16]
  401c32:	9a07      	ldr	r2, [sp, #28]
  401c34:	9902      	ldr	r1, [sp, #8]
  401c36:	428a      	cmp	r2, r1
  401c38:	bfac      	ite	ge
  401c3a:	189b      	addge	r3, r3, r2
  401c3c:	185b      	addlt	r3, r3, r1
  401c3e:	9304      	str	r3, [sp, #16]
  401c40:	e21f      	b.n	402082 <_vfiprintf_r+0x89a>
  401c42:	9607      	str	r6, [sp, #28]
  401c44:	069e      	lsls	r6, r3, #26
  401c46:	f100 8319 	bmi.w	40227c <_vfiprintf_r+0xa94>
  401c4a:	9908      	ldr	r1, [sp, #32]
  401c4c:	06dd      	lsls	r5, r3, #27
  401c4e:	460a      	mov	r2, r1
  401c50:	f100 82b5 	bmi.w	4021be <_vfiprintf_r+0x9d6>
  401c54:	0658      	lsls	r0, r3, #25
  401c56:	f140 82b2 	bpl.w	4021be <_vfiprintf_r+0x9d6>
  401c5a:	880e      	ldrh	r6, [r1, #0]
  401c5c:	3104      	adds	r1, #4
  401c5e:	2700      	movs	r7, #0
  401c60:	2201      	movs	r2, #1
  401c62:	9108      	str	r1, [sp, #32]
  401c64:	e6cb      	b.n	4019fe <_vfiprintf_r+0x216>
  401c66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401c6a:	f899 2000 	ldrb.w	r2, [r9]
  401c6e:	e622      	b.n	4018b6 <_vfiprintf_r+0xce>
  401c70:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401c74:	2600      	movs	r6, #0
  401c76:	f819 2b01 	ldrb.w	r2, [r9], #1
  401c7a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401c7e:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401c82:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401c86:	2909      	cmp	r1, #9
  401c88:	d9f5      	bls.n	401c76 <_vfiprintf_r+0x48e>
  401c8a:	e616      	b.n	4018ba <_vfiprintf_r+0xd2>
  401c8c:	9908      	ldr	r1, [sp, #32]
  401c8e:	9607      	str	r6, [sp, #28]
  401c90:	680a      	ldr	r2, [r1, #0]
  401c92:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401c96:	f04f 0000 	mov.w	r0, #0
  401c9a:	460a      	mov	r2, r1
  401c9c:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401ca0:	3204      	adds	r2, #4
  401ca2:	2001      	movs	r0, #1
  401ca4:	9002      	str	r0, [sp, #8]
  401ca6:	9208      	str	r2, [sp, #32]
  401ca8:	9005      	str	r0, [sp, #20]
  401caa:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  401cae:	9303      	str	r3, [sp, #12]
  401cb0:	2400      	movs	r4, #0
  401cb2:	e6cb      	b.n	401a4c <_vfiprintf_r+0x264>
  401cb4:	9607      	str	r6, [sp, #28]
  401cb6:	2800      	cmp	r0, #0
  401cb8:	f040 8382 	bne.w	4023c0 <_vfiprintf_r+0xbd8>
  401cbc:	069e      	lsls	r6, r3, #26
  401cbe:	f100 82d1 	bmi.w	402264 <_vfiprintf_r+0xa7c>
  401cc2:	06dd      	lsls	r5, r3, #27
  401cc4:	f100 828d 	bmi.w	4021e2 <_vfiprintf_r+0x9fa>
  401cc8:	0658      	lsls	r0, r3, #25
  401cca:	f140 828a 	bpl.w	4021e2 <_vfiprintf_r+0x9fa>
  401cce:	9d08      	ldr	r5, [sp, #32]
  401cd0:	f9b5 6000 	ldrsh.w	r6, [r5]
  401cd4:	462a      	mov	r2, r5
  401cd6:	17f7      	asrs	r7, r6, #31
  401cd8:	3204      	adds	r2, #4
  401cda:	4630      	mov	r0, r6
  401cdc:	4639      	mov	r1, r7
  401cde:	9208      	str	r2, [sp, #32]
  401ce0:	2800      	cmp	r0, #0
  401ce2:	f171 0200 	sbcs.w	r2, r1, #0
  401ce6:	f2c0 82ee 	blt.w	4022c6 <_vfiprintf_r+0xade>
  401cea:	1c61      	adds	r1, r4, #1
  401cec:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401cf0:	f04f 0201 	mov.w	r2, #1
  401cf4:	f47f ae8b 	bne.w	401a0e <_vfiprintf_r+0x226>
  401cf8:	ea56 0107 	orrs.w	r1, r6, r7
  401cfc:	f000 81e8 	beq.w	4020d0 <_vfiprintf_r+0x8e8>
  401d00:	9303      	str	r3, [sp, #12]
  401d02:	2a01      	cmp	r2, #1
  401d04:	f000 8225 	beq.w	402152 <_vfiprintf_r+0x96a>
  401d08:	2a02      	cmp	r2, #2
  401d0a:	f040 81f5 	bne.w	4020f8 <_vfiprintf_r+0x910>
  401d0e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401d10:	46d8      	mov	r8, fp
  401d12:	0933      	lsrs	r3, r6, #4
  401d14:	f006 010f 	and.w	r1, r6, #15
  401d18:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401d1c:	093a      	lsrs	r2, r7, #4
  401d1e:	461e      	mov	r6, r3
  401d20:	4617      	mov	r7, r2
  401d22:	5c43      	ldrb	r3, [r0, r1]
  401d24:	f808 3d01 	strb.w	r3, [r8, #-1]!
  401d28:	ea56 0307 	orrs.w	r3, r6, r7
  401d2c:	d1f1      	bne.n	401d12 <_vfiprintf_r+0x52a>
  401d2e:	ebab 0308 	sub.w	r3, fp, r8
  401d32:	9305      	str	r3, [sp, #20]
  401d34:	e682      	b.n	401a3c <_vfiprintf_r+0x254>
  401d36:	f899 2000 	ldrb.w	r2, [r9]
  401d3a:	2d00      	cmp	r5, #0
  401d3c:	f47f adbb 	bne.w	4018b6 <_vfiprintf_r+0xce>
  401d40:	2001      	movs	r0, #1
  401d42:	2520      	movs	r5, #32
  401d44:	e5b7      	b.n	4018b6 <_vfiprintf_r+0xce>
  401d46:	9607      	str	r6, [sp, #28]
  401d48:	2800      	cmp	r0, #0
  401d4a:	f040 8336 	bne.w	4023ba <_vfiprintf_r+0xbd2>
  401d4e:	f043 0310 	orr.w	r3, r3, #16
  401d52:	e7b3      	b.n	401cbc <_vfiprintf_r+0x4d4>
  401d54:	9607      	str	r6, [sp, #28]
  401d56:	f043 0310 	orr.w	r3, r3, #16
  401d5a:	e63d      	b.n	4019d8 <_vfiprintf_r+0x1f0>
  401d5c:	9607      	str	r6, [sp, #28]
  401d5e:	f043 0310 	orr.w	r3, r3, #16
  401d62:	e76f      	b.n	401c44 <_vfiprintf_r+0x45c>
  401d64:	00404340 	.word	0x00404340
  401d68:	00404350 	.word	0x00404350
  401d6c:	9607      	str	r6, [sp, #28]
  401d6e:	2800      	cmp	r0, #0
  401d70:	f040 832c 	bne.w	4023cc <_vfiprintf_r+0xbe4>
  401d74:	49b0      	ldr	r1, [pc, #704]	; (402038 <_vfiprintf_r+0x850>)
  401d76:	910b      	str	r1, [sp, #44]	; 0x2c
  401d78:	069f      	lsls	r7, r3, #26
  401d7a:	f100 8297 	bmi.w	4022ac <_vfiprintf_r+0xac4>
  401d7e:	9808      	ldr	r0, [sp, #32]
  401d80:	06de      	lsls	r6, r3, #27
  401d82:	4601      	mov	r1, r0
  401d84:	f100 8228 	bmi.w	4021d8 <_vfiprintf_r+0x9f0>
  401d88:	065d      	lsls	r5, r3, #25
  401d8a:	f140 8225 	bpl.w	4021d8 <_vfiprintf_r+0x9f0>
  401d8e:	3104      	adds	r1, #4
  401d90:	8806      	ldrh	r6, [r0, #0]
  401d92:	9108      	str	r1, [sp, #32]
  401d94:	2700      	movs	r7, #0
  401d96:	07d8      	lsls	r0, r3, #31
  401d98:	f140 81d9 	bpl.w	40214e <_vfiprintf_r+0x966>
  401d9c:	ea56 0107 	orrs.w	r1, r6, r7
  401da0:	f000 81d5 	beq.w	40214e <_vfiprintf_r+0x966>
  401da4:	2130      	movs	r1, #48	; 0x30
  401da6:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401daa:	f043 0302 	orr.w	r3, r3, #2
  401dae:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401db2:	2202      	movs	r2, #2
  401db4:	e623      	b.n	4019fe <_vfiprintf_r+0x216>
  401db6:	f899 2000 	ldrb.w	r2, [r9]
  401dba:	2a2a      	cmp	r2, #42	; 0x2a
  401dbc:	f109 0701 	add.w	r7, r9, #1
  401dc0:	f000 82f0 	beq.w	4023a4 <_vfiprintf_r+0xbbc>
  401dc4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401dc8:	2909      	cmp	r1, #9
  401dca:	46b9      	mov	r9, r7
  401dcc:	f04f 0400 	mov.w	r4, #0
  401dd0:	f63f ad73 	bhi.w	4018ba <_vfiprintf_r+0xd2>
  401dd4:	f819 2b01 	ldrb.w	r2, [r9], #1
  401dd8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401ddc:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401de0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401de4:	2909      	cmp	r1, #9
  401de6:	d9f5      	bls.n	401dd4 <_vfiprintf_r+0x5ec>
  401de8:	e567      	b.n	4018ba <_vfiprintf_r+0xd2>
  401dea:	f899 2000 	ldrb.w	r2, [r9]
  401dee:	2a6c      	cmp	r2, #108	; 0x6c
  401df0:	bf03      	ittte	eq
  401df2:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  401df6:	f043 0320 	orreq.w	r3, r3, #32
  401dfa:	f109 0901 	addeq.w	r9, r9, #1
  401dfe:	f043 0310 	orrne.w	r3, r3, #16
  401e02:	e558      	b.n	4018b6 <_vfiprintf_r+0xce>
  401e04:	9908      	ldr	r1, [sp, #32]
  401e06:	680e      	ldr	r6, [r1, #0]
  401e08:	460a      	mov	r2, r1
  401e0a:	2e00      	cmp	r6, #0
  401e0c:	f102 0204 	add.w	r2, r2, #4
  401e10:	f6ff adda 	blt.w	4019c8 <_vfiprintf_r+0x1e0>
  401e14:	9208      	str	r2, [sp, #32]
  401e16:	f899 2000 	ldrb.w	r2, [r9]
  401e1a:	e54c      	b.n	4018b6 <_vfiprintf_r+0xce>
  401e1c:	9607      	str	r6, [sp, #28]
  401e1e:	2800      	cmp	r0, #0
  401e20:	f040 82da 	bne.w	4023d8 <_vfiprintf_r+0xbf0>
  401e24:	4985      	ldr	r1, [pc, #532]	; (40203c <_vfiprintf_r+0x854>)
  401e26:	910b      	str	r1, [sp, #44]	; 0x2c
  401e28:	e7a6      	b.n	401d78 <_vfiprintf_r+0x590>
  401e2a:	9808      	ldr	r0, [sp, #32]
  401e2c:	4a83      	ldr	r2, [pc, #524]	; (40203c <_vfiprintf_r+0x854>)
  401e2e:	9607      	str	r6, [sp, #28]
  401e30:	920b      	str	r2, [sp, #44]	; 0x2c
  401e32:	6806      	ldr	r6, [r0, #0]
  401e34:	2278      	movs	r2, #120	; 0x78
  401e36:	2130      	movs	r1, #48	; 0x30
  401e38:	3004      	adds	r0, #4
  401e3a:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401e3e:	f043 0302 	orr.w	r3, r3, #2
  401e42:	9008      	str	r0, [sp, #32]
  401e44:	2700      	movs	r7, #0
  401e46:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401e4a:	2202      	movs	r2, #2
  401e4c:	e5d7      	b.n	4019fe <_vfiprintf_r+0x216>
  401e4e:	f043 0320 	orr.w	r3, r3, #32
  401e52:	f899 2000 	ldrb.w	r2, [r9]
  401e56:	e52e      	b.n	4018b6 <_vfiprintf_r+0xce>
  401e58:	9908      	ldr	r1, [sp, #32]
  401e5a:	9607      	str	r6, [sp, #28]
  401e5c:	f8d1 8000 	ldr.w	r8, [r1]
  401e60:	f04f 0200 	mov.w	r2, #0
  401e64:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401e68:	1d0e      	adds	r6, r1, #4
  401e6a:	f1b8 0f00 	cmp.w	r8, #0
  401e6e:	f000 8281 	beq.w	402374 <_vfiprintf_r+0xb8c>
  401e72:	1c67      	adds	r7, r4, #1
  401e74:	f000 8260 	beq.w	402338 <_vfiprintf_r+0xb50>
  401e78:	4622      	mov	r2, r4
  401e7a:	2100      	movs	r1, #0
  401e7c:	4640      	mov	r0, r8
  401e7e:	9302      	str	r3, [sp, #8]
  401e80:	f001 fb3e 	bl	403500 <memchr>
  401e84:	9b02      	ldr	r3, [sp, #8]
  401e86:	2800      	cmp	r0, #0
  401e88:	f000 8284 	beq.w	402394 <_vfiprintf_r+0xbac>
  401e8c:	eba0 0208 	sub.w	r2, r0, r8
  401e90:	9205      	str	r2, [sp, #20]
  401e92:	9608      	str	r6, [sp, #32]
  401e94:	9303      	str	r3, [sp, #12]
  401e96:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401e9a:	2400      	movs	r4, #0
  401e9c:	e5ce      	b.n	401a3c <_vfiprintf_r+0x254>
  401e9e:	f043 0301 	orr.w	r3, r3, #1
  401ea2:	f899 2000 	ldrb.w	r2, [r9]
  401ea6:	e506      	b.n	4018b6 <_vfiprintf_r+0xce>
  401ea8:	f899 2000 	ldrb.w	r2, [r9]
  401eac:	2001      	movs	r0, #1
  401eae:	252b      	movs	r5, #43	; 0x2b
  401eb0:	e501      	b.n	4018b6 <_vfiprintf_r+0xce>
  401eb2:	2800      	cmp	r0, #0
  401eb4:	f040 8287 	bne.w	4023c6 <_vfiprintf_r+0xbde>
  401eb8:	0699      	lsls	r1, r3, #26
  401eba:	f100 8231 	bmi.w	402320 <_vfiprintf_r+0xb38>
  401ebe:	06da      	lsls	r2, r3, #27
  401ec0:	d421      	bmi.n	401f06 <_vfiprintf_r+0x71e>
  401ec2:	065b      	lsls	r3, r3, #25
  401ec4:	d51f      	bpl.n	401f06 <_vfiprintf_r+0x71e>
  401ec6:	9a08      	ldr	r2, [sp, #32]
  401ec8:	6813      	ldr	r3, [r2, #0]
  401eca:	3204      	adds	r2, #4
  401ecc:	9208      	str	r2, [sp, #32]
  401ece:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  401ed2:	801a      	strh	r2, [r3, #0]
  401ed4:	e4ba      	b.n	40184c <_vfiprintf_r+0x64>
  401ed6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401eda:	f899 2000 	ldrb.w	r2, [r9]
  401ede:	e4ea      	b.n	4018b6 <_vfiprintf_r+0xce>
  401ee0:	9607      	str	r6, [sp, #28]
  401ee2:	2800      	cmp	r0, #0
  401ee4:	f040 8275 	bne.w	4023d2 <_vfiprintf_r+0xbea>
  401ee8:	2a00      	cmp	r2, #0
  401eea:	f000 8088 	beq.w	401ffe <_vfiprintf_r+0x816>
  401eee:	2101      	movs	r1, #1
  401ef0:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401ef4:	f04f 0200 	mov.w	r2, #0
  401ef8:	9102      	str	r1, [sp, #8]
  401efa:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401efe:	9105      	str	r1, [sp, #20]
  401f00:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  401f04:	e6d3      	b.n	401cae <_vfiprintf_r+0x4c6>
  401f06:	9a08      	ldr	r2, [sp, #32]
  401f08:	6813      	ldr	r3, [r2, #0]
  401f0a:	3204      	adds	r2, #4
  401f0c:	9208      	str	r2, [sp, #32]
  401f0e:	9a04      	ldr	r2, [sp, #16]
  401f10:	601a      	str	r2, [r3, #0]
  401f12:	e49b      	b.n	40184c <_vfiprintf_r+0x64>
  401f14:	aa0f      	add	r2, sp, #60	; 0x3c
  401f16:	9901      	ldr	r1, [sp, #4]
  401f18:	4620      	mov	r0, r4
  401f1a:	f7ff fc25 	bl	401768 <__sprint_r.part.0>
  401f1e:	2800      	cmp	r0, #0
  401f20:	d174      	bne.n	40200c <_vfiprintf_r+0x824>
  401f22:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f24:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f26:	f101 0c01 	add.w	ip, r1, #1
  401f2a:	46de      	mov	lr, fp
  401f2c:	e5b3      	b.n	401a96 <_vfiprintf_r+0x2ae>
  401f2e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f30:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f32:	1c48      	adds	r0, r1, #1
  401f34:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401f38:	2d00      	cmp	r5, #0
  401f3a:	f43f add6 	beq.w	401aea <_vfiprintf_r+0x302>
  401f3e:	3201      	adds	r2, #1
  401f40:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401f44:	2101      	movs	r1, #1
  401f46:	2807      	cmp	r0, #7
  401f48:	9211      	str	r2, [sp, #68]	; 0x44
  401f4a:	9010      	str	r0, [sp, #64]	; 0x40
  401f4c:	f8ca 5000 	str.w	r5, [sl]
  401f50:	f8ca 1004 	str.w	r1, [sl, #4]
  401f54:	f340 80b6 	ble.w	4020c4 <_vfiprintf_r+0x8dc>
  401f58:	2a00      	cmp	r2, #0
  401f5a:	f040 8155 	bne.w	402208 <_vfiprintf_r+0xa20>
  401f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f60:	2b00      	cmp	r3, #0
  401f62:	f43f add3 	beq.w	401b0c <_vfiprintf_r+0x324>
  401f66:	ab0e      	add	r3, sp, #56	; 0x38
  401f68:	2202      	movs	r2, #2
  401f6a:	4608      	mov	r0, r1
  401f6c:	931c      	str	r3, [sp, #112]	; 0x70
  401f6e:	921d      	str	r2, [sp, #116]	; 0x74
  401f70:	46da      	mov	sl, fp
  401f72:	4601      	mov	r1, r0
  401f74:	f10a 0a08 	add.w	sl, sl, #8
  401f78:	3001      	adds	r0, #1
  401f7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401f7c:	2b80      	cmp	r3, #128	; 0x80
  401f7e:	f43f adcd 	beq.w	401b1c <_vfiprintf_r+0x334>
  401f82:	9b05      	ldr	r3, [sp, #20]
  401f84:	1ae4      	subs	r4, r4, r3
  401f86:	2c00      	cmp	r4, #0
  401f88:	f77f ae07 	ble.w	401b9a <_vfiprintf_r+0x3b2>
  401f8c:	2c10      	cmp	r4, #16
  401f8e:	4d2c      	ldr	r5, [pc, #176]	; (402040 <_vfiprintf_r+0x858>)
  401f90:	dd1d      	ble.n	401fce <_vfiprintf_r+0x7e6>
  401f92:	46d6      	mov	lr, sl
  401f94:	2610      	movs	r6, #16
  401f96:	9f06      	ldr	r7, [sp, #24]
  401f98:	f8dd a004 	ldr.w	sl, [sp, #4]
  401f9c:	e006      	b.n	401fac <_vfiprintf_r+0x7c4>
  401f9e:	1c88      	adds	r0, r1, #2
  401fa0:	f10e 0e08 	add.w	lr, lr, #8
  401fa4:	4619      	mov	r1, r3
  401fa6:	3c10      	subs	r4, #16
  401fa8:	2c10      	cmp	r4, #16
  401faa:	dd0f      	ble.n	401fcc <_vfiprintf_r+0x7e4>
  401fac:	1c4b      	adds	r3, r1, #1
  401fae:	3210      	adds	r2, #16
  401fb0:	2b07      	cmp	r3, #7
  401fb2:	9211      	str	r2, [sp, #68]	; 0x44
  401fb4:	e88e 0060 	stmia.w	lr, {r5, r6}
  401fb8:	9310      	str	r3, [sp, #64]	; 0x40
  401fba:	ddf0      	ble.n	401f9e <_vfiprintf_r+0x7b6>
  401fbc:	b9a2      	cbnz	r2, 401fe8 <_vfiprintf_r+0x800>
  401fbe:	3c10      	subs	r4, #16
  401fc0:	2c10      	cmp	r4, #16
  401fc2:	f04f 0001 	mov.w	r0, #1
  401fc6:	4611      	mov	r1, r2
  401fc8:	46de      	mov	lr, fp
  401fca:	dcef      	bgt.n	401fac <_vfiprintf_r+0x7c4>
  401fcc:	46f2      	mov	sl, lr
  401fce:	4422      	add	r2, r4
  401fd0:	2807      	cmp	r0, #7
  401fd2:	9211      	str	r2, [sp, #68]	; 0x44
  401fd4:	f8ca 5000 	str.w	r5, [sl]
  401fd8:	f8ca 4004 	str.w	r4, [sl, #4]
  401fdc:	9010      	str	r0, [sp, #64]	; 0x40
  401fde:	dc31      	bgt.n	402044 <_vfiprintf_r+0x85c>
  401fe0:	f10a 0a08 	add.w	sl, sl, #8
  401fe4:	3001      	adds	r0, #1
  401fe6:	e5d8      	b.n	401b9a <_vfiprintf_r+0x3b2>
  401fe8:	aa0f      	add	r2, sp, #60	; 0x3c
  401fea:	4651      	mov	r1, sl
  401fec:	4638      	mov	r0, r7
  401fee:	f7ff fbbb 	bl	401768 <__sprint_r.part.0>
  401ff2:	b958      	cbnz	r0, 40200c <_vfiprintf_r+0x824>
  401ff4:	9910      	ldr	r1, [sp, #64]	; 0x40
  401ff6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ff8:	1c48      	adds	r0, r1, #1
  401ffa:	46de      	mov	lr, fp
  401ffc:	e7d3      	b.n	401fa6 <_vfiprintf_r+0x7be>
  401ffe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402000:	b123      	cbz	r3, 40200c <_vfiprintf_r+0x824>
  402002:	9806      	ldr	r0, [sp, #24]
  402004:	9901      	ldr	r1, [sp, #4]
  402006:	aa0f      	add	r2, sp, #60	; 0x3c
  402008:	f7ff fbae 	bl	401768 <__sprint_r.part.0>
  40200c:	9b01      	ldr	r3, [sp, #4]
  40200e:	899b      	ldrh	r3, [r3, #12]
  402010:	065b      	lsls	r3, r3, #25
  402012:	f57f acd2 	bpl.w	4019ba <_vfiprintf_r+0x1d2>
  402016:	f04f 33ff 	mov.w	r3, #4294967295
  40201a:	9304      	str	r3, [sp, #16]
  40201c:	e4cd      	b.n	4019ba <_vfiprintf_r+0x1d2>
  40201e:	aa0f      	add	r2, sp, #60	; 0x3c
  402020:	4641      	mov	r1, r8
  402022:	4638      	mov	r0, r7
  402024:	f7ff fba0 	bl	401768 <__sprint_r.part.0>
  402028:	2800      	cmp	r0, #0
  40202a:	d1ef      	bne.n	40200c <_vfiprintf_r+0x824>
  40202c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40202e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402030:	1c48      	adds	r0, r1, #1
  402032:	46da      	mov	sl, fp
  402034:	e5d8      	b.n	401be8 <_vfiprintf_r+0x400>
  402036:	bf00      	nop
  402038:	00404310 	.word	0x00404310
  40203c:	00404324 	.word	0x00404324
  402040:	00404350 	.word	0x00404350
  402044:	2a00      	cmp	r2, #0
  402046:	f040 8100 	bne.w	40224a <_vfiprintf_r+0xa62>
  40204a:	9a05      	ldr	r2, [sp, #20]
  40204c:	921d      	str	r2, [sp, #116]	; 0x74
  40204e:	2301      	movs	r3, #1
  402050:	9211      	str	r2, [sp, #68]	; 0x44
  402052:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  402056:	9310      	str	r3, [sp, #64]	; 0x40
  402058:	46da      	mov	sl, fp
  40205a:	f10a 0a08 	add.w	sl, sl, #8
  40205e:	9b03      	ldr	r3, [sp, #12]
  402060:	0759      	lsls	r1, r3, #29
  402062:	d505      	bpl.n	402070 <_vfiprintf_r+0x888>
  402064:	9b07      	ldr	r3, [sp, #28]
  402066:	9902      	ldr	r1, [sp, #8]
  402068:	1a5c      	subs	r4, r3, r1
  40206a:	2c00      	cmp	r4, #0
  40206c:	f73f adae 	bgt.w	401bcc <_vfiprintf_r+0x3e4>
  402070:	9b04      	ldr	r3, [sp, #16]
  402072:	9907      	ldr	r1, [sp, #28]
  402074:	9802      	ldr	r0, [sp, #8]
  402076:	4281      	cmp	r1, r0
  402078:	bfac      	ite	ge
  40207a:	185b      	addge	r3, r3, r1
  40207c:	181b      	addlt	r3, r3, r0
  40207e:	9304      	str	r3, [sp, #16]
  402080:	bb7a      	cbnz	r2, 4020e2 <_vfiprintf_r+0x8fa>
  402082:	2300      	movs	r3, #0
  402084:	9310      	str	r3, [sp, #64]	; 0x40
  402086:	46da      	mov	sl, fp
  402088:	f7ff bbe0 	b.w	40184c <_vfiprintf_r+0x64>
  40208c:	aa0f      	add	r2, sp, #60	; 0x3c
  40208e:	9901      	ldr	r1, [sp, #4]
  402090:	4620      	mov	r0, r4
  402092:	f7ff fb69 	bl	401768 <__sprint_r.part.0>
  402096:	2800      	cmp	r0, #0
  402098:	d1b8      	bne.n	40200c <_vfiprintf_r+0x824>
  40209a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40209c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40209e:	f101 0e01 	add.w	lr, r1, #1
  4020a2:	46dc      	mov	ip, fp
  4020a4:	e54e      	b.n	401b44 <_vfiprintf_r+0x35c>
  4020a6:	2a00      	cmp	r2, #0
  4020a8:	f040 811c 	bne.w	4022e4 <_vfiprintf_r+0xafc>
  4020ac:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4020b0:	2900      	cmp	r1, #0
  4020b2:	f000 8111 	beq.w	4022d8 <_vfiprintf_r+0xaf0>
  4020b6:	2201      	movs	r2, #1
  4020b8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4020bc:	4610      	mov	r0, r2
  4020be:	921d      	str	r2, [sp, #116]	; 0x74
  4020c0:	911c      	str	r1, [sp, #112]	; 0x70
  4020c2:	46da      	mov	sl, fp
  4020c4:	4601      	mov	r1, r0
  4020c6:	f10a 0a08 	add.w	sl, sl, #8
  4020ca:	3001      	adds	r0, #1
  4020cc:	e50d      	b.n	401aea <_vfiprintf_r+0x302>
  4020ce:	9b03      	ldr	r3, [sp, #12]
  4020d0:	2a01      	cmp	r2, #1
  4020d2:	f000 8090 	beq.w	4021f6 <_vfiprintf_r+0xa0e>
  4020d6:	2a02      	cmp	r2, #2
  4020d8:	d10b      	bne.n	4020f2 <_vfiprintf_r+0x90a>
  4020da:	9303      	str	r3, [sp, #12]
  4020dc:	2600      	movs	r6, #0
  4020de:	2700      	movs	r7, #0
  4020e0:	e615      	b.n	401d0e <_vfiprintf_r+0x526>
  4020e2:	aa0f      	add	r2, sp, #60	; 0x3c
  4020e4:	9901      	ldr	r1, [sp, #4]
  4020e6:	9806      	ldr	r0, [sp, #24]
  4020e8:	f7ff fb3e 	bl	401768 <__sprint_r.part.0>
  4020ec:	2800      	cmp	r0, #0
  4020ee:	d0c8      	beq.n	402082 <_vfiprintf_r+0x89a>
  4020f0:	e78c      	b.n	40200c <_vfiprintf_r+0x824>
  4020f2:	9303      	str	r3, [sp, #12]
  4020f4:	2600      	movs	r6, #0
  4020f6:	2700      	movs	r7, #0
  4020f8:	4659      	mov	r1, fp
  4020fa:	e000      	b.n	4020fe <_vfiprintf_r+0x916>
  4020fc:	4641      	mov	r1, r8
  4020fe:	08f2      	lsrs	r2, r6, #3
  402100:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402104:	08f8      	lsrs	r0, r7, #3
  402106:	f006 0307 	and.w	r3, r6, #7
  40210a:	4607      	mov	r7, r0
  40210c:	4616      	mov	r6, r2
  40210e:	3330      	adds	r3, #48	; 0x30
  402110:	ea56 0207 	orrs.w	r2, r6, r7
  402114:	f801 3c01 	strb.w	r3, [r1, #-1]
  402118:	f101 38ff 	add.w	r8, r1, #4294967295
  40211c:	d1ee      	bne.n	4020fc <_vfiprintf_r+0x914>
  40211e:	9a03      	ldr	r2, [sp, #12]
  402120:	07d6      	lsls	r6, r2, #31
  402122:	f57f ae04 	bpl.w	401d2e <_vfiprintf_r+0x546>
  402126:	2b30      	cmp	r3, #48	; 0x30
  402128:	f43f ae01 	beq.w	401d2e <_vfiprintf_r+0x546>
  40212c:	3902      	subs	r1, #2
  40212e:	2330      	movs	r3, #48	; 0x30
  402130:	f808 3c01 	strb.w	r3, [r8, #-1]
  402134:	ebab 0301 	sub.w	r3, fp, r1
  402138:	9305      	str	r3, [sp, #20]
  40213a:	4688      	mov	r8, r1
  40213c:	e47e      	b.n	401a3c <_vfiprintf_r+0x254>
  40213e:	9b04      	ldr	r3, [sp, #16]
  402140:	9a07      	ldr	r2, [sp, #28]
  402142:	428a      	cmp	r2, r1
  402144:	bfac      	ite	ge
  402146:	189b      	addge	r3, r3, r2
  402148:	185b      	addlt	r3, r3, r1
  40214a:	9304      	str	r3, [sp, #16]
  40214c:	e799      	b.n	402082 <_vfiprintf_r+0x89a>
  40214e:	2202      	movs	r2, #2
  402150:	e455      	b.n	4019fe <_vfiprintf_r+0x216>
  402152:	2f00      	cmp	r7, #0
  402154:	bf08      	it	eq
  402156:	2e0a      	cmpeq	r6, #10
  402158:	d34c      	bcc.n	4021f4 <_vfiprintf_r+0xa0c>
  40215a:	46d8      	mov	r8, fp
  40215c:	4630      	mov	r0, r6
  40215e:	4639      	mov	r1, r7
  402160:	220a      	movs	r2, #10
  402162:	2300      	movs	r3, #0
  402164:	f001 ff36 	bl	403fd4 <__aeabi_uldivmod>
  402168:	3230      	adds	r2, #48	; 0x30
  40216a:	f808 2d01 	strb.w	r2, [r8, #-1]!
  40216e:	4630      	mov	r0, r6
  402170:	4639      	mov	r1, r7
  402172:	2300      	movs	r3, #0
  402174:	220a      	movs	r2, #10
  402176:	f001 ff2d 	bl	403fd4 <__aeabi_uldivmod>
  40217a:	4606      	mov	r6, r0
  40217c:	460f      	mov	r7, r1
  40217e:	ea56 0307 	orrs.w	r3, r6, r7
  402182:	d1eb      	bne.n	40215c <_vfiprintf_r+0x974>
  402184:	ebab 0308 	sub.w	r3, fp, r8
  402188:	9305      	str	r3, [sp, #20]
  40218a:	e457      	b.n	401a3c <_vfiprintf_r+0x254>
  40218c:	9405      	str	r4, [sp, #20]
  40218e:	46d8      	mov	r8, fp
  402190:	e454      	b.n	401a3c <_vfiprintf_r+0x254>
  402192:	aa0f      	add	r2, sp, #60	; 0x3c
  402194:	9901      	ldr	r1, [sp, #4]
  402196:	9806      	ldr	r0, [sp, #24]
  402198:	f7ff fae6 	bl	401768 <__sprint_r.part.0>
  40219c:	2800      	cmp	r0, #0
  40219e:	f47f af35 	bne.w	40200c <_vfiprintf_r+0x824>
  4021a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021a4:	46da      	mov	sl, fp
  4021a6:	e75a      	b.n	40205e <_vfiprintf_r+0x876>
  4021a8:	aa0f      	add	r2, sp, #60	; 0x3c
  4021aa:	9901      	ldr	r1, [sp, #4]
  4021ac:	9806      	ldr	r0, [sp, #24]
  4021ae:	f7ff fadb 	bl	401768 <__sprint_r.part.0>
  4021b2:	2800      	cmp	r0, #0
  4021b4:	f47f af2a 	bne.w	40200c <_vfiprintf_r+0x824>
  4021b8:	46da      	mov	sl, fp
  4021ba:	f7ff bbe0 	b.w	40197e <_vfiprintf_r+0x196>
  4021be:	3104      	adds	r1, #4
  4021c0:	6816      	ldr	r6, [r2, #0]
  4021c2:	9108      	str	r1, [sp, #32]
  4021c4:	2201      	movs	r2, #1
  4021c6:	2700      	movs	r7, #0
  4021c8:	e419      	b.n	4019fe <_vfiprintf_r+0x216>
  4021ca:	9808      	ldr	r0, [sp, #32]
  4021cc:	4601      	mov	r1, r0
  4021ce:	3104      	adds	r1, #4
  4021d0:	6806      	ldr	r6, [r0, #0]
  4021d2:	9108      	str	r1, [sp, #32]
  4021d4:	2700      	movs	r7, #0
  4021d6:	e412      	b.n	4019fe <_vfiprintf_r+0x216>
  4021d8:	680e      	ldr	r6, [r1, #0]
  4021da:	3104      	adds	r1, #4
  4021dc:	9108      	str	r1, [sp, #32]
  4021de:	2700      	movs	r7, #0
  4021e0:	e5d9      	b.n	401d96 <_vfiprintf_r+0x5ae>
  4021e2:	9908      	ldr	r1, [sp, #32]
  4021e4:	680e      	ldr	r6, [r1, #0]
  4021e6:	460a      	mov	r2, r1
  4021e8:	17f7      	asrs	r7, r6, #31
  4021ea:	3204      	adds	r2, #4
  4021ec:	9208      	str	r2, [sp, #32]
  4021ee:	4630      	mov	r0, r6
  4021f0:	4639      	mov	r1, r7
  4021f2:	e575      	b.n	401ce0 <_vfiprintf_r+0x4f8>
  4021f4:	9b03      	ldr	r3, [sp, #12]
  4021f6:	9303      	str	r3, [sp, #12]
  4021f8:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  4021fc:	3630      	adds	r6, #48	; 0x30
  4021fe:	2301      	movs	r3, #1
  402200:	f808 6d41 	strb.w	r6, [r8, #-65]!
  402204:	9305      	str	r3, [sp, #20]
  402206:	e419      	b.n	401a3c <_vfiprintf_r+0x254>
  402208:	aa0f      	add	r2, sp, #60	; 0x3c
  40220a:	9901      	ldr	r1, [sp, #4]
  40220c:	9806      	ldr	r0, [sp, #24]
  40220e:	f7ff faab 	bl	401768 <__sprint_r.part.0>
  402212:	2800      	cmp	r0, #0
  402214:	f47f aefa 	bne.w	40200c <_vfiprintf_r+0x824>
  402218:	9910      	ldr	r1, [sp, #64]	; 0x40
  40221a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40221c:	1c48      	adds	r0, r1, #1
  40221e:	46da      	mov	sl, fp
  402220:	e463      	b.n	401aea <_vfiprintf_r+0x302>
  402222:	aa0f      	add	r2, sp, #60	; 0x3c
  402224:	9901      	ldr	r1, [sp, #4]
  402226:	9806      	ldr	r0, [sp, #24]
  402228:	f7ff fa9e 	bl	401768 <__sprint_r.part.0>
  40222c:	2800      	cmp	r0, #0
  40222e:	f47f aeed 	bne.w	40200c <_vfiprintf_r+0x824>
  402232:	9910      	ldr	r1, [sp, #64]	; 0x40
  402234:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402236:	1c48      	adds	r0, r1, #1
  402238:	46da      	mov	sl, fp
  40223a:	e69e      	b.n	401f7a <_vfiprintf_r+0x792>
  40223c:	2a00      	cmp	r2, #0
  40223e:	f040 8086 	bne.w	40234e <_vfiprintf_r+0xb66>
  402242:	2001      	movs	r0, #1
  402244:	4611      	mov	r1, r2
  402246:	46da      	mov	sl, fp
  402248:	e69b      	b.n	401f82 <_vfiprintf_r+0x79a>
  40224a:	aa0f      	add	r2, sp, #60	; 0x3c
  40224c:	9901      	ldr	r1, [sp, #4]
  40224e:	9806      	ldr	r0, [sp, #24]
  402250:	f7ff fa8a 	bl	401768 <__sprint_r.part.0>
  402254:	2800      	cmp	r0, #0
  402256:	f47f aed9 	bne.w	40200c <_vfiprintf_r+0x824>
  40225a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40225c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40225e:	3001      	adds	r0, #1
  402260:	46da      	mov	sl, fp
  402262:	e49a      	b.n	401b9a <_vfiprintf_r+0x3b2>
  402264:	9e08      	ldr	r6, [sp, #32]
  402266:	3607      	adds	r6, #7
  402268:	f026 0607 	bic.w	r6, r6, #7
  40226c:	e9d6 0100 	ldrd	r0, r1, [r6]
  402270:	f106 0208 	add.w	r2, r6, #8
  402274:	9208      	str	r2, [sp, #32]
  402276:	4606      	mov	r6, r0
  402278:	460f      	mov	r7, r1
  40227a:	e531      	b.n	401ce0 <_vfiprintf_r+0x4f8>
  40227c:	9e08      	ldr	r6, [sp, #32]
  40227e:	3607      	adds	r6, #7
  402280:	f026 0207 	bic.w	r2, r6, #7
  402284:	f102 0108 	add.w	r1, r2, #8
  402288:	e9d2 6700 	ldrd	r6, r7, [r2]
  40228c:	9108      	str	r1, [sp, #32]
  40228e:	2201      	movs	r2, #1
  402290:	f7ff bbb5 	b.w	4019fe <_vfiprintf_r+0x216>
  402294:	9e08      	ldr	r6, [sp, #32]
  402296:	3607      	adds	r6, #7
  402298:	f026 0207 	bic.w	r2, r6, #7
  40229c:	f102 0108 	add.w	r1, r2, #8
  4022a0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4022a4:	9108      	str	r1, [sp, #32]
  4022a6:	2200      	movs	r2, #0
  4022a8:	f7ff bba9 	b.w	4019fe <_vfiprintf_r+0x216>
  4022ac:	9e08      	ldr	r6, [sp, #32]
  4022ae:	3607      	adds	r6, #7
  4022b0:	f026 0107 	bic.w	r1, r6, #7
  4022b4:	f101 0008 	add.w	r0, r1, #8
  4022b8:	9008      	str	r0, [sp, #32]
  4022ba:	e9d1 6700 	ldrd	r6, r7, [r1]
  4022be:	e56a      	b.n	401d96 <_vfiprintf_r+0x5ae>
  4022c0:	46d8      	mov	r8, fp
  4022c2:	f7ff bbbb 	b.w	401a3c <_vfiprintf_r+0x254>
  4022c6:	252d      	movs	r5, #45	; 0x2d
  4022c8:	4276      	negs	r6, r6
  4022ca:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4022ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4022d2:	2201      	movs	r2, #1
  4022d4:	f7ff bb98 	b.w	401a08 <_vfiprintf_r+0x220>
  4022d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4022da:	b9d3      	cbnz	r3, 402312 <_vfiprintf_r+0xb2a>
  4022dc:	4611      	mov	r1, r2
  4022de:	2001      	movs	r0, #1
  4022e0:	46da      	mov	sl, fp
  4022e2:	e64e      	b.n	401f82 <_vfiprintf_r+0x79a>
  4022e4:	aa0f      	add	r2, sp, #60	; 0x3c
  4022e6:	9901      	ldr	r1, [sp, #4]
  4022e8:	9806      	ldr	r0, [sp, #24]
  4022ea:	f7ff fa3d 	bl	401768 <__sprint_r.part.0>
  4022ee:	2800      	cmp	r0, #0
  4022f0:	f47f ae8c 	bne.w	40200c <_vfiprintf_r+0x824>
  4022f4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4022f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022f8:	1c48      	adds	r0, r1, #1
  4022fa:	46da      	mov	sl, fp
  4022fc:	e61a      	b.n	401f34 <_vfiprintf_r+0x74c>
  4022fe:	aa0f      	add	r2, sp, #60	; 0x3c
  402300:	9901      	ldr	r1, [sp, #4]
  402302:	9806      	ldr	r0, [sp, #24]
  402304:	f7ff fa30 	bl	401768 <__sprint_r.part.0>
  402308:	2800      	cmp	r0, #0
  40230a:	f47f ae7f 	bne.w	40200c <_vfiprintf_r+0x824>
  40230e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402310:	e6ae      	b.n	402070 <_vfiprintf_r+0x888>
  402312:	ab0e      	add	r3, sp, #56	; 0x38
  402314:	2202      	movs	r2, #2
  402316:	931c      	str	r3, [sp, #112]	; 0x70
  402318:	921d      	str	r2, [sp, #116]	; 0x74
  40231a:	2001      	movs	r0, #1
  40231c:	46da      	mov	sl, fp
  40231e:	e628      	b.n	401f72 <_vfiprintf_r+0x78a>
  402320:	9a08      	ldr	r2, [sp, #32]
  402322:	9904      	ldr	r1, [sp, #16]
  402324:	6813      	ldr	r3, [r2, #0]
  402326:	17cd      	asrs	r5, r1, #31
  402328:	4608      	mov	r0, r1
  40232a:	3204      	adds	r2, #4
  40232c:	4629      	mov	r1, r5
  40232e:	9208      	str	r2, [sp, #32]
  402330:	e9c3 0100 	strd	r0, r1, [r3]
  402334:	f7ff ba8a 	b.w	40184c <_vfiprintf_r+0x64>
  402338:	4640      	mov	r0, r8
  40233a:	9608      	str	r6, [sp, #32]
  40233c:	9303      	str	r3, [sp, #12]
  40233e:	f001 fc3f 	bl	403bc0 <strlen>
  402342:	2400      	movs	r4, #0
  402344:	9005      	str	r0, [sp, #20]
  402346:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40234a:	f7ff bb77 	b.w	401a3c <_vfiprintf_r+0x254>
  40234e:	aa0f      	add	r2, sp, #60	; 0x3c
  402350:	9901      	ldr	r1, [sp, #4]
  402352:	9806      	ldr	r0, [sp, #24]
  402354:	f7ff fa08 	bl	401768 <__sprint_r.part.0>
  402358:	2800      	cmp	r0, #0
  40235a:	f47f ae57 	bne.w	40200c <_vfiprintf_r+0x824>
  40235e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402360:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402362:	1c48      	adds	r0, r1, #1
  402364:	46da      	mov	sl, fp
  402366:	e60c      	b.n	401f82 <_vfiprintf_r+0x79a>
  402368:	9910      	ldr	r1, [sp, #64]	; 0x40
  40236a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40236c:	4e1c      	ldr	r6, [pc, #112]	; (4023e0 <_vfiprintf_r+0xbf8>)
  40236e:	3101      	adds	r1, #1
  402370:	f7ff bba9 	b.w	401ac6 <_vfiprintf_r+0x2de>
  402374:	2c06      	cmp	r4, #6
  402376:	bf28      	it	cs
  402378:	2406      	movcs	r4, #6
  40237a:	9405      	str	r4, [sp, #20]
  40237c:	9608      	str	r6, [sp, #32]
  40237e:	9402      	str	r4, [sp, #8]
  402380:	f8df 8060 	ldr.w	r8, [pc, #96]	; 4023e4 <_vfiprintf_r+0xbfc>
  402384:	e493      	b.n	401cae <_vfiprintf_r+0x4c6>
  402386:	9810      	ldr	r0, [sp, #64]	; 0x40
  402388:	4e15      	ldr	r6, [pc, #84]	; (4023e0 <_vfiprintf_r+0xbf8>)
  40238a:	3001      	adds	r0, #1
  40238c:	e443      	b.n	401c16 <_vfiprintf_r+0x42e>
  40238e:	4686      	mov	lr, r0
  402390:	f7ff bbef 	b.w	401b72 <_vfiprintf_r+0x38a>
  402394:	9405      	str	r4, [sp, #20]
  402396:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40239a:	9608      	str	r6, [sp, #32]
  40239c:	9303      	str	r3, [sp, #12]
  40239e:	4604      	mov	r4, r0
  4023a0:	f7ff bb4c 	b.w	401a3c <_vfiprintf_r+0x254>
  4023a4:	9908      	ldr	r1, [sp, #32]
  4023a6:	f899 2001 	ldrb.w	r2, [r9, #1]
  4023aa:	680c      	ldr	r4, [r1, #0]
  4023ac:	3104      	adds	r1, #4
  4023ae:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4023b2:	46b9      	mov	r9, r7
  4023b4:	9108      	str	r1, [sp, #32]
  4023b6:	f7ff ba7e 	b.w	4018b6 <_vfiprintf_r+0xce>
  4023ba:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4023be:	e4c6      	b.n	401d4e <_vfiprintf_r+0x566>
  4023c0:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4023c4:	e47a      	b.n	401cbc <_vfiprintf_r+0x4d4>
  4023c6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4023ca:	e575      	b.n	401eb8 <_vfiprintf_r+0x6d0>
  4023cc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4023d0:	e4d0      	b.n	401d74 <_vfiprintf_r+0x58c>
  4023d2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4023d6:	e587      	b.n	401ee8 <_vfiprintf_r+0x700>
  4023d8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4023dc:	e522      	b.n	401e24 <_vfiprintf_r+0x63c>
  4023de:	bf00      	nop
  4023e0:	00404340 	.word	0x00404340
  4023e4:	00404338 	.word	0x00404338

004023e8 <__sbprintf>:
  4023e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4023ea:	460c      	mov	r4, r1
  4023ec:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  4023f0:	8989      	ldrh	r1, [r1, #12]
  4023f2:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4023f4:	89e5      	ldrh	r5, [r4, #14]
  4023f6:	9619      	str	r6, [sp, #100]	; 0x64
  4023f8:	f021 0102 	bic.w	r1, r1, #2
  4023fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4023fe:	f8ad 500e 	strh.w	r5, [sp, #14]
  402402:	2500      	movs	r5, #0
  402404:	69e7      	ldr	r7, [r4, #28]
  402406:	f8ad 100c 	strh.w	r1, [sp, #12]
  40240a:	9609      	str	r6, [sp, #36]	; 0x24
  40240c:	9506      	str	r5, [sp, #24]
  40240e:	ae1a      	add	r6, sp, #104	; 0x68
  402410:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402414:	4669      	mov	r1, sp
  402416:	9600      	str	r6, [sp, #0]
  402418:	9604      	str	r6, [sp, #16]
  40241a:	9502      	str	r5, [sp, #8]
  40241c:	9505      	str	r5, [sp, #20]
  40241e:	9707      	str	r7, [sp, #28]
  402420:	4606      	mov	r6, r0
  402422:	f7ff f9e1 	bl	4017e8 <_vfiprintf_r>
  402426:	1e05      	subs	r5, r0, #0
  402428:	db07      	blt.n	40243a <__sbprintf+0x52>
  40242a:	4630      	mov	r0, r6
  40242c:	4669      	mov	r1, sp
  40242e:	f000 f925 	bl	40267c <_fflush_r>
  402432:	2800      	cmp	r0, #0
  402434:	bf18      	it	ne
  402436:	f04f 35ff 	movne.w	r5, #4294967295
  40243a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40243e:	065b      	lsls	r3, r3, #25
  402440:	d503      	bpl.n	40244a <__sbprintf+0x62>
  402442:	89a3      	ldrh	r3, [r4, #12]
  402444:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402448:	81a3      	strh	r3, [r4, #12]
  40244a:	4628      	mov	r0, r5
  40244c:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  402450:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402452:	bf00      	nop

00402454 <__swsetup_r>:
  402454:	b538      	push	{r3, r4, r5, lr}
  402456:	4b30      	ldr	r3, [pc, #192]	; (402518 <__swsetup_r+0xc4>)
  402458:	681b      	ldr	r3, [r3, #0]
  40245a:	4605      	mov	r5, r0
  40245c:	460c      	mov	r4, r1
  40245e:	b113      	cbz	r3, 402466 <__swsetup_r+0x12>
  402460:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402462:	2a00      	cmp	r2, #0
  402464:	d038      	beq.n	4024d8 <__swsetup_r+0x84>
  402466:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40246a:	b293      	uxth	r3, r2
  40246c:	0718      	lsls	r0, r3, #28
  40246e:	d50c      	bpl.n	40248a <__swsetup_r+0x36>
  402470:	6920      	ldr	r0, [r4, #16]
  402472:	b1a8      	cbz	r0, 4024a0 <__swsetup_r+0x4c>
  402474:	f013 0201 	ands.w	r2, r3, #1
  402478:	d01e      	beq.n	4024b8 <__swsetup_r+0x64>
  40247a:	6963      	ldr	r3, [r4, #20]
  40247c:	2200      	movs	r2, #0
  40247e:	425b      	negs	r3, r3
  402480:	61a3      	str	r3, [r4, #24]
  402482:	60a2      	str	r2, [r4, #8]
  402484:	b1f0      	cbz	r0, 4024c4 <__swsetup_r+0x70>
  402486:	2000      	movs	r0, #0
  402488:	bd38      	pop	{r3, r4, r5, pc}
  40248a:	06d9      	lsls	r1, r3, #27
  40248c:	d53c      	bpl.n	402508 <__swsetup_r+0xb4>
  40248e:	0758      	lsls	r0, r3, #29
  402490:	d426      	bmi.n	4024e0 <__swsetup_r+0x8c>
  402492:	6920      	ldr	r0, [r4, #16]
  402494:	f042 0308 	orr.w	r3, r2, #8
  402498:	81a3      	strh	r3, [r4, #12]
  40249a:	b29b      	uxth	r3, r3
  40249c:	2800      	cmp	r0, #0
  40249e:	d1e9      	bne.n	402474 <__swsetup_r+0x20>
  4024a0:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4024a4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4024a8:	d0e4      	beq.n	402474 <__swsetup_r+0x20>
  4024aa:	4628      	mov	r0, r5
  4024ac:	4621      	mov	r1, r4
  4024ae:	f000 fd13 	bl	402ed8 <__smakebuf_r>
  4024b2:	89a3      	ldrh	r3, [r4, #12]
  4024b4:	6920      	ldr	r0, [r4, #16]
  4024b6:	e7dd      	b.n	402474 <__swsetup_r+0x20>
  4024b8:	0799      	lsls	r1, r3, #30
  4024ba:	bf58      	it	pl
  4024bc:	6962      	ldrpl	r2, [r4, #20]
  4024be:	60a2      	str	r2, [r4, #8]
  4024c0:	2800      	cmp	r0, #0
  4024c2:	d1e0      	bne.n	402486 <__swsetup_r+0x32>
  4024c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4024c8:	061a      	lsls	r2, r3, #24
  4024ca:	d5dd      	bpl.n	402488 <__swsetup_r+0x34>
  4024cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4024d0:	81a3      	strh	r3, [r4, #12]
  4024d2:	f04f 30ff 	mov.w	r0, #4294967295
  4024d6:	bd38      	pop	{r3, r4, r5, pc}
  4024d8:	4618      	mov	r0, r3
  4024da:	f000 f963 	bl	4027a4 <__sinit>
  4024de:	e7c2      	b.n	402466 <__swsetup_r+0x12>
  4024e0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4024e2:	b151      	cbz	r1, 4024fa <__swsetup_r+0xa6>
  4024e4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4024e8:	4299      	cmp	r1, r3
  4024ea:	d004      	beq.n	4024f6 <__swsetup_r+0xa2>
  4024ec:	4628      	mov	r0, r5
  4024ee:	f000 fa2f 	bl	402950 <_free_r>
  4024f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4024f6:	2300      	movs	r3, #0
  4024f8:	6323      	str	r3, [r4, #48]	; 0x30
  4024fa:	2300      	movs	r3, #0
  4024fc:	6920      	ldr	r0, [r4, #16]
  4024fe:	6063      	str	r3, [r4, #4]
  402500:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402504:	6020      	str	r0, [r4, #0]
  402506:	e7c5      	b.n	402494 <__swsetup_r+0x40>
  402508:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40250c:	2309      	movs	r3, #9
  40250e:	602b      	str	r3, [r5, #0]
  402510:	f04f 30ff 	mov.w	r0, #4294967295
  402514:	81a2      	strh	r2, [r4, #12]
  402516:	bd38      	pop	{r3, r4, r5, pc}
  402518:	20400008 	.word	0x20400008

0040251c <register_fini>:
  40251c:	4b02      	ldr	r3, [pc, #8]	; (402528 <register_fini+0xc>)
  40251e:	b113      	cbz	r3, 402526 <register_fini+0xa>
  402520:	4802      	ldr	r0, [pc, #8]	; (40252c <register_fini+0x10>)
  402522:	f000 b805 	b.w	402530 <atexit>
  402526:	4770      	bx	lr
  402528:	00000000 	.word	0x00000000
  40252c:	004027b9 	.word	0x004027b9

00402530 <atexit>:
  402530:	2300      	movs	r3, #0
  402532:	4601      	mov	r1, r0
  402534:	461a      	mov	r2, r3
  402536:	4618      	mov	r0, r3
  402538:	f001 bc56 	b.w	403de8 <__register_exitproc>

0040253c <__sflush_r>:
  40253c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  402540:	b29a      	uxth	r2, r3
  402542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402546:	460d      	mov	r5, r1
  402548:	0711      	lsls	r1, r2, #28
  40254a:	4680      	mov	r8, r0
  40254c:	d43a      	bmi.n	4025c4 <__sflush_r+0x88>
  40254e:	686a      	ldr	r2, [r5, #4]
  402550:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402554:	2a00      	cmp	r2, #0
  402556:	81ab      	strh	r3, [r5, #12]
  402558:	dd6f      	ble.n	40263a <__sflush_r+0xfe>
  40255a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40255c:	2c00      	cmp	r4, #0
  40255e:	d049      	beq.n	4025f4 <__sflush_r+0xb8>
  402560:	2200      	movs	r2, #0
  402562:	b29b      	uxth	r3, r3
  402564:	f8d8 6000 	ldr.w	r6, [r8]
  402568:	f8c8 2000 	str.w	r2, [r8]
  40256c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  402570:	d067      	beq.n	402642 <__sflush_r+0x106>
  402572:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402574:	075f      	lsls	r7, r3, #29
  402576:	d505      	bpl.n	402584 <__sflush_r+0x48>
  402578:	6869      	ldr	r1, [r5, #4]
  40257a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40257c:	1a52      	subs	r2, r2, r1
  40257e:	b10b      	cbz	r3, 402584 <__sflush_r+0x48>
  402580:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402582:	1ad2      	subs	r2, r2, r3
  402584:	2300      	movs	r3, #0
  402586:	69e9      	ldr	r1, [r5, #28]
  402588:	4640      	mov	r0, r8
  40258a:	47a0      	blx	r4
  40258c:	1c44      	adds	r4, r0, #1
  40258e:	d03c      	beq.n	40260a <__sflush_r+0xce>
  402590:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402594:	692a      	ldr	r2, [r5, #16]
  402596:	602a      	str	r2, [r5, #0]
  402598:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40259c:	2200      	movs	r2, #0
  40259e:	81ab      	strh	r3, [r5, #12]
  4025a0:	04db      	lsls	r3, r3, #19
  4025a2:	606a      	str	r2, [r5, #4]
  4025a4:	d447      	bmi.n	402636 <__sflush_r+0xfa>
  4025a6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4025a8:	f8c8 6000 	str.w	r6, [r8]
  4025ac:	b311      	cbz	r1, 4025f4 <__sflush_r+0xb8>
  4025ae:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4025b2:	4299      	cmp	r1, r3
  4025b4:	d002      	beq.n	4025bc <__sflush_r+0x80>
  4025b6:	4640      	mov	r0, r8
  4025b8:	f000 f9ca 	bl	402950 <_free_r>
  4025bc:	2000      	movs	r0, #0
  4025be:	6328      	str	r0, [r5, #48]	; 0x30
  4025c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025c4:	692e      	ldr	r6, [r5, #16]
  4025c6:	b1ae      	cbz	r6, 4025f4 <__sflush_r+0xb8>
  4025c8:	682c      	ldr	r4, [r5, #0]
  4025ca:	602e      	str	r6, [r5, #0]
  4025cc:	0791      	lsls	r1, r2, #30
  4025ce:	bf0c      	ite	eq
  4025d0:	696b      	ldreq	r3, [r5, #20]
  4025d2:	2300      	movne	r3, #0
  4025d4:	1ba4      	subs	r4, r4, r6
  4025d6:	60ab      	str	r3, [r5, #8]
  4025d8:	e00a      	b.n	4025f0 <__sflush_r+0xb4>
  4025da:	4623      	mov	r3, r4
  4025dc:	4632      	mov	r2, r6
  4025de:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4025e0:	69e9      	ldr	r1, [r5, #28]
  4025e2:	4640      	mov	r0, r8
  4025e4:	47b8      	blx	r7
  4025e6:	2800      	cmp	r0, #0
  4025e8:	eba4 0400 	sub.w	r4, r4, r0
  4025ec:	4406      	add	r6, r0
  4025ee:	dd04      	ble.n	4025fa <__sflush_r+0xbe>
  4025f0:	2c00      	cmp	r4, #0
  4025f2:	dcf2      	bgt.n	4025da <__sflush_r+0x9e>
  4025f4:	2000      	movs	r0, #0
  4025f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025fa:	89ab      	ldrh	r3, [r5, #12]
  4025fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402600:	81ab      	strh	r3, [r5, #12]
  402602:	f04f 30ff 	mov.w	r0, #4294967295
  402606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40260a:	f8d8 4000 	ldr.w	r4, [r8]
  40260e:	2c1d      	cmp	r4, #29
  402610:	d8f3      	bhi.n	4025fa <__sflush_r+0xbe>
  402612:	4b19      	ldr	r3, [pc, #100]	; (402678 <__sflush_r+0x13c>)
  402614:	40e3      	lsrs	r3, r4
  402616:	43db      	mvns	r3, r3
  402618:	f013 0301 	ands.w	r3, r3, #1
  40261c:	d1ed      	bne.n	4025fa <__sflush_r+0xbe>
  40261e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  402622:	606b      	str	r3, [r5, #4]
  402624:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402628:	6929      	ldr	r1, [r5, #16]
  40262a:	81ab      	strh	r3, [r5, #12]
  40262c:	04da      	lsls	r2, r3, #19
  40262e:	6029      	str	r1, [r5, #0]
  402630:	d5b9      	bpl.n	4025a6 <__sflush_r+0x6a>
  402632:	2c00      	cmp	r4, #0
  402634:	d1b7      	bne.n	4025a6 <__sflush_r+0x6a>
  402636:	6528      	str	r0, [r5, #80]	; 0x50
  402638:	e7b5      	b.n	4025a6 <__sflush_r+0x6a>
  40263a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40263c:	2a00      	cmp	r2, #0
  40263e:	dc8c      	bgt.n	40255a <__sflush_r+0x1e>
  402640:	e7d8      	b.n	4025f4 <__sflush_r+0xb8>
  402642:	2301      	movs	r3, #1
  402644:	69e9      	ldr	r1, [r5, #28]
  402646:	4640      	mov	r0, r8
  402648:	47a0      	blx	r4
  40264a:	1c43      	adds	r3, r0, #1
  40264c:	4602      	mov	r2, r0
  40264e:	d002      	beq.n	402656 <__sflush_r+0x11a>
  402650:	89ab      	ldrh	r3, [r5, #12]
  402652:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402654:	e78e      	b.n	402574 <__sflush_r+0x38>
  402656:	f8d8 3000 	ldr.w	r3, [r8]
  40265a:	2b00      	cmp	r3, #0
  40265c:	d0f8      	beq.n	402650 <__sflush_r+0x114>
  40265e:	2b1d      	cmp	r3, #29
  402660:	d001      	beq.n	402666 <__sflush_r+0x12a>
  402662:	2b16      	cmp	r3, #22
  402664:	d102      	bne.n	40266c <__sflush_r+0x130>
  402666:	f8c8 6000 	str.w	r6, [r8]
  40266a:	e7c3      	b.n	4025f4 <__sflush_r+0xb8>
  40266c:	89ab      	ldrh	r3, [r5, #12]
  40266e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402672:	81ab      	strh	r3, [r5, #12]
  402674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402678:	20400001 	.word	0x20400001

0040267c <_fflush_r>:
  40267c:	b510      	push	{r4, lr}
  40267e:	4604      	mov	r4, r0
  402680:	b082      	sub	sp, #8
  402682:	b108      	cbz	r0, 402688 <_fflush_r+0xc>
  402684:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402686:	b153      	cbz	r3, 40269e <_fflush_r+0x22>
  402688:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40268c:	b908      	cbnz	r0, 402692 <_fflush_r+0x16>
  40268e:	b002      	add	sp, #8
  402690:	bd10      	pop	{r4, pc}
  402692:	4620      	mov	r0, r4
  402694:	b002      	add	sp, #8
  402696:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40269a:	f7ff bf4f 	b.w	40253c <__sflush_r>
  40269e:	9101      	str	r1, [sp, #4]
  4026a0:	f000 f880 	bl	4027a4 <__sinit>
  4026a4:	9901      	ldr	r1, [sp, #4]
  4026a6:	e7ef      	b.n	402688 <_fflush_r+0xc>

004026a8 <_cleanup_r>:
  4026a8:	4901      	ldr	r1, [pc, #4]	; (4026b0 <_cleanup_r+0x8>)
  4026aa:	f000 bbaf 	b.w	402e0c <_fwalk_reent>
  4026ae:	bf00      	nop
  4026b0:	00403eb1 	.word	0x00403eb1

004026b4 <__sinit.part.1>:
  4026b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4026b8:	4b35      	ldr	r3, [pc, #212]	; (402790 <__sinit.part.1+0xdc>)
  4026ba:	6845      	ldr	r5, [r0, #4]
  4026bc:	63c3      	str	r3, [r0, #60]	; 0x3c
  4026be:	2400      	movs	r4, #0
  4026c0:	4607      	mov	r7, r0
  4026c2:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4026c6:	2304      	movs	r3, #4
  4026c8:	2103      	movs	r1, #3
  4026ca:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4026ce:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4026d2:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4026d6:	b083      	sub	sp, #12
  4026d8:	602c      	str	r4, [r5, #0]
  4026da:	606c      	str	r4, [r5, #4]
  4026dc:	60ac      	str	r4, [r5, #8]
  4026de:	666c      	str	r4, [r5, #100]	; 0x64
  4026e0:	81ec      	strh	r4, [r5, #14]
  4026e2:	612c      	str	r4, [r5, #16]
  4026e4:	616c      	str	r4, [r5, #20]
  4026e6:	61ac      	str	r4, [r5, #24]
  4026e8:	81ab      	strh	r3, [r5, #12]
  4026ea:	4621      	mov	r1, r4
  4026ec:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4026f0:	2208      	movs	r2, #8
  4026f2:	f7fe ff3d 	bl	401570 <memset>
  4026f6:	68be      	ldr	r6, [r7, #8]
  4026f8:	f8df b098 	ldr.w	fp, [pc, #152]	; 402794 <__sinit.part.1+0xe0>
  4026fc:	f8df a098 	ldr.w	sl, [pc, #152]	; 402798 <__sinit.part.1+0xe4>
  402700:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40279c <__sinit.part.1+0xe8>
  402704:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4027a0 <__sinit.part.1+0xec>
  402708:	f8c5 b020 	str.w	fp, [r5, #32]
  40270c:	2301      	movs	r3, #1
  40270e:	2209      	movs	r2, #9
  402710:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402714:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402718:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40271c:	61ed      	str	r5, [r5, #28]
  40271e:	4621      	mov	r1, r4
  402720:	81f3      	strh	r3, [r6, #14]
  402722:	81b2      	strh	r2, [r6, #12]
  402724:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402728:	6034      	str	r4, [r6, #0]
  40272a:	6074      	str	r4, [r6, #4]
  40272c:	60b4      	str	r4, [r6, #8]
  40272e:	6674      	str	r4, [r6, #100]	; 0x64
  402730:	6134      	str	r4, [r6, #16]
  402732:	6174      	str	r4, [r6, #20]
  402734:	61b4      	str	r4, [r6, #24]
  402736:	2208      	movs	r2, #8
  402738:	9301      	str	r3, [sp, #4]
  40273a:	f7fe ff19 	bl	401570 <memset>
  40273e:	68fd      	ldr	r5, [r7, #12]
  402740:	61f6      	str	r6, [r6, #28]
  402742:	2012      	movs	r0, #18
  402744:	2202      	movs	r2, #2
  402746:	f8c6 b020 	str.w	fp, [r6, #32]
  40274a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40274e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402752:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402756:	4621      	mov	r1, r4
  402758:	81a8      	strh	r0, [r5, #12]
  40275a:	81ea      	strh	r2, [r5, #14]
  40275c:	602c      	str	r4, [r5, #0]
  40275e:	606c      	str	r4, [r5, #4]
  402760:	60ac      	str	r4, [r5, #8]
  402762:	666c      	str	r4, [r5, #100]	; 0x64
  402764:	612c      	str	r4, [r5, #16]
  402766:	616c      	str	r4, [r5, #20]
  402768:	61ac      	str	r4, [r5, #24]
  40276a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40276e:	2208      	movs	r2, #8
  402770:	f7fe fefe 	bl	401570 <memset>
  402774:	9b01      	ldr	r3, [sp, #4]
  402776:	61ed      	str	r5, [r5, #28]
  402778:	f8c5 b020 	str.w	fp, [r5, #32]
  40277c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402780:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402784:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402788:	63bb      	str	r3, [r7, #56]	; 0x38
  40278a:	b003      	add	sp, #12
  40278c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402790:	004026a9 	.word	0x004026a9
  402794:	00403b15 	.word	0x00403b15
  402798:	00403b39 	.word	0x00403b39
  40279c:	00403b75 	.word	0x00403b75
  4027a0:	00403b95 	.word	0x00403b95

004027a4 <__sinit>:
  4027a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4027a6:	b103      	cbz	r3, 4027aa <__sinit+0x6>
  4027a8:	4770      	bx	lr
  4027aa:	f7ff bf83 	b.w	4026b4 <__sinit.part.1>
  4027ae:	bf00      	nop

004027b0 <__sfp_lock_acquire>:
  4027b0:	4770      	bx	lr
  4027b2:	bf00      	nop

004027b4 <__sfp_lock_release>:
  4027b4:	4770      	bx	lr
  4027b6:	bf00      	nop

004027b8 <__libc_fini_array>:
  4027b8:	b538      	push	{r3, r4, r5, lr}
  4027ba:	4c0a      	ldr	r4, [pc, #40]	; (4027e4 <__libc_fini_array+0x2c>)
  4027bc:	4d0a      	ldr	r5, [pc, #40]	; (4027e8 <__libc_fini_array+0x30>)
  4027be:	1b64      	subs	r4, r4, r5
  4027c0:	10a4      	asrs	r4, r4, #2
  4027c2:	d00a      	beq.n	4027da <__libc_fini_array+0x22>
  4027c4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4027c8:	3b01      	subs	r3, #1
  4027ca:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4027ce:	3c01      	subs	r4, #1
  4027d0:	f855 3904 	ldr.w	r3, [r5], #-4
  4027d4:	4798      	blx	r3
  4027d6:	2c00      	cmp	r4, #0
  4027d8:	d1f9      	bne.n	4027ce <__libc_fini_array+0x16>
  4027da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4027de:	f001 be53 	b.w	404488 <_fini>
  4027e2:	bf00      	nop
  4027e4:	00404498 	.word	0x00404498
  4027e8:	00404494 	.word	0x00404494

004027ec <__fputwc>:
  4027ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4027f0:	b082      	sub	sp, #8
  4027f2:	4680      	mov	r8, r0
  4027f4:	4689      	mov	r9, r1
  4027f6:	4614      	mov	r4, r2
  4027f8:	f000 fb32 	bl	402e60 <__locale_mb_cur_max>
  4027fc:	2801      	cmp	r0, #1
  4027fe:	d036      	beq.n	40286e <__fputwc+0x82>
  402800:	464a      	mov	r2, r9
  402802:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402806:	a901      	add	r1, sp, #4
  402808:	4640      	mov	r0, r8
  40280a:	f001 fa9f 	bl	403d4c <_wcrtomb_r>
  40280e:	1c42      	adds	r2, r0, #1
  402810:	4606      	mov	r6, r0
  402812:	d025      	beq.n	402860 <__fputwc+0x74>
  402814:	b3a8      	cbz	r0, 402882 <__fputwc+0x96>
  402816:	f89d e004 	ldrb.w	lr, [sp, #4]
  40281a:	2500      	movs	r5, #0
  40281c:	f10d 0a04 	add.w	sl, sp, #4
  402820:	e009      	b.n	402836 <__fputwc+0x4a>
  402822:	6823      	ldr	r3, [r4, #0]
  402824:	1c5a      	adds	r2, r3, #1
  402826:	6022      	str	r2, [r4, #0]
  402828:	f883 e000 	strb.w	lr, [r3]
  40282c:	3501      	adds	r5, #1
  40282e:	42b5      	cmp	r5, r6
  402830:	d227      	bcs.n	402882 <__fputwc+0x96>
  402832:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402836:	68a3      	ldr	r3, [r4, #8]
  402838:	3b01      	subs	r3, #1
  40283a:	2b00      	cmp	r3, #0
  40283c:	60a3      	str	r3, [r4, #8]
  40283e:	daf0      	bge.n	402822 <__fputwc+0x36>
  402840:	69a7      	ldr	r7, [r4, #24]
  402842:	42bb      	cmp	r3, r7
  402844:	4671      	mov	r1, lr
  402846:	4622      	mov	r2, r4
  402848:	4640      	mov	r0, r8
  40284a:	db02      	blt.n	402852 <__fputwc+0x66>
  40284c:	f1be 0f0a 	cmp.w	lr, #10
  402850:	d1e7      	bne.n	402822 <__fputwc+0x36>
  402852:	f001 fa23 	bl	403c9c <__swbuf_r>
  402856:	1c43      	adds	r3, r0, #1
  402858:	d1e8      	bne.n	40282c <__fputwc+0x40>
  40285a:	b002      	add	sp, #8
  40285c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402860:	89a3      	ldrh	r3, [r4, #12]
  402862:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402866:	81a3      	strh	r3, [r4, #12]
  402868:	b002      	add	sp, #8
  40286a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40286e:	f109 33ff 	add.w	r3, r9, #4294967295
  402872:	2bfe      	cmp	r3, #254	; 0xfe
  402874:	d8c4      	bhi.n	402800 <__fputwc+0x14>
  402876:	fa5f fe89 	uxtb.w	lr, r9
  40287a:	4606      	mov	r6, r0
  40287c:	f88d e004 	strb.w	lr, [sp, #4]
  402880:	e7cb      	b.n	40281a <__fputwc+0x2e>
  402882:	4648      	mov	r0, r9
  402884:	b002      	add	sp, #8
  402886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40288a:	bf00      	nop

0040288c <_fputwc_r>:
  40288c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402890:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402894:	d10a      	bne.n	4028ac <_fputwc_r+0x20>
  402896:	b410      	push	{r4}
  402898:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40289a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40289e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4028a2:	6654      	str	r4, [r2, #100]	; 0x64
  4028a4:	8193      	strh	r3, [r2, #12]
  4028a6:	bc10      	pop	{r4}
  4028a8:	f7ff bfa0 	b.w	4027ec <__fputwc>
  4028ac:	f7ff bf9e 	b.w	4027ec <__fputwc>

004028b0 <_malloc_trim_r>:
  4028b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4028b2:	4f24      	ldr	r7, [pc, #144]	; (402944 <_malloc_trim_r+0x94>)
  4028b4:	460c      	mov	r4, r1
  4028b6:	4606      	mov	r6, r0
  4028b8:	f000 ff70 	bl	40379c <__malloc_lock>
  4028bc:	68bb      	ldr	r3, [r7, #8]
  4028be:	685d      	ldr	r5, [r3, #4]
  4028c0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4028c4:	310f      	adds	r1, #15
  4028c6:	f025 0503 	bic.w	r5, r5, #3
  4028ca:	4429      	add	r1, r5
  4028cc:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4028d0:	f021 010f 	bic.w	r1, r1, #15
  4028d4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4028d8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4028dc:	db07      	blt.n	4028ee <_malloc_trim_r+0x3e>
  4028de:	2100      	movs	r1, #0
  4028e0:	4630      	mov	r0, r6
  4028e2:	f001 f905 	bl	403af0 <_sbrk_r>
  4028e6:	68bb      	ldr	r3, [r7, #8]
  4028e8:	442b      	add	r3, r5
  4028ea:	4298      	cmp	r0, r3
  4028ec:	d004      	beq.n	4028f8 <_malloc_trim_r+0x48>
  4028ee:	4630      	mov	r0, r6
  4028f0:	f000 ff56 	bl	4037a0 <__malloc_unlock>
  4028f4:	2000      	movs	r0, #0
  4028f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4028f8:	4261      	negs	r1, r4
  4028fa:	4630      	mov	r0, r6
  4028fc:	f001 f8f8 	bl	403af0 <_sbrk_r>
  402900:	3001      	adds	r0, #1
  402902:	d00d      	beq.n	402920 <_malloc_trim_r+0x70>
  402904:	4b10      	ldr	r3, [pc, #64]	; (402948 <_malloc_trim_r+0x98>)
  402906:	68ba      	ldr	r2, [r7, #8]
  402908:	6819      	ldr	r1, [r3, #0]
  40290a:	1b2d      	subs	r5, r5, r4
  40290c:	f045 0501 	orr.w	r5, r5, #1
  402910:	4630      	mov	r0, r6
  402912:	1b09      	subs	r1, r1, r4
  402914:	6055      	str	r5, [r2, #4]
  402916:	6019      	str	r1, [r3, #0]
  402918:	f000 ff42 	bl	4037a0 <__malloc_unlock>
  40291c:	2001      	movs	r0, #1
  40291e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402920:	2100      	movs	r1, #0
  402922:	4630      	mov	r0, r6
  402924:	f001 f8e4 	bl	403af0 <_sbrk_r>
  402928:	68ba      	ldr	r2, [r7, #8]
  40292a:	1a83      	subs	r3, r0, r2
  40292c:	2b0f      	cmp	r3, #15
  40292e:	ddde      	ble.n	4028ee <_malloc_trim_r+0x3e>
  402930:	4c06      	ldr	r4, [pc, #24]	; (40294c <_malloc_trim_r+0x9c>)
  402932:	4905      	ldr	r1, [pc, #20]	; (402948 <_malloc_trim_r+0x98>)
  402934:	6824      	ldr	r4, [r4, #0]
  402936:	f043 0301 	orr.w	r3, r3, #1
  40293a:	1b00      	subs	r0, r0, r4
  40293c:	6053      	str	r3, [r2, #4]
  40293e:	6008      	str	r0, [r1, #0]
  402940:	e7d5      	b.n	4028ee <_malloc_trim_r+0x3e>
  402942:	bf00      	nop
  402944:	204005a4 	.word	0x204005a4
  402948:	20400a50 	.word	0x20400a50
  40294c:	204009ac 	.word	0x204009ac

00402950 <_free_r>:
  402950:	2900      	cmp	r1, #0
  402952:	d044      	beq.n	4029de <_free_r+0x8e>
  402954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402958:	460d      	mov	r5, r1
  40295a:	4680      	mov	r8, r0
  40295c:	f000 ff1e 	bl	40379c <__malloc_lock>
  402960:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402964:	4969      	ldr	r1, [pc, #420]	; (402b0c <_free_r+0x1bc>)
  402966:	f027 0301 	bic.w	r3, r7, #1
  40296a:	f1a5 0408 	sub.w	r4, r5, #8
  40296e:	18e2      	adds	r2, r4, r3
  402970:	688e      	ldr	r6, [r1, #8]
  402972:	6850      	ldr	r0, [r2, #4]
  402974:	42b2      	cmp	r2, r6
  402976:	f020 0003 	bic.w	r0, r0, #3
  40297a:	d05e      	beq.n	402a3a <_free_r+0xea>
  40297c:	07fe      	lsls	r6, r7, #31
  40297e:	6050      	str	r0, [r2, #4]
  402980:	d40b      	bmi.n	40299a <_free_r+0x4a>
  402982:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402986:	1be4      	subs	r4, r4, r7
  402988:	f101 0e08 	add.w	lr, r1, #8
  40298c:	68a5      	ldr	r5, [r4, #8]
  40298e:	4575      	cmp	r5, lr
  402990:	443b      	add	r3, r7
  402992:	d06d      	beq.n	402a70 <_free_r+0x120>
  402994:	68e7      	ldr	r7, [r4, #12]
  402996:	60ef      	str	r7, [r5, #12]
  402998:	60bd      	str	r5, [r7, #8]
  40299a:	1815      	adds	r5, r2, r0
  40299c:	686d      	ldr	r5, [r5, #4]
  40299e:	07ed      	lsls	r5, r5, #31
  4029a0:	d53e      	bpl.n	402a20 <_free_r+0xd0>
  4029a2:	f043 0201 	orr.w	r2, r3, #1
  4029a6:	6062      	str	r2, [r4, #4]
  4029a8:	50e3      	str	r3, [r4, r3]
  4029aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4029ae:	d217      	bcs.n	4029e0 <_free_r+0x90>
  4029b0:	08db      	lsrs	r3, r3, #3
  4029b2:	1c58      	adds	r0, r3, #1
  4029b4:	109a      	asrs	r2, r3, #2
  4029b6:	684d      	ldr	r5, [r1, #4]
  4029b8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4029bc:	60a7      	str	r7, [r4, #8]
  4029be:	2301      	movs	r3, #1
  4029c0:	4093      	lsls	r3, r2
  4029c2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4029c6:	432b      	orrs	r3, r5
  4029c8:	3a08      	subs	r2, #8
  4029ca:	60e2      	str	r2, [r4, #12]
  4029cc:	604b      	str	r3, [r1, #4]
  4029ce:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4029d2:	60fc      	str	r4, [r7, #12]
  4029d4:	4640      	mov	r0, r8
  4029d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4029da:	f000 bee1 	b.w	4037a0 <__malloc_unlock>
  4029de:	4770      	bx	lr
  4029e0:	0a5a      	lsrs	r2, r3, #9
  4029e2:	2a04      	cmp	r2, #4
  4029e4:	d852      	bhi.n	402a8c <_free_r+0x13c>
  4029e6:	099a      	lsrs	r2, r3, #6
  4029e8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4029ec:	00ff      	lsls	r7, r7, #3
  4029ee:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4029f2:	19c8      	adds	r0, r1, r7
  4029f4:	59ca      	ldr	r2, [r1, r7]
  4029f6:	3808      	subs	r0, #8
  4029f8:	4290      	cmp	r0, r2
  4029fa:	d04f      	beq.n	402a9c <_free_r+0x14c>
  4029fc:	6851      	ldr	r1, [r2, #4]
  4029fe:	f021 0103 	bic.w	r1, r1, #3
  402a02:	428b      	cmp	r3, r1
  402a04:	d232      	bcs.n	402a6c <_free_r+0x11c>
  402a06:	6892      	ldr	r2, [r2, #8]
  402a08:	4290      	cmp	r0, r2
  402a0a:	d1f7      	bne.n	4029fc <_free_r+0xac>
  402a0c:	68c3      	ldr	r3, [r0, #12]
  402a0e:	60a0      	str	r0, [r4, #8]
  402a10:	60e3      	str	r3, [r4, #12]
  402a12:	609c      	str	r4, [r3, #8]
  402a14:	60c4      	str	r4, [r0, #12]
  402a16:	4640      	mov	r0, r8
  402a18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402a1c:	f000 bec0 	b.w	4037a0 <__malloc_unlock>
  402a20:	6895      	ldr	r5, [r2, #8]
  402a22:	4f3b      	ldr	r7, [pc, #236]	; (402b10 <_free_r+0x1c0>)
  402a24:	42bd      	cmp	r5, r7
  402a26:	4403      	add	r3, r0
  402a28:	d040      	beq.n	402aac <_free_r+0x15c>
  402a2a:	68d0      	ldr	r0, [r2, #12]
  402a2c:	60e8      	str	r0, [r5, #12]
  402a2e:	f043 0201 	orr.w	r2, r3, #1
  402a32:	6085      	str	r5, [r0, #8]
  402a34:	6062      	str	r2, [r4, #4]
  402a36:	50e3      	str	r3, [r4, r3]
  402a38:	e7b7      	b.n	4029aa <_free_r+0x5a>
  402a3a:	07ff      	lsls	r7, r7, #31
  402a3c:	4403      	add	r3, r0
  402a3e:	d407      	bmi.n	402a50 <_free_r+0x100>
  402a40:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402a44:	1aa4      	subs	r4, r4, r2
  402a46:	4413      	add	r3, r2
  402a48:	68a0      	ldr	r0, [r4, #8]
  402a4a:	68e2      	ldr	r2, [r4, #12]
  402a4c:	60c2      	str	r2, [r0, #12]
  402a4e:	6090      	str	r0, [r2, #8]
  402a50:	4a30      	ldr	r2, [pc, #192]	; (402b14 <_free_r+0x1c4>)
  402a52:	6812      	ldr	r2, [r2, #0]
  402a54:	f043 0001 	orr.w	r0, r3, #1
  402a58:	4293      	cmp	r3, r2
  402a5a:	6060      	str	r0, [r4, #4]
  402a5c:	608c      	str	r4, [r1, #8]
  402a5e:	d3b9      	bcc.n	4029d4 <_free_r+0x84>
  402a60:	4b2d      	ldr	r3, [pc, #180]	; (402b18 <_free_r+0x1c8>)
  402a62:	4640      	mov	r0, r8
  402a64:	6819      	ldr	r1, [r3, #0]
  402a66:	f7ff ff23 	bl	4028b0 <_malloc_trim_r>
  402a6a:	e7b3      	b.n	4029d4 <_free_r+0x84>
  402a6c:	4610      	mov	r0, r2
  402a6e:	e7cd      	b.n	402a0c <_free_r+0xbc>
  402a70:	1811      	adds	r1, r2, r0
  402a72:	6849      	ldr	r1, [r1, #4]
  402a74:	07c9      	lsls	r1, r1, #31
  402a76:	d444      	bmi.n	402b02 <_free_r+0x1b2>
  402a78:	6891      	ldr	r1, [r2, #8]
  402a7a:	68d2      	ldr	r2, [r2, #12]
  402a7c:	60ca      	str	r2, [r1, #12]
  402a7e:	4403      	add	r3, r0
  402a80:	f043 0001 	orr.w	r0, r3, #1
  402a84:	6091      	str	r1, [r2, #8]
  402a86:	6060      	str	r0, [r4, #4]
  402a88:	50e3      	str	r3, [r4, r3]
  402a8a:	e7a3      	b.n	4029d4 <_free_r+0x84>
  402a8c:	2a14      	cmp	r2, #20
  402a8e:	d816      	bhi.n	402abe <_free_r+0x16e>
  402a90:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402a94:	00ff      	lsls	r7, r7, #3
  402a96:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402a9a:	e7aa      	b.n	4029f2 <_free_r+0xa2>
  402a9c:	10aa      	asrs	r2, r5, #2
  402a9e:	2301      	movs	r3, #1
  402aa0:	684d      	ldr	r5, [r1, #4]
  402aa2:	4093      	lsls	r3, r2
  402aa4:	432b      	orrs	r3, r5
  402aa6:	604b      	str	r3, [r1, #4]
  402aa8:	4603      	mov	r3, r0
  402aaa:	e7b0      	b.n	402a0e <_free_r+0xbe>
  402aac:	f043 0201 	orr.w	r2, r3, #1
  402ab0:	614c      	str	r4, [r1, #20]
  402ab2:	610c      	str	r4, [r1, #16]
  402ab4:	60e5      	str	r5, [r4, #12]
  402ab6:	60a5      	str	r5, [r4, #8]
  402ab8:	6062      	str	r2, [r4, #4]
  402aba:	50e3      	str	r3, [r4, r3]
  402abc:	e78a      	b.n	4029d4 <_free_r+0x84>
  402abe:	2a54      	cmp	r2, #84	; 0x54
  402ac0:	d806      	bhi.n	402ad0 <_free_r+0x180>
  402ac2:	0b1a      	lsrs	r2, r3, #12
  402ac4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402ac8:	00ff      	lsls	r7, r7, #3
  402aca:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402ace:	e790      	b.n	4029f2 <_free_r+0xa2>
  402ad0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402ad4:	d806      	bhi.n	402ae4 <_free_r+0x194>
  402ad6:	0bda      	lsrs	r2, r3, #15
  402ad8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402adc:	00ff      	lsls	r7, r7, #3
  402ade:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402ae2:	e786      	b.n	4029f2 <_free_r+0xa2>
  402ae4:	f240 5054 	movw	r0, #1364	; 0x554
  402ae8:	4282      	cmp	r2, r0
  402aea:	d806      	bhi.n	402afa <_free_r+0x1aa>
  402aec:	0c9a      	lsrs	r2, r3, #18
  402aee:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402af2:	00ff      	lsls	r7, r7, #3
  402af4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402af8:	e77b      	b.n	4029f2 <_free_r+0xa2>
  402afa:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402afe:	257e      	movs	r5, #126	; 0x7e
  402b00:	e777      	b.n	4029f2 <_free_r+0xa2>
  402b02:	f043 0101 	orr.w	r1, r3, #1
  402b06:	6061      	str	r1, [r4, #4]
  402b08:	6013      	str	r3, [r2, #0]
  402b0a:	e763      	b.n	4029d4 <_free_r+0x84>
  402b0c:	204005a4 	.word	0x204005a4
  402b10:	204005ac 	.word	0x204005ac
  402b14:	204009b0 	.word	0x204009b0
  402b18:	20400a80 	.word	0x20400a80

00402b1c <__sfvwrite_r>:
  402b1c:	6893      	ldr	r3, [r2, #8]
  402b1e:	2b00      	cmp	r3, #0
  402b20:	d073      	beq.n	402c0a <__sfvwrite_r+0xee>
  402b22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b26:	898b      	ldrh	r3, [r1, #12]
  402b28:	b083      	sub	sp, #12
  402b2a:	460c      	mov	r4, r1
  402b2c:	0719      	lsls	r1, r3, #28
  402b2e:	9000      	str	r0, [sp, #0]
  402b30:	4616      	mov	r6, r2
  402b32:	d526      	bpl.n	402b82 <__sfvwrite_r+0x66>
  402b34:	6922      	ldr	r2, [r4, #16]
  402b36:	b322      	cbz	r2, 402b82 <__sfvwrite_r+0x66>
  402b38:	f013 0002 	ands.w	r0, r3, #2
  402b3c:	6835      	ldr	r5, [r6, #0]
  402b3e:	d02c      	beq.n	402b9a <__sfvwrite_r+0x7e>
  402b40:	f04f 0900 	mov.w	r9, #0
  402b44:	4fb0      	ldr	r7, [pc, #704]	; (402e08 <__sfvwrite_r+0x2ec>)
  402b46:	46c8      	mov	r8, r9
  402b48:	46b2      	mov	sl, r6
  402b4a:	45b8      	cmp	r8, r7
  402b4c:	4643      	mov	r3, r8
  402b4e:	464a      	mov	r2, r9
  402b50:	bf28      	it	cs
  402b52:	463b      	movcs	r3, r7
  402b54:	9800      	ldr	r0, [sp, #0]
  402b56:	f1b8 0f00 	cmp.w	r8, #0
  402b5a:	d050      	beq.n	402bfe <__sfvwrite_r+0xe2>
  402b5c:	69e1      	ldr	r1, [r4, #28]
  402b5e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402b60:	47b0      	blx	r6
  402b62:	2800      	cmp	r0, #0
  402b64:	dd58      	ble.n	402c18 <__sfvwrite_r+0xfc>
  402b66:	f8da 3008 	ldr.w	r3, [sl, #8]
  402b6a:	1a1b      	subs	r3, r3, r0
  402b6c:	4481      	add	r9, r0
  402b6e:	eba8 0800 	sub.w	r8, r8, r0
  402b72:	f8ca 3008 	str.w	r3, [sl, #8]
  402b76:	2b00      	cmp	r3, #0
  402b78:	d1e7      	bne.n	402b4a <__sfvwrite_r+0x2e>
  402b7a:	2000      	movs	r0, #0
  402b7c:	b003      	add	sp, #12
  402b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b82:	4621      	mov	r1, r4
  402b84:	9800      	ldr	r0, [sp, #0]
  402b86:	f7ff fc65 	bl	402454 <__swsetup_r>
  402b8a:	2800      	cmp	r0, #0
  402b8c:	f040 8133 	bne.w	402df6 <__sfvwrite_r+0x2da>
  402b90:	89a3      	ldrh	r3, [r4, #12]
  402b92:	6835      	ldr	r5, [r6, #0]
  402b94:	f013 0002 	ands.w	r0, r3, #2
  402b98:	d1d2      	bne.n	402b40 <__sfvwrite_r+0x24>
  402b9a:	f013 0901 	ands.w	r9, r3, #1
  402b9e:	d145      	bne.n	402c2c <__sfvwrite_r+0x110>
  402ba0:	464f      	mov	r7, r9
  402ba2:	9601      	str	r6, [sp, #4]
  402ba4:	b337      	cbz	r7, 402bf4 <__sfvwrite_r+0xd8>
  402ba6:	059a      	lsls	r2, r3, #22
  402ba8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402bac:	f140 8083 	bpl.w	402cb6 <__sfvwrite_r+0x19a>
  402bb0:	4547      	cmp	r7, r8
  402bb2:	46c3      	mov	fp, r8
  402bb4:	f0c0 80ab 	bcc.w	402d0e <__sfvwrite_r+0x1f2>
  402bb8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402bbc:	f040 80ac 	bne.w	402d18 <__sfvwrite_r+0x1fc>
  402bc0:	6820      	ldr	r0, [r4, #0]
  402bc2:	46ba      	mov	sl, r7
  402bc4:	465a      	mov	r2, fp
  402bc6:	4649      	mov	r1, r9
  402bc8:	f000 fd84 	bl	4036d4 <memmove>
  402bcc:	68a2      	ldr	r2, [r4, #8]
  402bce:	6823      	ldr	r3, [r4, #0]
  402bd0:	eba2 0208 	sub.w	r2, r2, r8
  402bd4:	445b      	add	r3, fp
  402bd6:	60a2      	str	r2, [r4, #8]
  402bd8:	6023      	str	r3, [r4, #0]
  402bda:	9a01      	ldr	r2, [sp, #4]
  402bdc:	6893      	ldr	r3, [r2, #8]
  402bde:	eba3 030a 	sub.w	r3, r3, sl
  402be2:	44d1      	add	r9, sl
  402be4:	eba7 070a 	sub.w	r7, r7, sl
  402be8:	6093      	str	r3, [r2, #8]
  402bea:	2b00      	cmp	r3, #0
  402bec:	d0c5      	beq.n	402b7a <__sfvwrite_r+0x5e>
  402bee:	89a3      	ldrh	r3, [r4, #12]
  402bf0:	2f00      	cmp	r7, #0
  402bf2:	d1d8      	bne.n	402ba6 <__sfvwrite_r+0x8a>
  402bf4:	f8d5 9000 	ldr.w	r9, [r5]
  402bf8:	686f      	ldr	r7, [r5, #4]
  402bfa:	3508      	adds	r5, #8
  402bfc:	e7d2      	b.n	402ba4 <__sfvwrite_r+0x88>
  402bfe:	f8d5 9000 	ldr.w	r9, [r5]
  402c02:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402c06:	3508      	adds	r5, #8
  402c08:	e79f      	b.n	402b4a <__sfvwrite_r+0x2e>
  402c0a:	2000      	movs	r0, #0
  402c0c:	4770      	bx	lr
  402c0e:	4621      	mov	r1, r4
  402c10:	9800      	ldr	r0, [sp, #0]
  402c12:	f7ff fd33 	bl	40267c <_fflush_r>
  402c16:	b370      	cbz	r0, 402c76 <__sfvwrite_r+0x15a>
  402c18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402c20:	f04f 30ff 	mov.w	r0, #4294967295
  402c24:	81a3      	strh	r3, [r4, #12]
  402c26:	b003      	add	sp, #12
  402c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c2c:	4681      	mov	r9, r0
  402c2e:	4633      	mov	r3, r6
  402c30:	464e      	mov	r6, r9
  402c32:	46a8      	mov	r8, r5
  402c34:	469a      	mov	sl, r3
  402c36:	464d      	mov	r5, r9
  402c38:	b34e      	cbz	r6, 402c8e <__sfvwrite_r+0x172>
  402c3a:	b380      	cbz	r0, 402c9e <__sfvwrite_r+0x182>
  402c3c:	6820      	ldr	r0, [r4, #0]
  402c3e:	6923      	ldr	r3, [r4, #16]
  402c40:	6962      	ldr	r2, [r4, #20]
  402c42:	45b1      	cmp	r9, r6
  402c44:	46cb      	mov	fp, r9
  402c46:	bf28      	it	cs
  402c48:	46b3      	movcs	fp, r6
  402c4a:	4298      	cmp	r0, r3
  402c4c:	465f      	mov	r7, fp
  402c4e:	d904      	bls.n	402c5a <__sfvwrite_r+0x13e>
  402c50:	68a3      	ldr	r3, [r4, #8]
  402c52:	4413      	add	r3, r2
  402c54:	459b      	cmp	fp, r3
  402c56:	f300 80a6 	bgt.w	402da6 <__sfvwrite_r+0x28a>
  402c5a:	4593      	cmp	fp, r2
  402c5c:	db4b      	blt.n	402cf6 <__sfvwrite_r+0x1da>
  402c5e:	4613      	mov	r3, r2
  402c60:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402c62:	69e1      	ldr	r1, [r4, #28]
  402c64:	9800      	ldr	r0, [sp, #0]
  402c66:	462a      	mov	r2, r5
  402c68:	47b8      	blx	r7
  402c6a:	1e07      	subs	r7, r0, #0
  402c6c:	ddd4      	ble.n	402c18 <__sfvwrite_r+0xfc>
  402c6e:	ebb9 0907 	subs.w	r9, r9, r7
  402c72:	d0cc      	beq.n	402c0e <__sfvwrite_r+0xf2>
  402c74:	2001      	movs	r0, #1
  402c76:	f8da 3008 	ldr.w	r3, [sl, #8]
  402c7a:	1bdb      	subs	r3, r3, r7
  402c7c:	443d      	add	r5, r7
  402c7e:	1bf6      	subs	r6, r6, r7
  402c80:	f8ca 3008 	str.w	r3, [sl, #8]
  402c84:	2b00      	cmp	r3, #0
  402c86:	f43f af78 	beq.w	402b7a <__sfvwrite_r+0x5e>
  402c8a:	2e00      	cmp	r6, #0
  402c8c:	d1d5      	bne.n	402c3a <__sfvwrite_r+0x11e>
  402c8e:	f108 0308 	add.w	r3, r8, #8
  402c92:	e913 0060 	ldmdb	r3, {r5, r6}
  402c96:	4698      	mov	r8, r3
  402c98:	3308      	adds	r3, #8
  402c9a:	2e00      	cmp	r6, #0
  402c9c:	d0f9      	beq.n	402c92 <__sfvwrite_r+0x176>
  402c9e:	4632      	mov	r2, r6
  402ca0:	210a      	movs	r1, #10
  402ca2:	4628      	mov	r0, r5
  402ca4:	f000 fc2c 	bl	403500 <memchr>
  402ca8:	2800      	cmp	r0, #0
  402caa:	f000 80a1 	beq.w	402df0 <__sfvwrite_r+0x2d4>
  402cae:	3001      	adds	r0, #1
  402cb0:	eba0 0905 	sub.w	r9, r0, r5
  402cb4:	e7c2      	b.n	402c3c <__sfvwrite_r+0x120>
  402cb6:	6820      	ldr	r0, [r4, #0]
  402cb8:	6923      	ldr	r3, [r4, #16]
  402cba:	4298      	cmp	r0, r3
  402cbc:	d802      	bhi.n	402cc4 <__sfvwrite_r+0x1a8>
  402cbe:	6963      	ldr	r3, [r4, #20]
  402cc0:	429f      	cmp	r7, r3
  402cc2:	d25d      	bcs.n	402d80 <__sfvwrite_r+0x264>
  402cc4:	45b8      	cmp	r8, r7
  402cc6:	bf28      	it	cs
  402cc8:	46b8      	movcs	r8, r7
  402cca:	4642      	mov	r2, r8
  402ccc:	4649      	mov	r1, r9
  402cce:	f000 fd01 	bl	4036d4 <memmove>
  402cd2:	68a3      	ldr	r3, [r4, #8]
  402cd4:	6822      	ldr	r2, [r4, #0]
  402cd6:	eba3 0308 	sub.w	r3, r3, r8
  402cda:	4442      	add	r2, r8
  402cdc:	60a3      	str	r3, [r4, #8]
  402cde:	6022      	str	r2, [r4, #0]
  402ce0:	b10b      	cbz	r3, 402ce6 <__sfvwrite_r+0x1ca>
  402ce2:	46c2      	mov	sl, r8
  402ce4:	e779      	b.n	402bda <__sfvwrite_r+0xbe>
  402ce6:	4621      	mov	r1, r4
  402ce8:	9800      	ldr	r0, [sp, #0]
  402cea:	f7ff fcc7 	bl	40267c <_fflush_r>
  402cee:	2800      	cmp	r0, #0
  402cf0:	d192      	bne.n	402c18 <__sfvwrite_r+0xfc>
  402cf2:	46c2      	mov	sl, r8
  402cf4:	e771      	b.n	402bda <__sfvwrite_r+0xbe>
  402cf6:	465a      	mov	r2, fp
  402cf8:	4629      	mov	r1, r5
  402cfa:	f000 fceb 	bl	4036d4 <memmove>
  402cfe:	68a2      	ldr	r2, [r4, #8]
  402d00:	6823      	ldr	r3, [r4, #0]
  402d02:	eba2 020b 	sub.w	r2, r2, fp
  402d06:	445b      	add	r3, fp
  402d08:	60a2      	str	r2, [r4, #8]
  402d0a:	6023      	str	r3, [r4, #0]
  402d0c:	e7af      	b.n	402c6e <__sfvwrite_r+0x152>
  402d0e:	6820      	ldr	r0, [r4, #0]
  402d10:	46b8      	mov	r8, r7
  402d12:	46ba      	mov	sl, r7
  402d14:	46bb      	mov	fp, r7
  402d16:	e755      	b.n	402bc4 <__sfvwrite_r+0xa8>
  402d18:	6962      	ldr	r2, [r4, #20]
  402d1a:	6820      	ldr	r0, [r4, #0]
  402d1c:	6921      	ldr	r1, [r4, #16]
  402d1e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402d22:	eba0 0a01 	sub.w	sl, r0, r1
  402d26:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402d2a:	f10a 0001 	add.w	r0, sl, #1
  402d2e:	ea4f 0868 	mov.w	r8, r8, asr #1
  402d32:	4438      	add	r0, r7
  402d34:	4540      	cmp	r0, r8
  402d36:	4642      	mov	r2, r8
  402d38:	bf84      	itt	hi
  402d3a:	4680      	movhi	r8, r0
  402d3c:	4642      	movhi	r2, r8
  402d3e:	055b      	lsls	r3, r3, #21
  402d40:	d544      	bpl.n	402dcc <__sfvwrite_r+0x2b0>
  402d42:	4611      	mov	r1, r2
  402d44:	9800      	ldr	r0, [sp, #0]
  402d46:	f000 f913 	bl	402f70 <_malloc_r>
  402d4a:	4683      	mov	fp, r0
  402d4c:	2800      	cmp	r0, #0
  402d4e:	d055      	beq.n	402dfc <__sfvwrite_r+0x2e0>
  402d50:	4652      	mov	r2, sl
  402d52:	6921      	ldr	r1, [r4, #16]
  402d54:	f000 fc24 	bl	4035a0 <memcpy>
  402d58:	89a3      	ldrh	r3, [r4, #12]
  402d5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402d5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402d62:	81a3      	strh	r3, [r4, #12]
  402d64:	eb0b 000a 	add.w	r0, fp, sl
  402d68:	eba8 030a 	sub.w	r3, r8, sl
  402d6c:	f8c4 b010 	str.w	fp, [r4, #16]
  402d70:	f8c4 8014 	str.w	r8, [r4, #20]
  402d74:	6020      	str	r0, [r4, #0]
  402d76:	60a3      	str	r3, [r4, #8]
  402d78:	46b8      	mov	r8, r7
  402d7a:	46ba      	mov	sl, r7
  402d7c:	46bb      	mov	fp, r7
  402d7e:	e721      	b.n	402bc4 <__sfvwrite_r+0xa8>
  402d80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402d84:	42b9      	cmp	r1, r7
  402d86:	bf28      	it	cs
  402d88:	4639      	movcs	r1, r7
  402d8a:	464a      	mov	r2, r9
  402d8c:	fb91 f1f3 	sdiv	r1, r1, r3
  402d90:	9800      	ldr	r0, [sp, #0]
  402d92:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402d94:	fb03 f301 	mul.w	r3, r3, r1
  402d98:	69e1      	ldr	r1, [r4, #28]
  402d9a:	47b0      	blx	r6
  402d9c:	f1b0 0a00 	subs.w	sl, r0, #0
  402da0:	f73f af1b 	bgt.w	402bda <__sfvwrite_r+0xbe>
  402da4:	e738      	b.n	402c18 <__sfvwrite_r+0xfc>
  402da6:	461a      	mov	r2, r3
  402da8:	4629      	mov	r1, r5
  402daa:	9301      	str	r3, [sp, #4]
  402dac:	f000 fc92 	bl	4036d4 <memmove>
  402db0:	6822      	ldr	r2, [r4, #0]
  402db2:	9b01      	ldr	r3, [sp, #4]
  402db4:	9800      	ldr	r0, [sp, #0]
  402db6:	441a      	add	r2, r3
  402db8:	6022      	str	r2, [r4, #0]
  402dba:	4621      	mov	r1, r4
  402dbc:	f7ff fc5e 	bl	40267c <_fflush_r>
  402dc0:	9b01      	ldr	r3, [sp, #4]
  402dc2:	2800      	cmp	r0, #0
  402dc4:	f47f af28 	bne.w	402c18 <__sfvwrite_r+0xfc>
  402dc8:	461f      	mov	r7, r3
  402dca:	e750      	b.n	402c6e <__sfvwrite_r+0x152>
  402dcc:	9800      	ldr	r0, [sp, #0]
  402dce:	f000 fce9 	bl	4037a4 <_realloc_r>
  402dd2:	4683      	mov	fp, r0
  402dd4:	2800      	cmp	r0, #0
  402dd6:	d1c5      	bne.n	402d64 <__sfvwrite_r+0x248>
  402dd8:	9d00      	ldr	r5, [sp, #0]
  402dda:	6921      	ldr	r1, [r4, #16]
  402ddc:	4628      	mov	r0, r5
  402dde:	f7ff fdb7 	bl	402950 <_free_r>
  402de2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402de6:	220c      	movs	r2, #12
  402de8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402dec:	602a      	str	r2, [r5, #0]
  402dee:	e715      	b.n	402c1c <__sfvwrite_r+0x100>
  402df0:	f106 0901 	add.w	r9, r6, #1
  402df4:	e722      	b.n	402c3c <__sfvwrite_r+0x120>
  402df6:	f04f 30ff 	mov.w	r0, #4294967295
  402dfa:	e6bf      	b.n	402b7c <__sfvwrite_r+0x60>
  402dfc:	9a00      	ldr	r2, [sp, #0]
  402dfe:	230c      	movs	r3, #12
  402e00:	6013      	str	r3, [r2, #0]
  402e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e06:	e709      	b.n	402c1c <__sfvwrite_r+0x100>
  402e08:	7ffffc00 	.word	0x7ffffc00

00402e0c <_fwalk_reent>:
  402e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402e10:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402e14:	d01f      	beq.n	402e56 <_fwalk_reent+0x4a>
  402e16:	4688      	mov	r8, r1
  402e18:	4606      	mov	r6, r0
  402e1a:	f04f 0900 	mov.w	r9, #0
  402e1e:	687d      	ldr	r5, [r7, #4]
  402e20:	68bc      	ldr	r4, [r7, #8]
  402e22:	3d01      	subs	r5, #1
  402e24:	d411      	bmi.n	402e4a <_fwalk_reent+0x3e>
  402e26:	89a3      	ldrh	r3, [r4, #12]
  402e28:	2b01      	cmp	r3, #1
  402e2a:	f105 35ff 	add.w	r5, r5, #4294967295
  402e2e:	d908      	bls.n	402e42 <_fwalk_reent+0x36>
  402e30:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402e34:	3301      	adds	r3, #1
  402e36:	4621      	mov	r1, r4
  402e38:	4630      	mov	r0, r6
  402e3a:	d002      	beq.n	402e42 <_fwalk_reent+0x36>
  402e3c:	47c0      	blx	r8
  402e3e:	ea49 0900 	orr.w	r9, r9, r0
  402e42:	1c6b      	adds	r3, r5, #1
  402e44:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402e48:	d1ed      	bne.n	402e26 <_fwalk_reent+0x1a>
  402e4a:	683f      	ldr	r7, [r7, #0]
  402e4c:	2f00      	cmp	r7, #0
  402e4e:	d1e6      	bne.n	402e1e <_fwalk_reent+0x12>
  402e50:	4648      	mov	r0, r9
  402e52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402e56:	46b9      	mov	r9, r7
  402e58:	4648      	mov	r0, r9
  402e5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402e5e:	bf00      	nop

00402e60 <__locale_mb_cur_max>:
  402e60:	4b04      	ldr	r3, [pc, #16]	; (402e74 <__locale_mb_cur_max+0x14>)
  402e62:	4a05      	ldr	r2, [pc, #20]	; (402e78 <__locale_mb_cur_max+0x18>)
  402e64:	681b      	ldr	r3, [r3, #0]
  402e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402e68:	2b00      	cmp	r3, #0
  402e6a:	bf08      	it	eq
  402e6c:	4613      	moveq	r3, r2
  402e6e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402e72:	4770      	bx	lr
  402e74:	20400008 	.word	0x20400008
  402e78:	20400438 	.word	0x20400438

00402e7c <__swhatbuf_r>:
  402e7c:	b570      	push	{r4, r5, r6, lr}
  402e7e:	460c      	mov	r4, r1
  402e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402e84:	2900      	cmp	r1, #0
  402e86:	b090      	sub	sp, #64	; 0x40
  402e88:	4615      	mov	r5, r2
  402e8a:	461e      	mov	r6, r3
  402e8c:	db14      	blt.n	402eb8 <__swhatbuf_r+0x3c>
  402e8e:	aa01      	add	r2, sp, #4
  402e90:	f001 f84e 	bl	403f30 <_fstat_r>
  402e94:	2800      	cmp	r0, #0
  402e96:	db0f      	blt.n	402eb8 <__swhatbuf_r+0x3c>
  402e98:	9a02      	ldr	r2, [sp, #8]
  402e9a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402e9e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402ea2:	fab2 f282 	clz	r2, r2
  402ea6:	0952      	lsrs	r2, r2, #5
  402ea8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402eac:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402eb0:	6032      	str	r2, [r6, #0]
  402eb2:	602b      	str	r3, [r5, #0]
  402eb4:	b010      	add	sp, #64	; 0x40
  402eb6:	bd70      	pop	{r4, r5, r6, pc}
  402eb8:	89a2      	ldrh	r2, [r4, #12]
  402eba:	2300      	movs	r3, #0
  402ebc:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402ec0:	6033      	str	r3, [r6, #0]
  402ec2:	d004      	beq.n	402ece <__swhatbuf_r+0x52>
  402ec4:	2240      	movs	r2, #64	; 0x40
  402ec6:	4618      	mov	r0, r3
  402ec8:	602a      	str	r2, [r5, #0]
  402eca:	b010      	add	sp, #64	; 0x40
  402ecc:	bd70      	pop	{r4, r5, r6, pc}
  402ece:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402ed2:	602b      	str	r3, [r5, #0]
  402ed4:	b010      	add	sp, #64	; 0x40
  402ed6:	bd70      	pop	{r4, r5, r6, pc}

00402ed8 <__smakebuf_r>:
  402ed8:	898a      	ldrh	r2, [r1, #12]
  402eda:	0792      	lsls	r2, r2, #30
  402edc:	460b      	mov	r3, r1
  402ede:	d506      	bpl.n	402eee <__smakebuf_r+0x16>
  402ee0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402ee4:	2101      	movs	r1, #1
  402ee6:	601a      	str	r2, [r3, #0]
  402ee8:	611a      	str	r2, [r3, #16]
  402eea:	6159      	str	r1, [r3, #20]
  402eec:	4770      	bx	lr
  402eee:	b5f0      	push	{r4, r5, r6, r7, lr}
  402ef0:	b083      	sub	sp, #12
  402ef2:	ab01      	add	r3, sp, #4
  402ef4:	466a      	mov	r2, sp
  402ef6:	460c      	mov	r4, r1
  402ef8:	4605      	mov	r5, r0
  402efa:	f7ff ffbf 	bl	402e7c <__swhatbuf_r>
  402efe:	9900      	ldr	r1, [sp, #0]
  402f00:	4606      	mov	r6, r0
  402f02:	4628      	mov	r0, r5
  402f04:	f000 f834 	bl	402f70 <_malloc_r>
  402f08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f0c:	b1d0      	cbz	r0, 402f44 <__smakebuf_r+0x6c>
  402f0e:	9a01      	ldr	r2, [sp, #4]
  402f10:	4f12      	ldr	r7, [pc, #72]	; (402f5c <__smakebuf_r+0x84>)
  402f12:	9900      	ldr	r1, [sp, #0]
  402f14:	63ef      	str	r7, [r5, #60]	; 0x3c
  402f16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402f1a:	81a3      	strh	r3, [r4, #12]
  402f1c:	6020      	str	r0, [r4, #0]
  402f1e:	6120      	str	r0, [r4, #16]
  402f20:	6161      	str	r1, [r4, #20]
  402f22:	b91a      	cbnz	r2, 402f2c <__smakebuf_r+0x54>
  402f24:	4333      	orrs	r3, r6
  402f26:	81a3      	strh	r3, [r4, #12]
  402f28:	b003      	add	sp, #12
  402f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402f2c:	4628      	mov	r0, r5
  402f2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402f32:	f001 f811 	bl	403f58 <_isatty_r>
  402f36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f3a:	2800      	cmp	r0, #0
  402f3c:	d0f2      	beq.n	402f24 <__smakebuf_r+0x4c>
  402f3e:	f043 0301 	orr.w	r3, r3, #1
  402f42:	e7ef      	b.n	402f24 <__smakebuf_r+0x4c>
  402f44:	059a      	lsls	r2, r3, #22
  402f46:	d4ef      	bmi.n	402f28 <__smakebuf_r+0x50>
  402f48:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402f4c:	f043 0302 	orr.w	r3, r3, #2
  402f50:	2101      	movs	r1, #1
  402f52:	81a3      	strh	r3, [r4, #12]
  402f54:	6022      	str	r2, [r4, #0]
  402f56:	6122      	str	r2, [r4, #16]
  402f58:	6161      	str	r1, [r4, #20]
  402f5a:	e7e5      	b.n	402f28 <__smakebuf_r+0x50>
  402f5c:	004026a9 	.word	0x004026a9

00402f60 <malloc>:
  402f60:	4b02      	ldr	r3, [pc, #8]	; (402f6c <malloc+0xc>)
  402f62:	4601      	mov	r1, r0
  402f64:	6818      	ldr	r0, [r3, #0]
  402f66:	f000 b803 	b.w	402f70 <_malloc_r>
  402f6a:	bf00      	nop
  402f6c:	20400008 	.word	0x20400008

00402f70 <_malloc_r>:
  402f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f74:	f101 060b 	add.w	r6, r1, #11
  402f78:	2e16      	cmp	r6, #22
  402f7a:	b083      	sub	sp, #12
  402f7c:	4605      	mov	r5, r0
  402f7e:	f240 809e 	bls.w	4030be <_malloc_r+0x14e>
  402f82:	f036 0607 	bics.w	r6, r6, #7
  402f86:	f100 80bd 	bmi.w	403104 <_malloc_r+0x194>
  402f8a:	42b1      	cmp	r1, r6
  402f8c:	f200 80ba 	bhi.w	403104 <_malloc_r+0x194>
  402f90:	f000 fc04 	bl	40379c <__malloc_lock>
  402f94:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402f98:	f0c0 8293 	bcc.w	4034c2 <_malloc_r+0x552>
  402f9c:	0a73      	lsrs	r3, r6, #9
  402f9e:	f000 80b8 	beq.w	403112 <_malloc_r+0x1a2>
  402fa2:	2b04      	cmp	r3, #4
  402fa4:	f200 8179 	bhi.w	40329a <_malloc_r+0x32a>
  402fa8:	09b3      	lsrs	r3, r6, #6
  402faa:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402fae:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402fb2:	00c3      	lsls	r3, r0, #3
  402fb4:	4fbf      	ldr	r7, [pc, #764]	; (4032b4 <_malloc_r+0x344>)
  402fb6:	443b      	add	r3, r7
  402fb8:	f1a3 0108 	sub.w	r1, r3, #8
  402fbc:	685c      	ldr	r4, [r3, #4]
  402fbe:	42a1      	cmp	r1, r4
  402fc0:	d106      	bne.n	402fd0 <_malloc_r+0x60>
  402fc2:	e00c      	b.n	402fde <_malloc_r+0x6e>
  402fc4:	2a00      	cmp	r2, #0
  402fc6:	f280 80aa 	bge.w	40311e <_malloc_r+0x1ae>
  402fca:	68e4      	ldr	r4, [r4, #12]
  402fcc:	42a1      	cmp	r1, r4
  402fce:	d006      	beq.n	402fde <_malloc_r+0x6e>
  402fd0:	6863      	ldr	r3, [r4, #4]
  402fd2:	f023 0303 	bic.w	r3, r3, #3
  402fd6:	1b9a      	subs	r2, r3, r6
  402fd8:	2a0f      	cmp	r2, #15
  402fda:	ddf3      	ble.n	402fc4 <_malloc_r+0x54>
  402fdc:	4670      	mov	r0, lr
  402fde:	693c      	ldr	r4, [r7, #16]
  402fe0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4032c8 <_malloc_r+0x358>
  402fe4:	4574      	cmp	r4, lr
  402fe6:	f000 81ab 	beq.w	403340 <_malloc_r+0x3d0>
  402fea:	6863      	ldr	r3, [r4, #4]
  402fec:	f023 0303 	bic.w	r3, r3, #3
  402ff0:	1b9a      	subs	r2, r3, r6
  402ff2:	2a0f      	cmp	r2, #15
  402ff4:	f300 8190 	bgt.w	403318 <_malloc_r+0x3a8>
  402ff8:	2a00      	cmp	r2, #0
  402ffa:	f8c7 e014 	str.w	lr, [r7, #20]
  402ffe:	f8c7 e010 	str.w	lr, [r7, #16]
  403002:	f280 809d 	bge.w	403140 <_malloc_r+0x1d0>
  403006:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40300a:	f080 8161 	bcs.w	4032d0 <_malloc_r+0x360>
  40300e:	08db      	lsrs	r3, r3, #3
  403010:	f103 0c01 	add.w	ip, r3, #1
  403014:	1099      	asrs	r1, r3, #2
  403016:	687a      	ldr	r2, [r7, #4]
  403018:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40301c:	f8c4 8008 	str.w	r8, [r4, #8]
  403020:	2301      	movs	r3, #1
  403022:	408b      	lsls	r3, r1
  403024:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403028:	4313      	orrs	r3, r2
  40302a:	3908      	subs	r1, #8
  40302c:	60e1      	str	r1, [r4, #12]
  40302e:	607b      	str	r3, [r7, #4]
  403030:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403034:	f8c8 400c 	str.w	r4, [r8, #12]
  403038:	1082      	asrs	r2, r0, #2
  40303a:	2401      	movs	r4, #1
  40303c:	4094      	lsls	r4, r2
  40303e:	429c      	cmp	r4, r3
  403040:	f200 808b 	bhi.w	40315a <_malloc_r+0x1ea>
  403044:	421c      	tst	r4, r3
  403046:	d106      	bne.n	403056 <_malloc_r+0xe6>
  403048:	f020 0003 	bic.w	r0, r0, #3
  40304c:	0064      	lsls	r4, r4, #1
  40304e:	421c      	tst	r4, r3
  403050:	f100 0004 	add.w	r0, r0, #4
  403054:	d0fa      	beq.n	40304c <_malloc_r+0xdc>
  403056:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40305a:	46cc      	mov	ip, r9
  40305c:	4680      	mov	r8, r0
  40305e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403062:	459c      	cmp	ip, r3
  403064:	d107      	bne.n	403076 <_malloc_r+0x106>
  403066:	e16d      	b.n	403344 <_malloc_r+0x3d4>
  403068:	2a00      	cmp	r2, #0
  40306a:	f280 817b 	bge.w	403364 <_malloc_r+0x3f4>
  40306e:	68db      	ldr	r3, [r3, #12]
  403070:	459c      	cmp	ip, r3
  403072:	f000 8167 	beq.w	403344 <_malloc_r+0x3d4>
  403076:	6859      	ldr	r1, [r3, #4]
  403078:	f021 0103 	bic.w	r1, r1, #3
  40307c:	1b8a      	subs	r2, r1, r6
  40307e:	2a0f      	cmp	r2, #15
  403080:	ddf2      	ble.n	403068 <_malloc_r+0xf8>
  403082:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403086:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40308a:	9300      	str	r3, [sp, #0]
  40308c:	199c      	adds	r4, r3, r6
  40308e:	4628      	mov	r0, r5
  403090:	f046 0601 	orr.w	r6, r6, #1
  403094:	f042 0501 	orr.w	r5, r2, #1
  403098:	605e      	str	r6, [r3, #4]
  40309a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40309e:	f8cc 8008 	str.w	r8, [ip, #8]
  4030a2:	617c      	str	r4, [r7, #20]
  4030a4:	613c      	str	r4, [r7, #16]
  4030a6:	f8c4 e00c 	str.w	lr, [r4, #12]
  4030aa:	f8c4 e008 	str.w	lr, [r4, #8]
  4030ae:	6065      	str	r5, [r4, #4]
  4030b0:	505a      	str	r2, [r3, r1]
  4030b2:	f000 fb75 	bl	4037a0 <__malloc_unlock>
  4030b6:	9b00      	ldr	r3, [sp, #0]
  4030b8:	f103 0408 	add.w	r4, r3, #8
  4030bc:	e01e      	b.n	4030fc <_malloc_r+0x18c>
  4030be:	2910      	cmp	r1, #16
  4030c0:	d820      	bhi.n	403104 <_malloc_r+0x194>
  4030c2:	f000 fb6b 	bl	40379c <__malloc_lock>
  4030c6:	2610      	movs	r6, #16
  4030c8:	2318      	movs	r3, #24
  4030ca:	2002      	movs	r0, #2
  4030cc:	4f79      	ldr	r7, [pc, #484]	; (4032b4 <_malloc_r+0x344>)
  4030ce:	443b      	add	r3, r7
  4030d0:	f1a3 0208 	sub.w	r2, r3, #8
  4030d4:	685c      	ldr	r4, [r3, #4]
  4030d6:	4294      	cmp	r4, r2
  4030d8:	f000 813d 	beq.w	403356 <_malloc_r+0x3e6>
  4030dc:	6863      	ldr	r3, [r4, #4]
  4030de:	68e1      	ldr	r1, [r4, #12]
  4030e0:	68a6      	ldr	r6, [r4, #8]
  4030e2:	f023 0303 	bic.w	r3, r3, #3
  4030e6:	4423      	add	r3, r4
  4030e8:	4628      	mov	r0, r5
  4030ea:	685a      	ldr	r2, [r3, #4]
  4030ec:	60f1      	str	r1, [r6, #12]
  4030ee:	f042 0201 	orr.w	r2, r2, #1
  4030f2:	608e      	str	r6, [r1, #8]
  4030f4:	605a      	str	r2, [r3, #4]
  4030f6:	f000 fb53 	bl	4037a0 <__malloc_unlock>
  4030fa:	3408      	adds	r4, #8
  4030fc:	4620      	mov	r0, r4
  4030fe:	b003      	add	sp, #12
  403100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403104:	2400      	movs	r4, #0
  403106:	230c      	movs	r3, #12
  403108:	4620      	mov	r0, r4
  40310a:	602b      	str	r3, [r5, #0]
  40310c:	b003      	add	sp, #12
  40310e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403112:	2040      	movs	r0, #64	; 0x40
  403114:	f44f 7300 	mov.w	r3, #512	; 0x200
  403118:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40311c:	e74a      	b.n	402fb4 <_malloc_r+0x44>
  40311e:	4423      	add	r3, r4
  403120:	68e1      	ldr	r1, [r4, #12]
  403122:	685a      	ldr	r2, [r3, #4]
  403124:	68a6      	ldr	r6, [r4, #8]
  403126:	f042 0201 	orr.w	r2, r2, #1
  40312a:	60f1      	str	r1, [r6, #12]
  40312c:	4628      	mov	r0, r5
  40312e:	608e      	str	r6, [r1, #8]
  403130:	605a      	str	r2, [r3, #4]
  403132:	f000 fb35 	bl	4037a0 <__malloc_unlock>
  403136:	3408      	adds	r4, #8
  403138:	4620      	mov	r0, r4
  40313a:	b003      	add	sp, #12
  40313c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403140:	4423      	add	r3, r4
  403142:	4628      	mov	r0, r5
  403144:	685a      	ldr	r2, [r3, #4]
  403146:	f042 0201 	orr.w	r2, r2, #1
  40314a:	605a      	str	r2, [r3, #4]
  40314c:	f000 fb28 	bl	4037a0 <__malloc_unlock>
  403150:	3408      	adds	r4, #8
  403152:	4620      	mov	r0, r4
  403154:	b003      	add	sp, #12
  403156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40315a:	68bc      	ldr	r4, [r7, #8]
  40315c:	6863      	ldr	r3, [r4, #4]
  40315e:	f023 0803 	bic.w	r8, r3, #3
  403162:	45b0      	cmp	r8, r6
  403164:	d304      	bcc.n	403170 <_malloc_r+0x200>
  403166:	eba8 0306 	sub.w	r3, r8, r6
  40316a:	2b0f      	cmp	r3, #15
  40316c:	f300 8085 	bgt.w	40327a <_malloc_r+0x30a>
  403170:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4032cc <_malloc_r+0x35c>
  403174:	4b50      	ldr	r3, [pc, #320]	; (4032b8 <_malloc_r+0x348>)
  403176:	f8d9 2000 	ldr.w	r2, [r9]
  40317a:	681b      	ldr	r3, [r3, #0]
  40317c:	3201      	adds	r2, #1
  40317e:	4433      	add	r3, r6
  403180:	eb04 0a08 	add.w	sl, r4, r8
  403184:	f000 8155 	beq.w	403432 <_malloc_r+0x4c2>
  403188:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40318c:	330f      	adds	r3, #15
  40318e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403192:	f02b 0b0f 	bic.w	fp, fp, #15
  403196:	4659      	mov	r1, fp
  403198:	4628      	mov	r0, r5
  40319a:	f000 fca9 	bl	403af0 <_sbrk_r>
  40319e:	1c41      	adds	r1, r0, #1
  4031a0:	4602      	mov	r2, r0
  4031a2:	f000 80fc 	beq.w	40339e <_malloc_r+0x42e>
  4031a6:	4582      	cmp	sl, r0
  4031a8:	f200 80f7 	bhi.w	40339a <_malloc_r+0x42a>
  4031ac:	4b43      	ldr	r3, [pc, #268]	; (4032bc <_malloc_r+0x34c>)
  4031ae:	6819      	ldr	r1, [r3, #0]
  4031b0:	4459      	add	r1, fp
  4031b2:	6019      	str	r1, [r3, #0]
  4031b4:	f000 814d 	beq.w	403452 <_malloc_r+0x4e2>
  4031b8:	f8d9 0000 	ldr.w	r0, [r9]
  4031bc:	3001      	adds	r0, #1
  4031be:	bf1b      	ittet	ne
  4031c0:	eba2 0a0a 	subne.w	sl, r2, sl
  4031c4:	4451      	addne	r1, sl
  4031c6:	f8c9 2000 	streq.w	r2, [r9]
  4031ca:	6019      	strne	r1, [r3, #0]
  4031cc:	f012 0107 	ands.w	r1, r2, #7
  4031d0:	f000 8115 	beq.w	4033fe <_malloc_r+0x48e>
  4031d4:	f1c1 0008 	rsb	r0, r1, #8
  4031d8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4031dc:	4402      	add	r2, r0
  4031de:	3108      	adds	r1, #8
  4031e0:	eb02 090b 	add.w	r9, r2, fp
  4031e4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4031e8:	eba1 0909 	sub.w	r9, r1, r9
  4031ec:	4649      	mov	r1, r9
  4031ee:	4628      	mov	r0, r5
  4031f0:	9301      	str	r3, [sp, #4]
  4031f2:	9200      	str	r2, [sp, #0]
  4031f4:	f000 fc7c 	bl	403af0 <_sbrk_r>
  4031f8:	1c43      	adds	r3, r0, #1
  4031fa:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4031fe:	f000 8143 	beq.w	403488 <_malloc_r+0x518>
  403202:	1a80      	subs	r0, r0, r2
  403204:	4448      	add	r0, r9
  403206:	f040 0001 	orr.w	r0, r0, #1
  40320a:	6819      	ldr	r1, [r3, #0]
  40320c:	60ba      	str	r2, [r7, #8]
  40320e:	4449      	add	r1, r9
  403210:	42bc      	cmp	r4, r7
  403212:	6050      	str	r0, [r2, #4]
  403214:	6019      	str	r1, [r3, #0]
  403216:	d017      	beq.n	403248 <_malloc_r+0x2d8>
  403218:	f1b8 0f0f 	cmp.w	r8, #15
  40321c:	f240 80fb 	bls.w	403416 <_malloc_r+0x4a6>
  403220:	6860      	ldr	r0, [r4, #4]
  403222:	f1a8 020c 	sub.w	r2, r8, #12
  403226:	f022 0207 	bic.w	r2, r2, #7
  40322a:	eb04 0e02 	add.w	lr, r4, r2
  40322e:	f000 0001 	and.w	r0, r0, #1
  403232:	f04f 0c05 	mov.w	ip, #5
  403236:	4310      	orrs	r0, r2
  403238:	2a0f      	cmp	r2, #15
  40323a:	6060      	str	r0, [r4, #4]
  40323c:	f8ce c004 	str.w	ip, [lr, #4]
  403240:	f8ce c008 	str.w	ip, [lr, #8]
  403244:	f200 8117 	bhi.w	403476 <_malloc_r+0x506>
  403248:	4b1d      	ldr	r3, [pc, #116]	; (4032c0 <_malloc_r+0x350>)
  40324a:	68bc      	ldr	r4, [r7, #8]
  40324c:	681a      	ldr	r2, [r3, #0]
  40324e:	4291      	cmp	r1, r2
  403250:	bf88      	it	hi
  403252:	6019      	strhi	r1, [r3, #0]
  403254:	4b1b      	ldr	r3, [pc, #108]	; (4032c4 <_malloc_r+0x354>)
  403256:	681a      	ldr	r2, [r3, #0]
  403258:	4291      	cmp	r1, r2
  40325a:	6862      	ldr	r2, [r4, #4]
  40325c:	bf88      	it	hi
  40325e:	6019      	strhi	r1, [r3, #0]
  403260:	f022 0203 	bic.w	r2, r2, #3
  403264:	4296      	cmp	r6, r2
  403266:	eba2 0306 	sub.w	r3, r2, r6
  40326a:	d801      	bhi.n	403270 <_malloc_r+0x300>
  40326c:	2b0f      	cmp	r3, #15
  40326e:	dc04      	bgt.n	40327a <_malloc_r+0x30a>
  403270:	4628      	mov	r0, r5
  403272:	f000 fa95 	bl	4037a0 <__malloc_unlock>
  403276:	2400      	movs	r4, #0
  403278:	e740      	b.n	4030fc <_malloc_r+0x18c>
  40327a:	19a2      	adds	r2, r4, r6
  40327c:	f043 0301 	orr.w	r3, r3, #1
  403280:	f046 0601 	orr.w	r6, r6, #1
  403284:	6066      	str	r6, [r4, #4]
  403286:	4628      	mov	r0, r5
  403288:	60ba      	str	r2, [r7, #8]
  40328a:	6053      	str	r3, [r2, #4]
  40328c:	f000 fa88 	bl	4037a0 <__malloc_unlock>
  403290:	3408      	adds	r4, #8
  403292:	4620      	mov	r0, r4
  403294:	b003      	add	sp, #12
  403296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40329a:	2b14      	cmp	r3, #20
  40329c:	d971      	bls.n	403382 <_malloc_r+0x412>
  40329e:	2b54      	cmp	r3, #84	; 0x54
  4032a0:	f200 80a3 	bhi.w	4033ea <_malloc_r+0x47a>
  4032a4:	0b33      	lsrs	r3, r6, #12
  4032a6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4032aa:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4032ae:	00c3      	lsls	r3, r0, #3
  4032b0:	e680      	b.n	402fb4 <_malloc_r+0x44>
  4032b2:	bf00      	nop
  4032b4:	204005a4 	.word	0x204005a4
  4032b8:	20400a80 	.word	0x20400a80
  4032bc:	20400a50 	.word	0x20400a50
  4032c0:	20400a78 	.word	0x20400a78
  4032c4:	20400a7c 	.word	0x20400a7c
  4032c8:	204005ac 	.word	0x204005ac
  4032cc:	204009ac 	.word	0x204009ac
  4032d0:	0a5a      	lsrs	r2, r3, #9
  4032d2:	2a04      	cmp	r2, #4
  4032d4:	d95b      	bls.n	40338e <_malloc_r+0x41e>
  4032d6:	2a14      	cmp	r2, #20
  4032d8:	f200 80ae 	bhi.w	403438 <_malloc_r+0x4c8>
  4032dc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4032e0:	00c9      	lsls	r1, r1, #3
  4032e2:	325b      	adds	r2, #91	; 0x5b
  4032e4:	eb07 0c01 	add.w	ip, r7, r1
  4032e8:	5879      	ldr	r1, [r7, r1]
  4032ea:	f1ac 0c08 	sub.w	ip, ip, #8
  4032ee:	458c      	cmp	ip, r1
  4032f0:	f000 8088 	beq.w	403404 <_malloc_r+0x494>
  4032f4:	684a      	ldr	r2, [r1, #4]
  4032f6:	f022 0203 	bic.w	r2, r2, #3
  4032fa:	4293      	cmp	r3, r2
  4032fc:	d273      	bcs.n	4033e6 <_malloc_r+0x476>
  4032fe:	6889      	ldr	r1, [r1, #8]
  403300:	458c      	cmp	ip, r1
  403302:	d1f7      	bne.n	4032f4 <_malloc_r+0x384>
  403304:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403308:	687b      	ldr	r3, [r7, #4]
  40330a:	60e2      	str	r2, [r4, #12]
  40330c:	f8c4 c008 	str.w	ip, [r4, #8]
  403310:	6094      	str	r4, [r2, #8]
  403312:	f8cc 400c 	str.w	r4, [ip, #12]
  403316:	e68f      	b.n	403038 <_malloc_r+0xc8>
  403318:	19a1      	adds	r1, r4, r6
  40331a:	f046 0c01 	orr.w	ip, r6, #1
  40331e:	f042 0601 	orr.w	r6, r2, #1
  403322:	f8c4 c004 	str.w	ip, [r4, #4]
  403326:	4628      	mov	r0, r5
  403328:	6179      	str	r1, [r7, #20]
  40332a:	6139      	str	r1, [r7, #16]
  40332c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403330:	f8c1 e008 	str.w	lr, [r1, #8]
  403334:	604e      	str	r6, [r1, #4]
  403336:	50e2      	str	r2, [r4, r3]
  403338:	f000 fa32 	bl	4037a0 <__malloc_unlock>
  40333c:	3408      	adds	r4, #8
  40333e:	e6dd      	b.n	4030fc <_malloc_r+0x18c>
  403340:	687b      	ldr	r3, [r7, #4]
  403342:	e679      	b.n	403038 <_malloc_r+0xc8>
  403344:	f108 0801 	add.w	r8, r8, #1
  403348:	f018 0f03 	tst.w	r8, #3
  40334c:	f10c 0c08 	add.w	ip, ip, #8
  403350:	f47f ae85 	bne.w	40305e <_malloc_r+0xee>
  403354:	e02d      	b.n	4033b2 <_malloc_r+0x442>
  403356:	68dc      	ldr	r4, [r3, #12]
  403358:	42a3      	cmp	r3, r4
  40335a:	bf08      	it	eq
  40335c:	3002      	addeq	r0, #2
  40335e:	f43f ae3e 	beq.w	402fde <_malloc_r+0x6e>
  403362:	e6bb      	b.n	4030dc <_malloc_r+0x16c>
  403364:	4419      	add	r1, r3
  403366:	461c      	mov	r4, r3
  403368:	684a      	ldr	r2, [r1, #4]
  40336a:	68db      	ldr	r3, [r3, #12]
  40336c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403370:	f042 0201 	orr.w	r2, r2, #1
  403374:	604a      	str	r2, [r1, #4]
  403376:	4628      	mov	r0, r5
  403378:	60f3      	str	r3, [r6, #12]
  40337a:	609e      	str	r6, [r3, #8]
  40337c:	f000 fa10 	bl	4037a0 <__malloc_unlock>
  403380:	e6bc      	b.n	4030fc <_malloc_r+0x18c>
  403382:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403386:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40338a:	00c3      	lsls	r3, r0, #3
  40338c:	e612      	b.n	402fb4 <_malloc_r+0x44>
  40338e:	099a      	lsrs	r2, r3, #6
  403390:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403394:	00c9      	lsls	r1, r1, #3
  403396:	3238      	adds	r2, #56	; 0x38
  403398:	e7a4      	b.n	4032e4 <_malloc_r+0x374>
  40339a:	42bc      	cmp	r4, r7
  40339c:	d054      	beq.n	403448 <_malloc_r+0x4d8>
  40339e:	68bc      	ldr	r4, [r7, #8]
  4033a0:	6862      	ldr	r2, [r4, #4]
  4033a2:	f022 0203 	bic.w	r2, r2, #3
  4033a6:	e75d      	b.n	403264 <_malloc_r+0x2f4>
  4033a8:	f859 3908 	ldr.w	r3, [r9], #-8
  4033ac:	4599      	cmp	r9, r3
  4033ae:	f040 8086 	bne.w	4034be <_malloc_r+0x54e>
  4033b2:	f010 0f03 	tst.w	r0, #3
  4033b6:	f100 30ff 	add.w	r0, r0, #4294967295
  4033ba:	d1f5      	bne.n	4033a8 <_malloc_r+0x438>
  4033bc:	687b      	ldr	r3, [r7, #4]
  4033be:	ea23 0304 	bic.w	r3, r3, r4
  4033c2:	607b      	str	r3, [r7, #4]
  4033c4:	0064      	lsls	r4, r4, #1
  4033c6:	429c      	cmp	r4, r3
  4033c8:	f63f aec7 	bhi.w	40315a <_malloc_r+0x1ea>
  4033cc:	2c00      	cmp	r4, #0
  4033ce:	f43f aec4 	beq.w	40315a <_malloc_r+0x1ea>
  4033d2:	421c      	tst	r4, r3
  4033d4:	4640      	mov	r0, r8
  4033d6:	f47f ae3e 	bne.w	403056 <_malloc_r+0xe6>
  4033da:	0064      	lsls	r4, r4, #1
  4033dc:	421c      	tst	r4, r3
  4033de:	f100 0004 	add.w	r0, r0, #4
  4033e2:	d0fa      	beq.n	4033da <_malloc_r+0x46a>
  4033e4:	e637      	b.n	403056 <_malloc_r+0xe6>
  4033e6:	468c      	mov	ip, r1
  4033e8:	e78c      	b.n	403304 <_malloc_r+0x394>
  4033ea:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4033ee:	d815      	bhi.n	40341c <_malloc_r+0x4ac>
  4033f0:	0bf3      	lsrs	r3, r6, #15
  4033f2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4033f6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4033fa:	00c3      	lsls	r3, r0, #3
  4033fc:	e5da      	b.n	402fb4 <_malloc_r+0x44>
  4033fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403402:	e6ed      	b.n	4031e0 <_malloc_r+0x270>
  403404:	687b      	ldr	r3, [r7, #4]
  403406:	1092      	asrs	r2, r2, #2
  403408:	2101      	movs	r1, #1
  40340a:	fa01 f202 	lsl.w	r2, r1, r2
  40340e:	4313      	orrs	r3, r2
  403410:	607b      	str	r3, [r7, #4]
  403412:	4662      	mov	r2, ip
  403414:	e779      	b.n	40330a <_malloc_r+0x39a>
  403416:	2301      	movs	r3, #1
  403418:	6053      	str	r3, [r2, #4]
  40341a:	e729      	b.n	403270 <_malloc_r+0x300>
  40341c:	f240 5254 	movw	r2, #1364	; 0x554
  403420:	4293      	cmp	r3, r2
  403422:	d822      	bhi.n	40346a <_malloc_r+0x4fa>
  403424:	0cb3      	lsrs	r3, r6, #18
  403426:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40342a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40342e:	00c3      	lsls	r3, r0, #3
  403430:	e5c0      	b.n	402fb4 <_malloc_r+0x44>
  403432:	f103 0b10 	add.w	fp, r3, #16
  403436:	e6ae      	b.n	403196 <_malloc_r+0x226>
  403438:	2a54      	cmp	r2, #84	; 0x54
  40343a:	d829      	bhi.n	403490 <_malloc_r+0x520>
  40343c:	0b1a      	lsrs	r2, r3, #12
  40343e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403442:	00c9      	lsls	r1, r1, #3
  403444:	326e      	adds	r2, #110	; 0x6e
  403446:	e74d      	b.n	4032e4 <_malloc_r+0x374>
  403448:	4b20      	ldr	r3, [pc, #128]	; (4034cc <_malloc_r+0x55c>)
  40344a:	6819      	ldr	r1, [r3, #0]
  40344c:	4459      	add	r1, fp
  40344e:	6019      	str	r1, [r3, #0]
  403450:	e6b2      	b.n	4031b8 <_malloc_r+0x248>
  403452:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403456:	2800      	cmp	r0, #0
  403458:	f47f aeae 	bne.w	4031b8 <_malloc_r+0x248>
  40345c:	eb08 030b 	add.w	r3, r8, fp
  403460:	68ba      	ldr	r2, [r7, #8]
  403462:	f043 0301 	orr.w	r3, r3, #1
  403466:	6053      	str	r3, [r2, #4]
  403468:	e6ee      	b.n	403248 <_malloc_r+0x2d8>
  40346a:	207f      	movs	r0, #127	; 0x7f
  40346c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403470:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403474:	e59e      	b.n	402fb4 <_malloc_r+0x44>
  403476:	f104 0108 	add.w	r1, r4, #8
  40347a:	4628      	mov	r0, r5
  40347c:	9300      	str	r3, [sp, #0]
  40347e:	f7ff fa67 	bl	402950 <_free_r>
  403482:	9b00      	ldr	r3, [sp, #0]
  403484:	6819      	ldr	r1, [r3, #0]
  403486:	e6df      	b.n	403248 <_malloc_r+0x2d8>
  403488:	2001      	movs	r0, #1
  40348a:	f04f 0900 	mov.w	r9, #0
  40348e:	e6bc      	b.n	40320a <_malloc_r+0x29a>
  403490:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403494:	d805      	bhi.n	4034a2 <_malloc_r+0x532>
  403496:	0bda      	lsrs	r2, r3, #15
  403498:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40349c:	00c9      	lsls	r1, r1, #3
  40349e:	3277      	adds	r2, #119	; 0x77
  4034a0:	e720      	b.n	4032e4 <_malloc_r+0x374>
  4034a2:	f240 5154 	movw	r1, #1364	; 0x554
  4034a6:	428a      	cmp	r2, r1
  4034a8:	d805      	bhi.n	4034b6 <_malloc_r+0x546>
  4034aa:	0c9a      	lsrs	r2, r3, #18
  4034ac:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4034b0:	00c9      	lsls	r1, r1, #3
  4034b2:	327c      	adds	r2, #124	; 0x7c
  4034b4:	e716      	b.n	4032e4 <_malloc_r+0x374>
  4034b6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4034ba:	227e      	movs	r2, #126	; 0x7e
  4034bc:	e712      	b.n	4032e4 <_malloc_r+0x374>
  4034be:	687b      	ldr	r3, [r7, #4]
  4034c0:	e780      	b.n	4033c4 <_malloc_r+0x454>
  4034c2:	08f0      	lsrs	r0, r6, #3
  4034c4:	f106 0308 	add.w	r3, r6, #8
  4034c8:	e600      	b.n	4030cc <_malloc_r+0x15c>
  4034ca:	bf00      	nop
  4034cc:	20400a50 	.word	0x20400a50

004034d0 <__ascii_mbtowc>:
  4034d0:	b082      	sub	sp, #8
  4034d2:	b149      	cbz	r1, 4034e8 <__ascii_mbtowc+0x18>
  4034d4:	b15a      	cbz	r2, 4034ee <__ascii_mbtowc+0x1e>
  4034d6:	b16b      	cbz	r3, 4034f4 <__ascii_mbtowc+0x24>
  4034d8:	7813      	ldrb	r3, [r2, #0]
  4034da:	600b      	str	r3, [r1, #0]
  4034dc:	7812      	ldrb	r2, [r2, #0]
  4034de:	1c10      	adds	r0, r2, #0
  4034e0:	bf18      	it	ne
  4034e2:	2001      	movne	r0, #1
  4034e4:	b002      	add	sp, #8
  4034e6:	4770      	bx	lr
  4034e8:	a901      	add	r1, sp, #4
  4034ea:	2a00      	cmp	r2, #0
  4034ec:	d1f3      	bne.n	4034d6 <__ascii_mbtowc+0x6>
  4034ee:	4610      	mov	r0, r2
  4034f0:	b002      	add	sp, #8
  4034f2:	4770      	bx	lr
  4034f4:	f06f 0001 	mvn.w	r0, #1
  4034f8:	e7f4      	b.n	4034e4 <__ascii_mbtowc+0x14>
  4034fa:	bf00      	nop
  4034fc:	0000      	movs	r0, r0
	...

00403500 <memchr>:
  403500:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403504:	2a10      	cmp	r2, #16
  403506:	db2b      	blt.n	403560 <memchr+0x60>
  403508:	f010 0f07 	tst.w	r0, #7
  40350c:	d008      	beq.n	403520 <memchr+0x20>
  40350e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403512:	3a01      	subs	r2, #1
  403514:	428b      	cmp	r3, r1
  403516:	d02d      	beq.n	403574 <memchr+0x74>
  403518:	f010 0f07 	tst.w	r0, #7
  40351c:	b342      	cbz	r2, 403570 <memchr+0x70>
  40351e:	d1f6      	bne.n	40350e <memchr+0xe>
  403520:	b4f0      	push	{r4, r5, r6, r7}
  403522:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403526:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40352a:	f022 0407 	bic.w	r4, r2, #7
  40352e:	f07f 0700 	mvns.w	r7, #0
  403532:	2300      	movs	r3, #0
  403534:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403538:	3c08      	subs	r4, #8
  40353a:	ea85 0501 	eor.w	r5, r5, r1
  40353e:	ea86 0601 	eor.w	r6, r6, r1
  403542:	fa85 f547 	uadd8	r5, r5, r7
  403546:	faa3 f587 	sel	r5, r3, r7
  40354a:	fa86 f647 	uadd8	r6, r6, r7
  40354e:	faa5 f687 	sel	r6, r5, r7
  403552:	b98e      	cbnz	r6, 403578 <memchr+0x78>
  403554:	d1ee      	bne.n	403534 <memchr+0x34>
  403556:	bcf0      	pop	{r4, r5, r6, r7}
  403558:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40355c:	f002 0207 	and.w	r2, r2, #7
  403560:	b132      	cbz	r2, 403570 <memchr+0x70>
  403562:	f810 3b01 	ldrb.w	r3, [r0], #1
  403566:	3a01      	subs	r2, #1
  403568:	ea83 0301 	eor.w	r3, r3, r1
  40356c:	b113      	cbz	r3, 403574 <memchr+0x74>
  40356e:	d1f8      	bne.n	403562 <memchr+0x62>
  403570:	2000      	movs	r0, #0
  403572:	4770      	bx	lr
  403574:	3801      	subs	r0, #1
  403576:	4770      	bx	lr
  403578:	2d00      	cmp	r5, #0
  40357a:	bf06      	itte	eq
  40357c:	4635      	moveq	r5, r6
  40357e:	3803      	subeq	r0, #3
  403580:	3807      	subne	r0, #7
  403582:	f015 0f01 	tst.w	r5, #1
  403586:	d107      	bne.n	403598 <memchr+0x98>
  403588:	3001      	adds	r0, #1
  40358a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40358e:	bf02      	ittt	eq
  403590:	3001      	addeq	r0, #1
  403592:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403596:	3001      	addeq	r0, #1
  403598:	bcf0      	pop	{r4, r5, r6, r7}
  40359a:	3801      	subs	r0, #1
  40359c:	4770      	bx	lr
  40359e:	bf00      	nop

004035a0 <memcpy>:
  4035a0:	4684      	mov	ip, r0
  4035a2:	ea41 0300 	orr.w	r3, r1, r0
  4035a6:	f013 0303 	ands.w	r3, r3, #3
  4035aa:	d16d      	bne.n	403688 <memcpy+0xe8>
  4035ac:	3a40      	subs	r2, #64	; 0x40
  4035ae:	d341      	bcc.n	403634 <memcpy+0x94>
  4035b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035b4:	f840 3b04 	str.w	r3, [r0], #4
  4035b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035bc:	f840 3b04 	str.w	r3, [r0], #4
  4035c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035c4:	f840 3b04 	str.w	r3, [r0], #4
  4035c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035cc:	f840 3b04 	str.w	r3, [r0], #4
  4035d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035d4:	f840 3b04 	str.w	r3, [r0], #4
  4035d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035dc:	f840 3b04 	str.w	r3, [r0], #4
  4035e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035e4:	f840 3b04 	str.w	r3, [r0], #4
  4035e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035ec:	f840 3b04 	str.w	r3, [r0], #4
  4035f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035f4:	f840 3b04 	str.w	r3, [r0], #4
  4035f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035fc:	f840 3b04 	str.w	r3, [r0], #4
  403600:	f851 3b04 	ldr.w	r3, [r1], #4
  403604:	f840 3b04 	str.w	r3, [r0], #4
  403608:	f851 3b04 	ldr.w	r3, [r1], #4
  40360c:	f840 3b04 	str.w	r3, [r0], #4
  403610:	f851 3b04 	ldr.w	r3, [r1], #4
  403614:	f840 3b04 	str.w	r3, [r0], #4
  403618:	f851 3b04 	ldr.w	r3, [r1], #4
  40361c:	f840 3b04 	str.w	r3, [r0], #4
  403620:	f851 3b04 	ldr.w	r3, [r1], #4
  403624:	f840 3b04 	str.w	r3, [r0], #4
  403628:	f851 3b04 	ldr.w	r3, [r1], #4
  40362c:	f840 3b04 	str.w	r3, [r0], #4
  403630:	3a40      	subs	r2, #64	; 0x40
  403632:	d2bd      	bcs.n	4035b0 <memcpy+0x10>
  403634:	3230      	adds	r2, #48	; 0x30
  403636:	d311      	bcc.n	40365c <memcpy+0xbc>
  403638:	f851 3b04 	ldr.w	r3, [r1], #4
  40363c:	f840 3b04 	str.w	r3, [r0], #4
  403640:	f851 3b04 	ldr.w	r3, [r1], #4
  403644:	f840 3b04 	str.w	r3, [r0], #4
  403648:	f851 3b04 	ldr.w	r3, [r1], #4
  40364c:	f840 3b04 	str.w	r3, [r0], #4
  403650:	f851 3b04 	ldr.w	r3, [r1], #4
  403654:	f840 3b04 	str.w	r3, [r0], #4
  403658:	3a10      	subs	r2, #16
  40365a:	d2ed      	bcs.n	403638 <memcpy+0x98>
  40365c:	320c      	adds	r2, #12
  40365e:	d305      	bcc.n	40366c <memcpy+0xcc>
  403660:	f851 3b04 	ldr.w	r3, [r1], #4
  403664:	f840 3b04 	str.w	r3, [r0], #4
  403668:	3a04      	subs	r2, #4
  40366a:	d2f9      	bcs.n	403660 <memcpy+0xc0>
  40366c:	3204      	adds	r2, #4
  40366e:	d008      	beq.n	403682 <memcpy+0xe2>
  403670:	07d2      	lsls	r2, r2, #31
  403672:	bf1c      	itt	ne
  403674:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403678:	f800 3b01 	strbne.w	r3, [r0], #1
  40367c:	d301      	bcc.n	403682 <memcpy+0xe2>
  40367e:	880b      	ldrh	r3, [r1, #0]
  403680:	8003      	strh	r3, [r0, #0]
  403682:	4660      	mov	r0, ip
  403684:	4770      	bx	lr
  403686:	bf00      	nop
  403688:	2a08      	cmp	r2, #8
  40368a:	d313      	bcc.n	4036b4 <memcpy+0x114>
  40368c:	078b      	lsls	r3, r1, #30
  40368e:	d08d      	beq.n	4035ac <memcpy+0xc>
  403690:	f010 0303 	ands.w	r3, r0, #3
  403694:	d08a      	beq.n	4035ac <memcpy+0xc>
  403696:	f1c3 0304 	rsb	r3, r3, #4
  40369a:	1ad2      	subs	r2, r2, r3
  40369c:	07db      	lsls	r3, r3, #31
  40369e:	bf1c      	itt	ne
  4036a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4036a4:	f800 3b01 	strbne.w	r3, [r0], #1
  4036a8:	d380      	bcc.n	4035ac <memcpy+0xc>
  4036aa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4036ae:	f820 3b02 	strh.w	r3, [r0], #2
  4036b2:	e77b      	b.n	4035ac <memcpy+0xc>
  4036b4:	3a04      	subs	r2, #4
  4036b6:	d3d9      	bcc.n	40366c <memcpy+0xcc>
  4036b8:	3a01      	subs	r2, #1
  4036ba:	f811 3b01 	ldrb.w	r3, [r1], #1
  4036be:	f800 3b01 	strb.w	r3, [r0], #1
  4036c2:	d2f9      	bcs.n	4036b8 <memcpy+0x118>
  4036c4:	780b      	ldrb	r3, [r1, #0]
  4036c6:	7003      	strb	r3, [r0, #0]
  4036c8:	784b      	ldrb	r3, [r1, #1]
  4036ca:	7043      	strb	r3, [r0, #1]
  4036cc:	788b      	ldrb	r3, [r1, #2]
  4036ce:	7083      	strb	r3, [r0, #2]
  4036d0:	4660      	mov	r0, ip
  4036d2:	4770      	bx	lr

004036d4 <memmove>:
  4036d4:	4288      	cmp	r0, r1
  4036d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4036d8:	d90d      	bls.n	4036f6 <memmove+0x22>
  4036da:	188b      	adds	r3, r1, r2
  4036dc:	4298      	cmp	r0, r3
  4036de:	d20a      	bcs.n	4036f6 <memmove+0x22>
  4036e0:	1884      	adds	r4, r0, r2
  4036e2:	2a00      	cmp	r2, #0
  4036e4:	d051      	beq.n	40378a <memmove+0xb6>
  4036e6:	4622      	mov	r2, r4
  4036e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4036ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4036f0:	4299      	cmp	r1, r3
  4036f2:	d1f9      	bne.n	4036e8 <memmove+0x14>
  4036f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4036f6:	2a0f      	cmp	r2, #15
  4036f8:	d948      	bls.n	40378c <memmove+0xb8>
  4036fa:	ea41 0300 	orr.w	r3, r1, r0
  4036fe:	079b      	lsls	r3, r3, #30
  403700:	d146      	bne.n	403790 <memmove+0xbc>
  403702:	f100 0410 	add.w	r4, r0, #16
  403706:	f101 0310 	add.w	r3, r1, #16
  40370a:	4615      	mov	r5, r2
  40370c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403710:	f844 6c10 	str.w	r6, [r4, #-16]
  403714:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403718:	f844 6c0c 	str.w	r6, [r4, #-12]
  40371c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403720:	f844 6c08 	str.w	r6, [r4, #-8]
  403724:	3d10      	subs	r5, #16
  403726:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40372a:	f844 6c04 	str.w	r6, [r4, #-4]
  40372e:	2d0f      	cmp	r5, #15
  403730:	f103 0310 	add.w	r3, r3, #16
  403734:	f104 0410 	add.w	r4, r4, #16
  403738:	d8e8      	bhi.n	40370c <memmove+0x38>
  40373a:	f1a2 0310 	sub.w	r3, r2, #16
  40373e:	f023 030f 	bic.w	r3, r3, #15
  403742:	f002 0e0f 	and.w	lr, r2, #15
  403746:	3310      	adds	r3, #16
  403748:	f1be 0f03 	cmp.w	lr, #3
  40374c:	4419      	add	r1, r3
  40374e:	4403      	add	r3, r0
  403750:	d921      	bls.n	403796 <memmove+0xc2>
  403752:	1f1e      	subs	r6, r3, #4
  403754:	460d      	mov	r5, r1
  403756:	4674      	mov	r4, lr
  403758:	3c04      	subs	r4, #4
  40375a:	f855 7b04 	ldr.w	r7, [r5], #4
  40375e:	f846 7f04 	str.w	r7, [r6, #4]!
  403762:	2c03      	cmp	r4, #3
  403764:	d8f8      	bhi.n	403758 <memmove+0x84>
  403766:	f1ae 0404 	sub.w	r4, lr, #4
  40376a:	f024 0403 	bic.w	r4, r4, #3
  40376e:	3404      	adds	r4, #4
  403770:	4421      	add	r1, r4
  403772:	4423      	add	r3, r4
  403774:	f002 0203 	and.w	r2, r2, #3
  403778:	b162      	cbz	r2, 403794 <memmove+0xc0>
  40377a:	3b01      	subs	r3, #1
  40377c:	440a      	add	r2, r1
  40377e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403782:	f803 4f01 	strb.w	r4, [r3, #1]!
  403786:	428a      	cmp	r2, r1
  403788:	d1f9      	bne.n	40377e <memmove+0xaa>
  40378a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40378c:	4603      	mov	r3, r0
  40378e:	e7f3      	b.n	403778 <memmove+0xa4>
  403790:	4603      	mov	r3, r0
  403792:	e7f2      	b.n	40377a <memmove+0xa6>
  403794:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403796:	4672      	mov	r2, lr
  403798:	e7ee      	b.n	403778 <memmove+0xa4>
  40379a:	bf00      	nop

0040379c <__malloc_lock>:
  40379c:	4770      	bx	lr
  40379e:	bf00      	nop

004037a0 <__malloc_unlock>:
  4037a0:	4770      	bx	lr
  4037a2:	bf00      	nop

004037a4 <_realloc_r>:
  4037a4:	2900      	cmp	r1, #0
  4037a6:	f000 8095 	beq.w	4038d4 <_realloc_r+0x130>
  4037aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4037ae:	460d      	mov	r5, r1
  4037b0:	4616      	mov	r6, r2
  4037b2:	b083      	sub	sp, #12
  4037b4:	4680      	mov	r8, r0
  4037b6:	f106 070b 	add.w	r7, r6, #11
  4037ba:	f7ff ffef 	bl	40379c <__malloc_lock>
  4037be:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4037c2:	2f16      	cmp	r7, #22
  4037c4:	f02e 0403 	bic.w	r4, lr, #3
  4037c8:	f1a5 0908 	sub.w	r9, r5, #8
  4037cc:	d83c      	bhi.n	403848 <_realloc_r+0xa4>
  4037ce:	2210      	movs	r2, #16
  4037d0:	4617      	mov	r7, r2
  4037d2:	42be      	cmp	r6, r7
  4037d4:	d83d      	bhi.n	403852 <_realloc_r+0xae>
  4037d6:	4294      	cmp	r4, r2
  4037d8:	da43      	bge.n	403862 <_realloc_r+0xbe>
  4037da:	4bc4      	ldr	r3, [pc, #784]	; (403aec <_realloc_r+0x348>)
  4037dc:	6899      	ldr	r1, [r3, #8]
  4037de:	eb09 0004 	add.w	r0, r9, r4
  4037e2:	4288      	cmp	r0, r1
  4037e4:	f000 80b4 	beq.w	403950 <_realloc_r+0x1ac>
  4037e8:	6843      	ldr	r3, [r0, #4]
  4037ea:	f023 0101 	bic.w	r1, r3, #1
  4037ee:	4401      	add	r1, r0
  4037f0:	6849      	ldr	r1, [r1, #4]
  4037f2:	07c9      	lsls	r1, r1, #31
  4037f4:	d54c      	bpl.n	403890 <_realloc_r+0xec>
  4037f6:	f01e 0f01 	tst.w	lr, #1
  4037fa:	f000 809b 	beq.w	403934 <_realloc_r+0x190>
  4037fe:	4631      	mov	r1, r6
  403800:	4640      	mov	r0, r8
  403802:	f7ff fbb5 	bl	402f70 <_malloc_r>
  403806:	4606      	mov	r6, r0
  403808:	2800      	cmp	r0, #0
  40380a:	d03a      	beq.n	403882 <_realloc_r+0xde>
  40380c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403810:	f023 0301 	bic.w	r3, r3, #1
  403814:	444b      	add	r3, r9
  403816:	f1a0 0208 	sub.w	r2, r0, #8
  40381a:	429a      	cmp	r2, r3
  40381c:	f000 8121 	beq.w	403a62 <_realloc_r+0x2be>
  403820:	1f22      	subs	r2, r4, #4
  403822:	2a24      	cmp	r2, #36	; 0x24
  403824:	f200 8107 	bhi.w	403a36 <_realloc_r+0x292>
  403828:	2a13      	cmp	r2, #19
  40382a:	f200 80db 	bhi.w	4039e4 <_realloc_r+0x240>
  40382e:	4603      	mov	r3, r0
  403830:	462a      	mov	r2, r5
  403832:	6811      	ldr	r1, [r2, #0]
  403834:	6019      	str	r1, [r3, #0]
  403836:	6851      	ldr	r1, [r2, #4]
  403838:	6059      	str	r1, [r3, #4]
  40383a:	6892      	ldr	r2, [r2, #8]
  40383c:	609a      	str	r2, [r3, #8]
  40383e:	4629      	mov	r1, r5
  403840:	4640      	mov	r0, r8
  403842:	f7ff f885 	bl	402950 <_free_r>
  403846:	e01c      	b.n	403882 <_realloc_r+0xde>
  403848:	f027 0707 	bic.w	r7, r7, #7
  40384c:	2f00      	cmp	r7, #0
  40384e:	463a      	mov	r2, r7
  403850:	dabf      	bge.n	4037d2 <_realloc_r+0x2e>
  403852:	2600      	movs	r6, #0
  403854:	230c      	movs	r3, #12
  403856:	4630      	mov	r0, r6
  403858:	f8c8 3000 	str.w	r3, [r8]
  40385c:	b003      	add	sp, #12
  40385e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403862:	462e      	mov	r6, r5
  403864:	1be3      	subs	r3, r4, r7
  403866:	2b0f      	cmp	r3, #15
  403868:	d81e      	bhi.n	4038a8 <_realloc_r+0x104>
  40386a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40386e:	f003 0301 	and.w	r3, r3, #1
  403872:	4323      	orrs	r3, r4
  403874:	444c      	add	r4, r9
  403876:	f8c9 3004 	str.w	r3, [r9, #4]
  40387a:	6863      	ldr	r3, [r4, #4]
  40387c:	f043 0301 	orr.w	r3, r3, #1
  403880:	6063      	str	r3, [r4, #4]
  403882:	4640      	mov	r0, r8
  403884:	f7ff ff8c 	bl	4037a0 <__malloc_unlock>
  403888:	4630      	mov	r0, r6
  40388a:	b003      	add	sp, #12
  40388c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403890:	f023 0303 	bic.w	r3, r3, #3
  403894:	18e1      	adds	r1, r4, r3
  403896:	4291      	cmp	r1, r2
  403898:	db1f      	blt.n	4038da <_realloc_r+0x136>
  40389a:	68c3      	ldr	r3, [r0, #12]
  40389c:	6882      	ldr	r2, [r0, #8]
  40389e:	462e      	mov	r6, r5
  4038a0:	60d3      	str	r3, [r2, #12]
  4038a2:	460c      	mov	r4, r1
  4038a4:	609a      	str	r2, [r3, #8]
  4038a6:	e7dd      	b.n	403864 <_realloc_r+0xc0>
  4038a8:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4038ac:	eb09 0107 	add.w	r1, r9, r7
  4038b0:	f002 0201 	and.w	r2, r2, #1
  4038b4:	444c      	add	r4, r9
  4038b6:	f043 0301 	orr.w	r3, r3, #1
  4038ba:	4317      	orrs	r7, r2
  4038bc:	f8c9 7004 	str.w	r7, [r9, #4]
  4038c0:	604b      	str	r3, [r1, #4]
  4038c2:	6863      	ldr	r3, [r4, #4]
  4038c4:	f043 0301 	orr.w	r3, r3, #1
  4038c8:	3108      	adds	r1, #8
  4038ca:	6063      	str	r3, [r4, #4]
  4038cc:	4640      	mov	r0, r8
  4038ce:	f7ff f83f 	bl	402950 <_free_r>
  4038d2:	e7d6      	b.n	403882 <_realloc_r+0xde>
  4038d4:	4611      	mov	r1, r2
  4038d6:	f7ff bb4b 	b.w	402f70 <_malloc_r>
  4038da:	f01e 0f01 	tst.w	lr, #1
  4038de:	d18e      	bne.n	4037fe <_realloc_r+0x5a>
  4038e0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4038e4:	eba9 0a01 	sub.w	sl, r9, r1
  4038e8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4038ec:	f021 0103 	bic.w	r1, r1, #3
  4038f0:	440b      	add	r3, r1
  4038f2:	4423      	add	r3, r4
  4038f4:	4293      	cmp	r3, r2
  4038f6:	db25      	blt.n	403944 <_realloc_r+0x1a0>
  4038f8:	68c2      	ldr	r2, [r0, #12]
  4038fa:	6881      	ldr	r1, [r0, #8]
  4038fc:	4656      	mov	r6, sl
  4038fe:	60ca      	str	r2, [r1, #12]
  403900:	6091      	str	r1, [r2, #8]
  403902:	f8da 100c 	ldr.w	r1, [sl, #12]
  403906:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40390a:	1f22      	subs	r2, r4, #4
  40390c:	2a24      	cmp	r2, #36	; 0x24
  40390e:	60c1      	str	r1, [r0, #12]
  403910:	6088      	str	r0, [r1, #8]
  403912:	f200 8094 	bhi.w	403a3e <_realloc_r+0x29a>
  403916:	2a13      	cmp	r2, #19
  403918:	d96f      	bls.n	4039fa <_realloc_r+0x256>
  40391a:	6829      	ldr	r1, [r5, #0]
  40391c:	f8ca 1008 	str.w	r1, [sl, #8]
  403920:	6869      	ldr	r1, [r5, #4]
  403922:	f8ca 100c 	str.w	r1, [sl, #12]
  403926:	2a1b      	cmp	r2, #27
  403928:	f200 80a2 	bhi.w	403a70 <_realloc_r+0x2cc>
  40392c:	3508      	adds	r5, #8
  40392e:	f10a 0210 	add.w	r2, sl, #16
  403932:	e063      	b.n	4039fc <_realloc_r+0x258>
  403934:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403938:	eba9 0a03 	sub.w	sl, r9, r3
  40393c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403940:	f021 0103 	bic.w	r1, r1, #3
  403944:	1863      	adds	r3, r4, r1
  403946:	4293      	cmp	r3, r2
  403948:	f6ff af59 	blt.w	4037fe <_realloc_r+0x5a>
  40394c:	4656      	mov	r6, sl
  40394e:	e7d8      	b.n	403902 <_realloc_r+0x15e>
  403950:	6841      	ldr	r1, [r0, #4]
  403952:	f021 0b03 	bic.w	fp, r1, #3
  403956:	44a3      	add	fp, r4
  403958:	f107 0010 	add.w	r0, r7, #16
  40395c:	4583      	cmp	fp, r0
  40395e:	da56      	bge.n	403a0e <_realloc_r+0x26a>
  403960:	f01e 0f01 	tst.w	lr, #1
  403964:	f47f af4b 	bne.w	4037fe <_realloc_r+0x5a>
  403968:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40396c:	eba9 0a01 	sub.w	sl, r9, r1
  403970:	f8da 1004 	ldr.w	r1, [sl, #4]
  403974:	f021 0103 	bic.w	r1, r1, #3
  403978:	448b      	add	fp, r1
  40397a:	4558      	cmp	r0, fp
  40397c:	dce2      	bgt.n	403944 <_realloc_r+0x1a0>
  40397e:	4656      	mov	r6, sl
  403980:	f8da 100c 	ldr.w	r1, [sl, #12]
  403984:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403988:	1f22      	subs	r2, r4, #4
  40398a:	2a24      	cmp	r2, #36	; 0x24
  40398c:	60c1      	str	r1, [r0, #12]
  40398e:	6088      	str	r0, [r1, #8]
  403990:	f200 808f 	bhi.w	403ab2 <_realloc_r+0x30e>
  403994:	2a13      	cmp	r2, #19
  403996:	f240 808a 	bls.w	403aae <_realloc_r+0x30a>
  40399a:	6829      	ldr	r1, [r5, #0]
  40399c:	f8ca 1008 	str.w	r1, [sl, #8]
  4039a0:	6869      	ldr	r1, [r5, #4]
  4039a2:	f8ca 100c 	str.w	r1, [sl, #12]
  4039a6:	2a1b      	cmp	r2, #27
  4039a8:	f200 808a 	bhi.w	403ac0 <_realloc_r+0x31c>
  4039ac:	3508      	adds	r5, #8
  4039ae:	f10a 0210 	add.w	r2, sl, #16
  4039b2:	6829      	ldr	r1, [r5, #0]
  4039b4:	6011      	str	r1, [r2, #0]
  4039b6:	6869      	ldr	r1, [r5, #4]
  4039b8:	6051      	str	r1, [r2, #4]
  4039ba:	68a9      	ldr	r1, [r5, #8]
  4039bc:	6091      	str	r1, [r2, #8]
  4039be:	eb0a 0107 	add.w	r1, sl, r7
  4039c2:	ebab 0207 	sub.w	r2, fp, r7
  4039c6:	f042 0201 	orr.w	r2, r2, #1
  4039ca:	6099      	str	r1, [r3, #8]
  4039cc:	604a      	str	r2, [r1, #4]
  4039ce:	f8da 3004 	ldr.w	r3, [sl, #4]
  4039d2:	f003 0301 	and.w	r3, r3, #1
  4039d6:	431f      	orrs	r7, r3
  4039d8:	4640      	mov	r0, r8
  4039da:	f8ca 7004 	str.w	r7, [sl, #4]
  4039de:	f7ff fedf 	bl	4037a0 <__malloc_unlock>
  4039e2:	e751      	b.n	403888 <_realloc_r+0xe4>
  4039e4:	682b      	ldr	r3, [r5, #0]
  4039e6:	6003      	str	r3, [r0, #0]
  4039e8:	686b      	ldr	r3, [r5, #4]
  4039ea:	6043      	str	r3, [r0, #4]
  4039ec:	2a1b      	cmp	r2, #27
  4039ee:	d82d      	bhi.n	403a4c <_realloc_r+0x2a8>
  4039f0:	f100 0308 	add.w	r3, r0, #8
  4039f4:	f105 0208 	add.w	r2, r5, #8
  4039f8:	e71b      	b.n	403832 <_realloc_r+0x8e>
  4039fa:	4632      	mov	r2, r6
  4039fc:	6829      	ldr	r1, [r5, #0]
  4039fe:	6011      	str	r1, [r2, #0]
  403a00:	6869      	ldr	r1, [r5, #4]
  403a02:	6051      	str	r1, [r2, #4]
  403a04:	68a9      	ldr	r1, [r5, #8]
  403a06:	6091      	str	r1, [r2, #8]
  403a08:	461c      	mov	r4, r3
  403a0a:	46d1      	mov	r9, sl
  403a0c:	e72a      	b.n	403864 <_realloc_r+0xc0>
  403a0e:	eb09 0107 	add.w	r1, r9, r7
  403a12:	ebab 0b07 	sub.w	fp, fp, r7
  403a16:	f04b 0201 	orr.w	r2, fp, #1
  403a1a:	6099      	str	r1, [r3, #8]
  403a1c:	604a      	str	r2, [r1, #4]
  403a1e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403a22:	f003 0301 	and.w	r3, r3, #1
  403a26:	431f      	orrs	r7, r3
  403a28:	4640      	mov	r0, r8
  403a2a:	f845 7c04 	str.w	r7, [r5, #-4]
  403a2e:	f7ff feb7 	bl	4037a0 <__malloc_unlock>
  403a32:	462e      	mov	r6, r5
  403a34:	e728      	b.n	403888 <_realloc_r+0xe4>
  403a36:	4629      	mov	r1, r5
  403a38:	f7ff fe4c 	bl	4036d4 <memmove>
  403a3c:	e6ff      	b.n	40383e <_realloc_r+0x9a>
  403a3e:	4629      	mov	r1, r5
  403a40:	4630      	mov	r0, r6
  403a42:	461c      	mov	r4, r3
  403a44:	46d1      	mov	r9, sl
  403a46:	f7ff fe45 	bl	4036d4 <memmove>
  403a4a:	e70b      	b.n	403864 <_realloc_r+0xc0>
  403a4c:	68ab      	ldr	r3, [r5, #8]
  403a4e:	6083      	str	r3, [r0, #8]
  403a50:	68eb      	ldr	r3, [r5, #12]
  403a52:	60c3      	str	r3, [r0, #12]
  403a54:	2a24      	cmp	r2, #36	; 0x24
  403a56:	d017      	beq.n	403a88 <_realloc_r+0x2e4>
  403a58:	f100 0310 	add.w	r3, r0, #16
  403a5c:	f105 0210 	add.w	r2, r5, #16
  403a60:	e6e7      	b.n	403832 <_realloc_r+0x8e>
  403a62:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403a66:	f023 0303 	bic.w	r3, r3, #3
  403a6a:	441c      	add	r4, r3
  403a6c:	462e      	mov	r6, r5
  403a6e:	e6f9      	b.n	403864 <_realloc_r+0xc0>
  403a70:	68a9      	ldr	r1, [r5, #8]
  403a72:	f8ca 1010 	str.w	r1, [sl, #16]
  403a76:	68e9      	ldr	r1, [r5, #12]
  403a78:	f8ca 1014 	str.w	r1, [sl, #20]
  403a7c:	2a24      	cmp	r2, #36	; 0x24
  403a7e:	d00c      	beq.n	403a9a <_realloc_r+0x2f6>
  403a80:	3510      	adds	r5, #16
  403a82:	f10a 0218 	add.w	r2, sl, #24
  403a86:	e7b9      	b.n	4039fc <_realloc_r+0x258>
  403a88:	692b      	ldr	r3, [r5, #16]
  403a8a:	6103      	str	r3, [r0, #16]
  403a8c:	696b      	ldr	r3, [r5, #20]
  403a8e:	6143      	str	r3, [r0, #20]
  403a90:	f105 0218 	add.w	r2, r5, #24
  403a94:	f100 0318 	add.w	r3, r0, #24
  403a98:	e6cb      	b.n	403832 <_realloc_r+0x8e>
  403a9a:	692a      	ldr	r2, [r5, #16]
  403a9c:	f8ca 2018 	str.w	r2, [sl, #24]
  403aa0:	696a      	ldr	r2, [r5, #20]
  403aa2:	f8ca 201c 	str.w	r2, [sl, #28]
  403aa6:	3518      	adds	r5, #24
  403aa8:	f10a 0220 	add.w	r2, sl, #32
  403aac:	e7a6      	b.n	4039fc <_realloc_r+0x258>
  403aae:	4632      	mov	r2, r6
  403ab0:	e77f      	b.n	4039b2 <_realloc_r+0x20e>
  403ab2:	4629      	mov	r1, r5
  403ab4:	4630      	mov	r0, r6
  403ab6:	9301      	str	r3, [sp, #4]
  403ab8:	f7ff fe0c 	bl	4036d4 <memmove>
  403abc:	9b01      	ldr	r3, [sp, #4]
  403abe:	e77e      	b.n	4039be <_realloc_r+0x21a>
  403ac0:	68a9      	ldr	r1, [r5, #8]
  403ac2:	f8ca 1010 	str.w	r1, [sl, #16]
  403ac6:	68e9      	ldr	r1, [r5, #12]
  403ac8:	f8ca 1014 	str.w	r1, [sl, #20]
  403acc:	2a24      	cmp	r2, #36	; 0x24
  403ace:	d003      	beq.n	403ad8 <_realloc_r+0x334>
  403ad0:	3510      	adds	r5, #16
  403ad2:	f10a 0218 	add.w	r2, sl, #24
  403ad6:	e76c      	b.n	4039b2 <_realloc_r+0x20e>
  403ad8:	692a      	ldr	r2, [r5, #16]
  403ada:	f8ca 2018 	str.w	r2, [sl, #24]
  403ade:	696a      	ldr	r2, [r5, #20]
  403ae0:	f8ca 201c 	str.w	r2, [sl, #28]
  403ae4:	3518      	adds	r5, #24
  403ae6:	f10a 0220 	add.w	r2, sl, #32
  403aea:	e762      	b.n	4039b2 <_realloc_r+0x20e>
  403aec:	204005a4 	.word	0x204005a4

00403af0 <_sbrk_r>:
  403af0:	b538      	push	{r3, r4, r5, lr}
  403af2:	4c07      	ldr	r4, [pc, #28]	; (403b10 <_sbrk_r+0x20>)
  403af4:	2300      	movs	r3, #0
  403af6:	4605      	mov	r5, r0
  403af8:	4608      	mov	r0, r1
  403afa:	6023      	str	r3, [r4, #0]
  403afc:	f7fd fcd4 	bl	4014a8 <_sbrk>
  403b00:	1c43      	adds	r3, r0, #1
  403b02:	d000      	beq.n	403b06 <_sbrk_r+0x16>
  403b04:	bd38      	pop	{r3, r4, r5, pc}
  403b06:	6823      	ldr	r3, [r4, #0]
  403b08:	2b00      	cmp	r3, #0
  403b0a:	d0fb      	beq.n	403b04 <_sbrk_r+0x14>
  403b0c:	602b      	str	r3, [r5, #0]
  403b0e:	bd38      	pop	{r3, r4, r5, pc}
  403b10:	20400b18 	.word	0x20400b18

00403b14 <__sread>:
  403b14:	b510      	push	{r4, lr}
  403b16:	460c      	mov	r4, r1
  403b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b1c:	f000 fa44 	bl	403fa8 <_read_r>
  403b20:	2800      	cmp	r0, #0
  403b22:	db03      	blt.n	403b2c <__sread+0x18>
  403b24:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403b26:	4403      	add	r3, r0
  403b28:	6523      	str	r3, [r4, #80]	; 0x50
  403b2a:	bd10      	pop	{r4, pc}
  403b2c:	89a3      	ldrh	r3, [r4, #12]
  403b2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403b32:	81a3      	strh	r3, [r4, #12]
  403b34:	bd10      	pop	{r4, pc}
  403b36:	bf00      	nop

00403b38 <__swrite>:
  403b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403b3c:	4616      	mov	r6, r2
  403b3e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403b42:	461f      	mov	r7, r3
  403b44:	05d3      	lsls	r3, r2, #23
  403b46:	460c      	mov	r4, r1
  403b48:	4605      	mov	r5, r0
  403b4a:	d507      	bpl.n	403b5c <__swrite+0x24>
  403b4c:	2200      	movs	r2, #0
  403b4e:	2302      	movs	r3, #2
  403b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b54:	f000 fa12 	bl	403f7c <_lseek_r>
  403b58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403b5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403b60:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403b64:	81a2      	strh	r2, [r4, #12]
  403b66:	463b      	mov	r3, r7
  403b68:	4632      	mov	r2, r6
  403b6a:	4628      	mov	r0, r5
  403b6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403b70:	f000 b924 	b.w	403dbc <_write_r>

00403b74 <__sseek>:
  403b74:	b510      	push	{r4, lr}
  403b76:	460c      	mov	r4, r1
  403b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b7c:	f000 f9fe 	bl	403f7c <_lseek_r>
  403b80:	89a3      	ldrh	r3, [r4, #12]
  403b82:	1c42      	adds	r2, r0, #1
  403b84:	bf0e      	itee	eq
  403b86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403b8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403b8e:	6520      	strne	r0, [r4, #80]	; 0x50
  403b90:	81a3      	strh	r3, [r4, #12]
  403b92:	bd10      	pop	{r4, pc}

00403b94 <__sclose>:
  403b94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b98:	f000 b978 	b.w	403e8c <_close_r>
	...

00403bc0 <strlen>:
  403bc0:	f890 f000 	pld	[r0]
  403bc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403bc8:	f020 0107 	bic.w	r1, r0, #7
  403bcc:	f06f 0c00 	mvn.w	ip, #0
  403bd0:	f010 0407 	ands.w	r4, r0, #7
  403bd4:	f891 f020 	pld	[r1, #32]
  403bd8:	f040 8049 	bne.w	403c6e <strlen+0xae>
  403bdc:	f04f 0400 	mov.w	r4, #0
  403be0:	f06f 0007 	mvn.w	r0, #7
  403be4:	e9d1 2300 	ldrd	r2, r3, [r1]
  403be8:	f891 f040 	pld	[r1, #64]	; 0x40
  403bec:	f100 0008 	add.w	r0, r0, #8
  403bf0:	fa82 f24c 	uadd8	r2, r2, ip
  403bf4:	faa4 f28c 	sel	r2, r4, ip
  403bf8:	fa83 f34c 	uadd8	r3, r3, ip
  403bfc:	faa2 f38c 	sel	r3, r2, ip
  403c00:	bb4b      	cbnz	r3, 403c56 <strlen+0x96>
  403c02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403c06:	fa82 f24c 	uadd8	r2, r2, ip
  403c0a:	f100 0008 	add.w	r0, r0, #8
  403c0e:	faa4 f28c 	sel	r2, r4, ip
  403c12:	fa83 f34c 	uadd8	r3, r3, ip
  403c16:	faa2 f38c 	sel	r3, r2, ip
  403c1a:	b9e3      	cbnz	r3, 403c56 <strlen+0x96>
  403c1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403c20:	fa82 f24c 	uadd8	r2, r2, ip
  403c24:	f100 0008 	add.w	r0, r0, #8
  403c28:	faa4 f28c 	sel	r2, r4, ip
  403c2c:	fa83 f34c 	uadd8	r3, r3, ip
  403c30:	faa2 f38c 	sel	r3, r2, ip
  403c34:	b97b      	cbnz	r3, 403c56 <strlen+0x96>
  403c36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  403c3a:	f101 0120 	add.w	r1, r1, #32
  403c3e:	fa82 f24c 	uadd8	r2, r2, ip
  403c42:	f100 0008 	add.w	r0, r0, #8
  403c46:	faa4 f28c 	sel	r2, r4, ip
  403c4a:	fa83 f34c 	uadd8	r3, r3, ip
  403c4e:	faa2 f38c 	sel	r3, r2, ip
  403c52:	2b00      	cmp	r3, #0
  403c54:	d0c6      	beq.n	403be4 <strlen+0x24>
  403c56:	2a00      	cmp	r2, #0
  403c58:	bf04      	itt	eq
  403c5a:	3004      	addeq	r0, #4
  403c5c:	461a      	moveq	r2, r3
  403c5e:	ba12      	rev	r2, r2
  403c60:	fab2 f282 	clz	r2, r2
  403c64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403c68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403c6c:	4770      	bx	lr
  403c6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  403c72:	f004 0503 	and.w	r5, r4, #3
  403c76:	f1c4 0000 	rsb	r0, r4, #0
  403c7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  403c7e:	f014 0f04 	tst.w	r4, #4
  403c82:	f891 f040 	pld	[r1, #64]	; 0x40
  403c86:	fa0c f505 	lsl.w	r5, ip, r5
  403c8a:	ea62 0205 	orn	r2, r2, r5
  403c8e:	bf1c      	itt	ne
  403c90:	ea63 0305 	ornne	r3, r3, r5
  403c94:	4662      	movne	r2, ip
  403c96:	f04f 0400 	mov.w	r4, #0
  403c9a:	e7a9      	b.n	403bf0 <strlen+0x30>

00403c9c <__swbuf_r>:
  403c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403c9e:	460d      	mov	r5, r1
  403ca0:	4614      	mov	r4, r2
  403ca2:	4606      	mov	r6, r0
  403ca4:	b110      	cbz	r0, 403cac <__swbuf_r+0x10>
  403ca6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ca8:	2b00      	cmp	r3, #0
  403caa:	d04b      	beq.n	403d44 <__swbuf_r+0xa8>
  403cac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403cb0:	69a3      	ldr	r3, [r4, #24]
  403cb2:	60a3      	str	r3, [r4, #8]
  403cb4:	b291      	uxth	r1, r2
  403cb6:	0708      	lsls	r0, r1, #28
  403cb8:	d539      	bpl.n	403d2e <__swbuf_r+0x92>
  403cba:	6923      	ldr	r3, [r4, #16]
  403cbc:	2b00      	cmp	r3, #0
  403cbe:	d036      	beq.n	403d2e <__swbuf_r+0x92>
  403cc0:	b2ed      	uxtb	r5, r5
  403cc2:	0489      	lsls	r1, r1, #18
  403cc4:	462f      	mov	r7, r5
  403cc6:	d515      	bpl.n	403cf4 <__swbuf_r+0x58>
  403cc8:	6822      	ldr	r2, [r4, #0]
  403cca:	6961      	ldr	r1, [r4, #20]
  403ccc:	1ad3      	subs	r3, r2, r3
  403cce:	428b      	cmp	r3, r1
  403cd0:	da1c      	bge.n	403d0c <__swbuf_r+0x70>
  403cd2:	3301      	adds	r3, #1
  403cd4:	68a1      	ldr	r1, [r4, #8]
  403cd6:	1c50      	adds	r0, r2, #1
  403cd8:	3901      	subs	r1, #1
  403cda:	60a1      	str	r1, [r4, #8]
  403cdc:	6020      	str	r0, [r4, #0]
  403cde:	7015      	strb	r5, [r2, #0]
  403ce0:	6962      	ldr	r2, [r4, #20]
  403ce2:	429a      	cmp	r2, r3
  403ce4:	d01a      	beq.n	403d1c <__swbuf_r+0x80>
  403ce6:	89a3      	ldrh	r3, [r4, #12]
  403ce8:	07db      	lsls	r3, r3, #31
  403cea:	d501      	bpl.n	403cf0 <__swbuf_r+0x54>
  403cec:	2d0a      	cmp	r5, #10
  403cee:	d015      	beq.n	403d1c <__swbuf_r+0x80>
  403cf0:	4638      	mov	r0, r7
  403cf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403cf4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403cf6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403cfa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403cfe:	81a2      	strh	r2, [r4, #12]
  403d00:	6822      	ldr	r2, [r4, #0]
  403d02:	6661      	str	r1, [r4, #100]	; 0x64
  403d04:	6961      	ldr	r1, [r4, #20]
  403d06:	1ad3      	subs	r3, r2, r3
  403d08:	428b      	cmp	r3, r1
  403d0a:	dbe2      	blt.n	403cd2 <__swbuf_r+0x36>
  403d0c:	4621      	mov	r1, r4
  403d0e:	4630      	mov	r0, r6
  403d10:	f7fe fcb4 	bl	40267c <_fflush_r>
  403d14:	b940      	cbnz	r0, 403d28 <__swbuf_r+0x8c>
  403d16:	6822      	ldr	r2, [r4, #0]
  403d18:	2301      	movs	r3, #1
  403d1a:	e7db      	b.n	403cd4 <__swbuf_r+0x38>
  403d1c:	4621      	mov	r1, r4
  403d1e:	4630      	mov	r0, r6
  403d20:	f7fe fcac 	bl	40267c <_fflush_r>
  403d24:	2800      	cmp	r0, #0
  403d26:	d0e3      	beq.n	403cf0 <__swbuf_r+0x54>
  403d28:	f04f 37ff 	mov.w	r7, #4294967295
  403d2c:	e7e0      	b.n	403cf0 <__swbuf_r+0x54>
  403d2e:	4621      	mov	r1, r4
  403d30:	4630      	mov	r0, r6
  403d32:	f7fe fb8f 	bl	402454 <__swsetup_r>
  403d36:	2800      	cmp	r0, #0
  403d38:	d1f6      	bne.n	403d28 <__swbuf_r+0x8c>
  403d3a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d3e:	6923      	ldr	r3, [r4, #16]
  403d40:	b291      	uxth	r1, r2
  403d42:	e7bd      	b.n	403cc0 <__swbuf_r+0x24>
  403d44:	f7fe fd2e 	bl	4027a4 <__sinit>
  403d48:	e7b0      	b.n	403cac <__swbuf_r+0x10>
  403d4a:	bf00      	nop

00403d4c <_wcrtomb_r>:
  403d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403d4e:	4606      	mov	r6, r0
  403d50:	b085      	sub	sp, #20
  403d52:	461f      	mov	r7, r3
  403d54:	b189      	cbz	r1, 403d7a <_wcrtomb_r+0x2e>
  403d56:	4c10      	ldr	r4, [pc, #64]	; (403d98 <_wcrtomb_r+0x4c>)
  403d58:	4d10      	ldr	r5, [pc, #64]	; (403d9c <_wcrtomb_r+0x50>)
  403d5a:	6824      	ldr	r4, [r4, #0]
  403d5c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403d5e:	2c00      	cmp	r4, #0
  403d60:	bf08      	it	eq
  403d62:	462c      	moveq	r4, r5
  403d64:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403d68:	47a0      	blx	r4
  403d6a:	1c43      	adds	r3, r0, #1
  403d6c:	d103      	bne.n	403d76 <_wcrtomb_r+0x2a>
  403d6e:	2200      	movs	r2, #0
  403d70:	238a      	movs	r3, #138	; 0x8a
  403d72:	603a      	str	r2, [r7, #0]
  403d74:	6033      	str	r3, [r6, #0]
  403d76:	b005      	add	sp, #20
  403d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d7a:	460c      	mov	r4, r1
  403d7c:	4906      	ldr	r1, [pc, #24]	; (403d98 <_wcrtomb_r+0x4c>)
  403d7e:	4a07      	ldr	r2, [pc, #28]	; (403d9c <_wcrtomb_r+0x50>)
  403d80:	6809      	ldr	r1, [r1, #0]
  403d82:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403d84:	2900      	cmp	r1, #0
  403d86:	bf08      	it	eq
  403d88:	4611      	moveq	r1, r2
  403d8a:	4622      	mov	r2, r4
  403d8c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403d90:	a901      	add	r1, sp, #4
  403d92:	47a0      	blx	r4
  403d94:	e7e9      	b.n	403d6a <_wcrtomb_r+0x1e>
  403d96:	bf00      	nop
  403d98:	20400008 	.word	0x20400008
  403d9c:	20400438 	.word	0x20400438

00403da0 <__ascii_wctomb>:
  403da0:	b121      	cbz	r1, 403dac <__ascii_wctomb+0xc>
  403da2:	2aff      	cmp	r2, #255	; 0xff
  403da4:	d804      	bhi.n	403db0 <__ascii_wctomb+0x10>
  403da6:	700a      	strb	r2, [r1, #0]
  403da8:	2001      	movs	r0, #1
  403daa:	4770      	bx	lr
  403dac:	4608      	mov	r0, r1
  403dae:	4770      	bx	lr
  403db0:	238a      	movs	r3, #138	; 0x8a
  403db2:	6003      	str	r3, [r0, #0]
  403db4:	f04f 30ff 	mov.w	r0, #4294967295
  403db8:	4770      	bx	lr
  403dba:	bf00      	nop

00403dbc <_write_r>:
  403dbc:	b570      	push	{r4, r5, r6, lr}
  403dbe:	460d      	mov	r5, r1
  403dc0:	4c08      	ldr	r4, [pc, #32]	; (403de4 <_write_r+0x28>)
  403dc2:	4611      	mov	r1, r2
  403dc4:	4606      	mov	r6, r0
  403dc6:	461a      	mov	r2, r3
  403dc8:	4628      	mov	r0, r5
  403dca:	2300      	movs	r3, #0
  403dcc:	6023      	str	r3, [r4, #0]
  403dce:	f7fc fe13 	bl	4009f8 <_write>
  403dd2:	1c43      	adds	r3, r0, #1
  403dd4:	d000      	beq.n	403dd8 <_write_r+0x1c>
  403dd6:	bd70      	pop	{r4, r5, r6, pc}
  403dd8:	6823      	ldr	r3, [r4, #0]
  403dda:	2b00      	cmp	r3, #0
  403ddc:	d0fb      	beq.n	403dd6 <_write_r+0x1a>
  403dde:	6033      	str	r3, [r6, #0]
  403de0:	bd70      	pop	{r4, r5, r6, pc}
  403de2:	bf00      	nop
  403de4:	20400b18 	.word	0x20400b18

00403de8 <__register_exitproc>:
  403de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403dec:	4c25      	ldr	r4, [pc, #148]	; (403e84 <__register_exitproc+0x9c>)
  403dee:	6825      	ldr	r5, [r4, #0]
  403df0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403df4:	4606      	mov	r6, r0
  403df6:	4688      	mov	r8, r1
  403df8:	4692      	mov	sl, r2
  403dfa:	4699      	mov	r9, r3
  403dfc:	b3c4      	cbz	r4, 403e70 <__register_exitproc+0x88>
  403dfe:	6860      	ldr	r0, [r4, #4]
  403e00:	281f      	cmp	r0, #31
  403e02:	dc17      	bgt.n	403e34 <__register_exitproc+0x4c>
  403e04:	1c43      	adds	r3, r0, #1
  403e06:	b176      	cbz	r6, 403e26 <__register_exitproc+0x3e>
  403e08:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403e0c:	2201      	movs	r2, #1
  403e0e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403e12:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  403e16:	4082      	lsls	r2, r0
  403e18:	4311      	orrs	r1, r2
  403e1a:	2e02      	cmp	r6, #2
  403e1c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  403e20:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403e24:	d01e      	beq.n	403e64 <__register_exitproc+0x7c>
  403e26:	3002      	adds	r0, #2
  403e28:	6063      	str	r3, [r4, #4]
  403e2a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403e2e:	2000      	movs	r0, #0
  403e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e34:	4b14      	ldr	r3, [pc, #80]	; (403e88 <__register_exitproc+0xa0>)
  403e36:	b303      	cbz	r3, 403e7a <__register_exitproc+0x92>
  403e38:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403e3c:	f7ff f890 	bl	402f60 <malloc>
  403e40:	4604      	mov	r4, r0
  403e42:	b1d0      	cbz	r0, 403e7a <__register_exitproc+0x92>
  403e44:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403e48:	2700      	movs	r7, #0
  403e4a:	e880 0088 	stmia.w	r0, {r3, r7}
  403e4e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403e52:	4638      	mov	r0, r7
  403e54:	2301      	movs	r3, #1
  403e56:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403e5a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403e5e:	2e00      	cmp	r6, #0
  403e60:	d0e1      	beq.n	403e26 <__register_exitproc+0x3e>
  403e62:	e7d1      	b.n	403e08 <__register_exitproc+0x20>
  403e64:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403e68:	430a      	orrs	r2, r1
  403e6a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403e6e:	e7da      	b.n	403e26 <__register_exitproc+0x3e>
  403e70:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403e74:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403e78:	e7c1      	b.n	403dfe <__register_exitproc+0x16>
  403e7a:	f04f 30ff 	mov.w	r0, #4294967295
  403e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e82:	bf00      	nop
  403e84:	0040430c 	.word	0x0040430c
  403e88:	00402f61 	.word	0x00402f61

00403e8c <_close_r>:
  403e8c:	b538      	push	{r3, r4, r5, lr}
  403e8e:	4c07      	ldr	r4, [pc, #28]	; (403eac <_close_r+0x20>)
  403e90:	2300      	movs	r3, #0
  403e92:	4605      	mov	r5, r0
  403e94:	4608      	mov	r0, r1
  403e96:	6023      	str	r3, [r4, #0]
  403e98:	f7fd fb22 	bl	4014e0 <_close>
  403e9c:	1c43      	adds	r3, r0, #1
  403e9e:	d000      	beq.n	403ea2 <_close_r+0x16>
  403ea0:	bd38      	pop	{r3, r4, r5, pc}
  403ea2:	6823      	ldr	r3, [r4, #0]
  403ea4:	2b00      	cmp	r3, #0
  403ea6:	d0fb      	beq.n	403ea0 <_close_r+0x14>
  403ea8:	602b      	str	r3, [r5, #0]
  403eaa:	bd38      	pop	{r3, r4, r5, pc}
  403eac:	20400b18 	.word	0x20400b18

00403eb0 <_fclose_r>:
  403eb0:	b570      	push	{r4, r5, r6, lr}
  403eb2:	b139      	cbz	r1, 403ec4 <_fclose_r+0x14>
  403eb4:	4605      	mov	r5, r0
  403eb6:	460c      	mov	r4, r1
  403eb8:	b108      	cbz	r0, 403ebe <_fclose_r+0xe>
  403eba:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ebc:	b383      	cbz	r3, 403f20 <_fclose_r+0x70>
  403ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ec2:	b913      	cbnz	r3, 403eca <_fclose_r+0x1a>
  403ec4:	2600      	movs	r6, #0
  403ec6:	4630      	mov	r0, r6
  403ec8:	bd70      	pop	{r4, r5, r6, pc}
  403eca:	4621      	mov	r1, r4
  403ecc:	4628      	mov	r0, r5
  403ece:	f7fe fb35 	bl	40253c <__sflush_r>
  403ed2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403ed4:	4606      	mov	r6, r0
  403ed6:	b133      	cbz	r3, 403ee6 <_fclose_r+0x36>
  403ed8:	69e1      	ldr	r1, [r4, #28]
  403eda:	4628      	mov	r0, r5
  403edc:	4798      	blx	r3
  403ede:	2800      	cmp	r0, #0
  403ee0:	bfb8      	it	lt
  403ee2:	f04f 36ff 	movlt.w	r6, #4294967295
  403ee6:	89a3      	ldrh	r3, [r4, #12]
  403ee8:	061b      	lsls	r3, r3, #24
  403eea:	d41c      	bmi.n	403f26 <_fclose_r+0x76>
  403eec:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403eee:	b141      	cbz	r1, 403f02 <_fclose_r+0x52>
  403ef0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403ef4:	4299      	cmp	r1, r3
  403ef6:	d002      	beq.n	403efe <_fclose_r+0x4e>
  403ef8:	4628      	mov	r0, r5
  403efa:	f7fe fd29 	bl	402950 <_free_r>
  403efe:	2300      	movs	r3, #0
  403f00:	6323      	str	r3, [r4, #48]	; 0x30
  403f02:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403f04:	b121      	cbz	r1, 403f10 <_fclose_r+0x60>
  403f06:	4628      	mov	r0, r5
  403f08:	f7fe fd22 	bl	402950 <_free_r>
  403f0c:	2300      	movs	r3, #0
  403f0e:	6463      	str	r3, [r4, #68]	; 0x44
  403f10:	f7fe fc4e 	bl	4027b0 <__sfp_lock_acquire>
  403f14:	2300      	movs	r3, #0
  403f16:	81a3      	strh	r3, [r4, #12]
  403f18:	f7fe fc4c 	bl	4027b4 <__sfp_lock_release>
  403f1c:	4630      	mov	r0, r6
  403f1e:	bd70      	pop	{r4, r5, r6, pc}
  403f20:	f7fe fc40 	bl	4027a4 <__sinit>
  403f24:	e7cb      	b.n	403ebe <_fclose_r+0xe>
  403f26:	6921      	ldr	r1, [r4, #16]
  403f28:	4628      	mov	r0, r5
  403f2a:	f7fe fd11 	bl	402950 <_free_r>
  403f2e:	e7dd      	b.n	403eec <_fclose_r+0x3c>

00403f30 <_fstat_r>:
  403f30:	b538      	push	{r3, r4, r5, lr}
  403f32:	460b      	mov	r3, r1
  403f34:	4c07      	ldr	r4, [pc, #28]	; (403f54 <_fstat_r+0x24>)
  403f36:	4605      	mov	r5, r0
  403f38:	4611      	mov	r1, r2
  403f3a:	4618      	mov	r0, r3
  403f3c:	2300      	movs	r3, #0
  403f3e:	6023      	str	r3, [r4, #0]
  403f40:	f7fd fad1 	bl	4014e6 <_fstat>
  403f44:	1c43      	adds	r3, r0, #1
  403f46:	d000      	beq.n	403f4a <_fstat_r+0x1a>
  403f48:	bd38      	pop	{r3, r4, r5, pc}
  403f4a:	6823      	ldr	r3, [r4, #0]
  403f4c:	2b00      	cmp	r3, #0
  403f4e:	d0fb      	beq.n	403f48 <_fstat_r+0x18>
  403f50:	602b      	str	r3, [r5, #0]
  403f52:	bd38      	pop	{r3, r4, r5, pc}
  403f54:	20400b18 	.word	0x20400b18

00403f58 <_isatty_r>:
  403f58:	b538      	push	{r3, r4, r5, lr}
  403f5a:	4c07      	ldr	r4, [pc, #28]	; (403f78 <_isatty_r+0x20>)
  403f5c:	2300      	movs	r3, #0
  403f5e:	4605      	mov	r5, r0
  403f60:	4608      	mov	r0, r1
  403f62:	6023      	str	r3, [r4, #0]
  403f64:	f7fd fac4 	bl	4014f0 <_isatty>
  403f68:	1c43      	adds	r3, r0, #1
  403f6a:	d000      	beq.n	403f6e <_isatty_r+0x16>
  403f6c:	bd38      	pop	{r3, r4, r5, pc}
  403f6e:	6823      	ldr	r3, [r4, #0]
  403f70:	2b00      	cmp	r3, #0
  403f72:	d0fb      	beq.n	403f6c <_isatty_r+0x14>
  403f74:	602b      	str	r3, [r5, #0]
  403f76:	bd38      	pop	{r3, r4, r5, pc}
  403f78:	20400b18 	.word	0x20400b18

00403f7c <_lseek_r>:
  403f7c:	b570      	push	{r4, r5, r6, lr}
  403f7e:	460d      	mov	r5, r1
  403f80:	4c08      	ldr	r4, [pc, #32]	; (403fa4 <_lseek_r+0x28>)
  403f82:	4611      	mov	r1, r2
  403f84:	4606      	mov	r6, r0
  403f86:	461a      	mov	r2, r3
  403f88:	4628      	mov	r0, r5
  403f8a:	2300      	movs	r3, #0
  403f8c:	6023      	str	r3, [r4, #0]
  403f8e:	f7fd fab1 	bl	4014f4 <_lseek>
  403f92:	1c43      	adds	r3, r0, #1
  403f94:	d000      	beq.n	403f98 <_lseek_r+0x1c>
  403f96:	bd70      	pop	{r4, r5, r6, pc}
  403f98:	6823      	ldr	r3, [r4, #0]
  403f9a:	2b00      	cmp	r3, #0
  403f9c:	d0fb      	beq.n	403f96 <_lseek_r+0x1a>
  403f9e:	6033      	str	r3, [r6, #0]
  403fa0:	bd70      	pop	{r4, r5, r6, pc}
  403fa2:	bf00      	nop
  403fa4:	20400b18 	.word	0x20400b18

00403fa8 <_read_r>:
  403fa8:	b570      	push	{r4, r5, r6, lr}
  403faa:	460d      	mov	r5, r1
  403fac:	4c08      	ldr	r4, [pc, #32]	; (403fd0 <_read_r+0x28>)
  403fae:	4611      	mov	r1, r2
  403fb0:	4606      	mov	r6, r0
  403fb2:	461a      	mov	r2, r3
  403fb4:	4628      	mov	r0, r5
  403fb6:	2300      	movs	r3, #0
  403fb8:	6023      	str	r3, [r4, #0]
  403fba:	f7fc fcff 	bl	4009bc <_read>
  403fbe:	1c43      	adds	r3, r0, #1
  403fc0:	d000      	beq.n	403fc4 <_read_r+0x1c>
  403fc2:	bd70      	pop	{r4, r5, r6, pc}
  403fc4:	6823      	ldr	r3, [r4, #0]
  403fc6:	2b00      	cmp	r3, #0
  403fc8:	d0fb      	beq.n	403fc2 <_read_r+0x1a>
  403fca:	6033      	str	r3, [r6, #0]
  403fcc:	bd70      	pop	{r4, r5, r6, pc}
  403fce:	bf00      	nop
  403fd0:	20400b18 	.word	0x20400b18

00403fd4 <__aeabi_uldivmod>:
  403fd4:	b953      	cbnz	r3, 403fec <__aeabi_uldivmod+0x18>
  403fd6:	b94a      	cbnz	r2, 403fec <__aeabi_uldivmod+0x18>
  403fd8:	2900      	cmp	r1, #0
  403fda:	bf08      	it	eq
  403fdc:	2800      	cmpeq	r0, #0
  403fde:	bf1c      	itt	ne
  403fe0:	f04f 31ff 	movne.w	r1, #4294967295
  403fe4:	f04f 30ff 	movne.w	r0, #4294967295
  403fe8:	f000 b97a 	b.w	4042e0 <__aeabi_idiv0>
  403fec:	f1ad 0c08 	sub.w	ip, sp, #8
  403ff0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403ff4:	f000 f806 	bl	404004 <__udivmoddi4>
  403ff8:	f8dd e004 	ldr.w	lr, [sp, #4]
  403ffc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404000:	b004      	add	sp, #16
  404002:	4770      	bx	lr

00404004 <__udivmoddi4>:
  404004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404008:	468c      	mov	ip, r1
  40400a:	460d      	mov	r5, r1
  40400c:	4604      	mov	r4, r0
  40400e:	9e08      	ldr	r6, [sp, #32]
  404010:	2b00      	cmp	r3, #0
  404012:	d151      	bne.n	4040b8 <__udivmoddi4+0xb4>
  404014:	428a      	cmp	r2, r1
  404016:	4617      	mov	r7, r2
  404018:	d96d      	bls.n	4040f6 <__udivmoddi4+0xf2>
  40401a:	fab2 fe82 	clz	lr, r2
  40401e:	f1be 0f00 	cmp.w	lr, #0
  404022:	d00b      	beq.n	40403c <__udivmoddi4+0x38>
  404024:	f1ce 0c20 	rsb	ip, lr, #32
  404028:	fa01 f50e 	lsl.w	r5, r1, lr
  40402c:	fa20 fc0c 	lsr.w	ip, r0, ip
  404030:	fa02 f70e 	lsl.w	r7, r2, lr
  404034:	ea4c 0c05 	orr.w	ip, ip, r5
  404038:	fa00 f40e 	lsl.w	r4, r0, lr
  40403c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404040:	0c25      	lsrs	r5, r4, #16
  404042:	fbbc f8fa 	udiv	r8, ip, sl
  404046:	fa1f f987 	uxth.w	r9, r7
  40404a:	fb0a cc18 	mls	ip, sl, r8, ip
  40404e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404052:	fb08 f309 	mul.w	r3, r8, r9
  404056:	42ab      	cmp	r3, r5
  404058:	d90a      	bls.n	404070 <__udivmoddi4+0x6c>
  40405a:	19ed      	adds	r5, r5, r7
  40405c:	f108 32ff 	add.w	r2, r8, #4294967295
  404060:	f080 8123 	bcs.w	4042aa <__udivmoddi4+0x2a6>
  404064:	42ab      	cmp	r3, r5
  404066:	f240 8120 	bls.w	4042aa <__udivmoddi4+0x2a6>
  40406a:	f1a8 0802 	sub.w	r8, r8, #2
  40406e:	443d      	add	r5, r7
  404070:	1aed      	subs	r5, r5, r3
  404072:	b2a4      	uxth	r4, r4
  404074:	fbb5 f0fa 	udiv	r0, r5, sl
  404078:	fb0a 5510 	mls	r5, sl, r0, r5
  40407c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404080:	fb00 f909 	mul.w	r9, r0, r9
  404084:	45a1      	cmp	r9, r4
  404086:	d909      	bls.n	40409c <__udivmoddi4+0x98>
  404088:	19e4      	adds	r4, r4, r7
  40408a:	f100 33ff 	add.w	r3, r0, #4294967295
  40408e:	f080 810a 	bcs.w	4042a6 <__udivmoddi4+0x2a2>
  404092:	45a1      	cmp	r9, r4
  404094:	f240 8107 	bls.w	4042a6 <__udivmoddi4+0x2a2>
  404098:	3802      	subs	r0, #2
  40409a:	443c      	add	r4, r7
  40409c:	eba4 0409 	sub.w	r4, r4, r9
  4040a0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4040a4:	2100      	movs	r1, #0
  4040a6:	2e00      	cmp	r6, #0
  4040a8:	d061      	beq.n	40416e <__udivmoddi4+0x16a>
  4040aa:	fa24 f40e 	lsr.w	r4, r4, lr
  4040ae:	2300      	movs	r3, #0
  4040b0:	6034      	str	r4, [r6, #0]
  4040b2:	6073      	str	r3, [r6, #4]
  4040b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040b8:	428b      	cmp	r3, r1
  4040ba:	d907      	bls.n	4040cc <__udivmoddi4+0xc8>
  4040bc:	2e00      	cmp	r6, #0
  4040be:	d054      	beq.n	40416a <__udivmoddi4+0x166>
  4040c0:	2100      	movs	r1, #0
  4040c2:	e886 0021 	stmia.w	r6, {r0, r5}
  4040c6:	4608      	mov	r0, r1
  4040c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040cc:	fab3 f183 	clz	r1, r3
  4040d0:	2900      	cmp	r1, #0
  4040d2:	f040 808e 	bne.w	4041f2 <__udivmoddi4+0x1ee>
  4040d6:	42ab      	cmp	r3, r5
  4040d8:	d302      	bcc.n	4040e0 <__udivmoddi4+0xdc>
  4040da:	4282      	cmp	r2, r0
  4040dc:	f200 80fa 	bhi.w	4042d4 <__udivmoddi4+0x2d0>
  4040e0:	1a84      	subs	r4, r0, r2
  4040e2:	eb65 0503 	sbc.w	r5, r5, r3
  4040e6:	2001      	movs	r0, #1
  4040e8:	46ac      	mov	ip, r5
  4040ea:	2e00      	cmp	r6, #0
  4040ec:	d03f      	beq.n	40416e <__udivmoddi4+0x16a>
  4040ee:	e886 1010 	stmia.w	r6, {r4, ip}
  4040f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040f6:	b912      	cbnz	r2, 4040fe <__udivmoddi4+0xfa>
  4040f8:	2701      	movs	r7, #1
  4040fa:	fbb7 f7f2 	udiv	r7, r7, r2
  4040fe:	fab7 fe87 	clz	lr, r7
  404102:	f1be 0f00 	cmp.w	lr, #0
  404106:	d134      	bne.n	404172 <__udivmoddi4+0x16e>
  404108:	1beb      	subs	r3, r5, r7
  40410a:	0c3a      	lsrs	r2, r7, #16
  40410c:	fa1f fc87 	uxth.w	ip, r7
  404110:	2101      	movs	r1, #1
  404112:	fbb3 f8f2 	udiv	r8, r3, r2
  404116:	0c25      	lsrs	r5, r4, #16
  404118:	fb02 3318 	mls	r3, r2, r8, r3
  40411c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404120:	fb0c f308 	mul.w	r3, ip, r8
  404124:	42ab      	cmp	r3, r5
  404126:	d907      	bls.n	404138 <__udivmoddi4+0x134>
  404128:	19ed      	adds	r5, r5, r7
  40412a:	f108 30ff 	add.w	r0, r8, #4294967295
  40412e:	d202      	bcs.n	404136 <__udivmoddi4+0x132>
  404130:	42ab      	cmp	r3, r5
  404132:	f200 80d1 	bhi.w	4042d8 <__udivmoddi4+0x2d4>
  404136:	4680      	mov	r8, r0
  404138:	1aed      	subs	r5, r5, r3
  40413a:	b2a3      	uxth	r3, r4
  40413c:	fbb5 f0f2 	udiv	r0, r5, r2
  404140:	fb02 5510 	mls	r5, r2, r0, r5
  404144:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  404148:	fb0c fc00 	mul.w	ip, ip, r0
  40414c:	45a4      	cmp	ip, r4
  40414e:	d907      	bls.n	404160 <__udivmoddi4+0x15c>
  404150:	19e4      	adds	r4, r4, r7
  404152:	f100 33ff 	add.w	r3, r0, #4294967295
  404156:	d202      	bcs.n	40415e <__udivmoddi4+0x15a>
  404158:	45a4      	cmp	ip, r4
  40415a:	f200 80b8 	bhi.w	4042ce <__udivmoddi4+0x2ca>
  40415e:	4618      	mov	r0, r3
  404160:	eba4 040c 	sub.w	r4, r4, ip
  404164:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404168:	e79d      	b.n	4040a6 <__udivmoddi4+0xa2>
  40416a:	4631      	mov	r1, r6
  40416c:	4630      	mov	r0, r6
  40416e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404172:	f1ce 0420 	rsb	r4, lr, #32
  404176:	fa05 f30e 	lsl.w	r3, r5, lr
  40417a:	fa07 f70e 	lsl.w	r7, r7, lr
  40417e:	fa20 f804 	lsr.w	r8, r0, r4
  404182:	0c3a      	lsrs	r2, r7, #16
  404184:	fa25 f404 	lsr.w	r4, r5, r4
  404188:	ea48 0803 	orr.w	r8, r8, r3
  40418c:	fbb4 f1f2 	udiv	r1, r4, r2
  404190:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404194:	fb02 4411 	mls	r4, r2, r1, r4
  404198:	fa1f fc87 	uxth.w	ip, r7
  40419c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4041a0:	fb01 f30c 	mul.w	r3, r1, ip
  4041a4:	42ab      	cmp	r3, r5
  4041a6:	fa00 f40e 	lsl.w	r4, r0, lr
  4041aa:	d909      	bls.n	4041c0 <__udivmoddi4+0x1bc>
  4041ac:	19ed      	adds	r5, r5, r7
  4041ae:	f101 30ff 	add.w	r0, r1, #4294967295
  4041b2:	f080 808a 	bcs.w	4042ca <__udivmoddi4+0x2c6>
  4041b6:	42ab      	cmp	r3, r5
  4041b8:	f240 8087 	bls.w	4042ca <__udivmoddi4+0x2c6>
  4041bc:	3902      	subs	r1, #2
  4041be:	443d      	add	r5, r7
  4041c0:	1aeb      	subs	r3, r5, r3
  4041c2:	fa1f f588 	uxth.w	r5, r8
  4041c6:	fbb3 f0f2 	udiv	r0, r3, r2
  4041ca:	fb02 3310 	mls	r3, r2, r0, r3
  4041ce:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4041d2:	fb00 f30c 	mul.w	r3, r0, ip
  4041d6:	42ab      	cmp	r3, r5
  4041d8:	d907      	bls.n	4041ea <__udivmoddi4+0x1e6>
  4041da:	19ed      	adds	r5, r5, r7
  4041dc:	f100 38ff 	add.w	r8, r0, #4294967295
  4041e0:	d26f      	bcs.n	4042c2 <__udivmoddi4+0x2be>
  4041e2:	42ab      	cmp	r3, r5
  4041e4:	d96d      	bls.n	4042c2 <__udivmoddi4+0x2be>
  4041e6:	3802      	subs	r0, #2
  4041e8:	443d      	add	r5, r7
  4041ea:	1aeb      	subs	r3, r5, r3
  4041ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4041f0:	e78f      	b.n	404112 <__udivmoddi4+0x10e>
  4041f2:	f1c1 0720 	rsb	r7, r1, #32
  4041f6:	fa22 f807 	lsr.w	r8, r2, r7
  4041fa:	408b      	lsls	r3, r1
  4041fc:	fa05 f401 	lsl.w	r4, r5, r1
  404200:	ea48 0303 	orr.w	r3, r8, r3
  404204:	fa20 fe07 	lsr.w	lr, r0, r7
  404208:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40420c:	40fd      	lsrs	r5, r7
  40420e:	ea4e 0e04 	orr.w	lr, lr, r4
  404212:	fbb5 f9fc 	udiv	r9, r5, ip
  404216:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40421a:	fb0c 5519 	mls	r5, ip, r9, r5
  40421e:	fa1f f883 	uxth.w	r8, r3
  404222:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  404226:	fb09 f408 	mul.w	r4, r9, r8
  40422a:	42ac      	cmp	r4, r5
  40422c:	fa02 f201 	lsl.w	r2, r2, r1
  404230:	fa00 fa01 	lsl.w	sl, r0, r1
  404234:	d908      	bls.n	404248 <__udivmoddi4+0x244>
  404236:	18ed      	adds	r5, r5, r3
  404238:	f109 30ff 	add.w	r0, r9, #4294967295
  40423c:	d243      	bcs.n	4042c6 <__udivmoddi4+0x2c2>
  40423e:	42ac      	cmp	r4, r5
  404240:	d941      	bls.n	4042c6 <__udivmoddi4+0x2c2>
  404242:	f1a9 0902 	sub.w	r9, r9, #2
  404246:	441d      	add	r5, r3
  404248:	1b2d      	subs	r5, r5, r4
  40424a:	fa1f fe8e 	uxth.w	lr, lr
  40424e:	fbb5 f0fc 	udiv	r0, r5, ip
  404252:	fb0c 5510 	mls	r5, ip, r0, r5
  404256:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40425a:	fb00 f808 	mul.w	r8, r0, r8
  40425e:	45a0      	cmp	r8, r4
  404260:	d907      	bls.n	404272 <__udivmoddi4+0x26e>
  404262:	18e4      	adds	r4, r4, r3
  404264:	f100 35ff 	add.w	r5, r0, #4294967295
  404268:	d229      	bcs.n	4042be <__udivmoddi4+0x2ba>
  40426a:	45a0      	cmp	r8, r4
  40426c:	d927      	bls.n	4042be <__udivmoddi4+0x2ba>
  40426e:	3802      	subs	r0, #2
  404270:	441c      	add	r4, r3
  404272:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  404276:	eba4 0408 	sub.w	r4, r4, r8
  40427a:	fba0 8902 	umull	r8, r9, r0, r2
  40427e:	454c      	cmp	r4, r9
  404280:	46c6      	mov	lr, r8
  404282:	464d      	mov	r5, r9
  404284:	d315      	bcc.n	4042b2 <__udivmoddi4+0x2ae>
  404286:	d012      	beq.n	4042ae <__udivmoddi4+0x2aa>
  404288:	b156      	cbz	r6, 4042a0 <__udivmoddi4+0x29c>
  40428a:	ebba 030e 	subs.w	r3, sl, lr
  40428e:	eb64 0405 	sbc.w	r4, r4, r5
  404292:	fa04 f707 	lsl.w	r7, r4, r7
  404296:	40cb      	lsrs	r3, r1
  404298:	431f      	orrs	r7, r3
  40429a:	40cc      	lsrs	r4, r1
  40429c:	6037      	str	r7, [r6, #0]
  40429e:	6074      	str	r4, [r6, #4]
  4042a0:	2100      	movs	r1, #0
  4042a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042a6:	4618      	mov	r0, r3
  4042a8:	e6f8      	b.n	40409c <__udivmoddi4+0x98>
  4042aa:	4690      	mov	r8, r2
  4042ac:	e6e0      	b.n	404070 <__udivmoddi4+0x6c>
  4042ae:	45c2      	cmp	sl, r8
  4042b0:	d2ea      	bcs.n	404288 <__udivmoddi4+0x284>
  4042b2:	ebb8 0e02 	subs.w	lr, r8, r2
  4042b6:	eb69 0503 	sbc.w	r5, r9, r3
  4042ba:	3801      	subs	r0, #1
  4042bc:	e7e4      	b.n	404288 <__udivmoddi4+0x284>
  4042be:	4628      	mov	r0, r5
  4042c0:	e7d7      	b.n	404272 <__udivmoddi4+0x26e>
  4042c2:	4640      	mov	r0, r8
  4042c4:	e791      	b.n	4041ea <__udivmoddi4+0x1e6>
  4042c6:	4681      	mov	r9, r0
  4042c8:	e7be      	b.n	404248 <__udivmoddi4+0x244>
  4042ca:	4601      	mov	r1, r0
  4042cc:	e778      	b.n	4041c0 <__udivmoddi4+0x1bc>
  4042ce:	3802      	subs	r0, #2
  4042d0:	443c      	add	r4, r7
  4042d2:	e745      	b.n	404160 <__udivmoddi4+0x15c>
  4042d4:	4608      	mov	r0, r1
  4042d6:	e708      	b.n	4040ea <__udivmoddi4+0xe6>
  4042d8:	f1a8 0802 	sub.w	r8, r8, #2
  4042dc:	443d      	add	r5, r7
  4042de:	e72b      	b.n	404138 <__udivmoddi4+0x134>

004042e0 <__aeabi_idiv0>:
  4042e0:	4770      	bx	lr
  4042e2:	bf00      	nop
  4042e4:	64323025 	.word	0x64323025
  4042e8:	3230252f 	.word	0x3230252f
  4042ec:	30252f64 	.word	0x30252f64
  4042f0:	2d206434 	.word	0x2d206434
  4042f4:	32302520 	.word	0x32302520
  4042f8:	30253a64 	.word	0x30253a64
  4042fc:	253a6432 	.word	0x253a6432
  404300:	20643230 	.word	0x20643230
  404304:	b0206425 	.word	0xb0206425
  404308:	00000a43 	.word	0x00000a43

0040430c <_global_impure_ptr>:
  40430c:	20400010 33323130 37363534 42413938     ..@ 0123456789AB
  40431c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40432c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40433c:	0000296c                                l)..

00404340 <blanks.7202>:
  404340:	20202020 20202020 20202020 20202020                     

00404350 <zeroes.7203>:
  404350:	30303030 30303030 30303030 30303030     0000000000000000
  404360:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00404370 <_ctype_>:
  404370:	20202000 20202020 28282020 20282828     .         ((((( 
  404380:	20202020 20202020 20202020 20202020                     
  404390:	10108820 10101010 10101010 10101010      ...............
  4043a0:	04040410 04040404 10040404 10101010     ................
  4043b0:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4043c0:	01010101 01010101 01010101 10101010     ................
  4043d0:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4043e0:	02020202 02020202 02020202 10101010     ................
  4043f0:	00000020 00000000 00000000 00000000      ...............
	...

00404474 <_init>:
  404474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404476:	bf00      	nop
  404478:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40447a:	bc08      	pop	{r3}
  40447c:	469e      	mov	lr, r3
  40447e:	4770      	bx	lr

00404480 <__init_array_start>:
  404480:	0040251d 	.word	0x0040251d

00404484 <__frame_dummy_init_array_entry>:
  404484:	00400165                                e.@.

00404488 <_fini>:
  404488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40448a:	bf00      	nop
  40448c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40448e:	bc08      	pop	{r3}
  404490:	469e      	mov	lr, r3
  404492:	4770      	bx	lr

00404494 <__fini_array_start>:
  404494:	00400141 	.word	0x00400141
