/*
 * Swamp - cooperative multitasking operating system
 * Copyright (c) 2021 rksdna
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#ifndef RCC_H
#define RCC_H

#include <types.h>

struct rcc
{
    volatile u32_t CR;
    volatile u32_t PLLCFGR;
    volatile u32_t CFGR;
    volatile u32_t CIR;
    volatile u32_t AHB1RSTR;
    volatile u32_t AHB2RSTR;
    volatile u32_t AHB3RSTR;
    u32_t RESERVED0;
    volatile u32_t APB1RSTR;
    volatile u32_t APB2RSTR;
    u32_t RESERVED1[2];
    volatile u32_t AHB1ENR;
    volatile u32_t AHB2ENR;
    volatile u32_t AHB3ENR;
    u32_t RESERVED2;
    volatile u32_t APB1ENR;
    volatile u32_t APB2ENR;
    u32_t RESERVED3[2];
    volatile u32_t AHB1LPENR;
    volatile u32_t AHB2LPENR;
    volatile u32_t AHB3LPENR;
    u32_t RESERVED4;
    volatile u32_t APB1LPENR;
    volatile u32_t APB2LPENR;
    u32_t RESERVED5[2];
    volatile u32_t BDCR;
    volatile u32_t CSR;
    u32_t RESERVED6[2];
    volatile u32_t SSCGR;
    volatile u32_t PLLI2SCFGR;
    volatile u32_t PLLSAICFGR;
    volatile u32_t DCKCFGR;

};

#define RCC ((struct rcc *)0x40023800)

#define RCC_CR_HSION ((u32_t)0x00000001)
#define RCC_CR_HSIRDY ((u32_t)0x00000002)
#define RCC_CR_HSITRIM ((u32_t)0x000000F8)
#define RCC_CR_HSITRIM_0 ((u32_t)0x00000008)
#define RCC_CR_HSITRIM_1 ((u32_t)0x00000010)
#define RCC_CR_HSITRIM_2 ((u32_t)0x00000020)
#define RCC_CR_HSITRIM_3 ((u32_t)0x00000040)
#define RCC_CR_HSITRIM_4 ((u32_t)0x00000080)
#define RCC_CR_HSICAL ((u32_t)0x0000FF00)
#define RCC_CR_HSICAL_0 ((u32_t)0x00000100)
#define RCC_CR_HSICAL_1 ((u32_t)0x00000200)
#define RCC_CR_HSICAL_2 ((u32_t)0x00000400)
#define RCC_CR_HSICAL_3 ((u32_t)0x00000800)
#define RCC_CR_HSICAL_4 ((u32_t)0x00001000)
#define RCC_CR_HSICAL_5 ((u32_t)0x00002000)
#define RCC_CR_HSICAL_6 ((u32_t)0x00004000)
#define RCC_CR_HSICAL_7 ((u32_t)0x00008000)
#define RCC_CR_HSEON ((u32_t)0x00010000)
#define RCC_CR_HSERDY ((u32_t)0x00020000)
#define RCC_CR_HSEBYP ((u32_t)0x00040000)
#define RCC_CR_CSSON ((u32_t)0x00080000)
#define RCC_CR_PLLON ((u32_t)0x01000000)
#define RCC_CR_PLLRDY ((u32_t)0x02000000)
#define RCC_CR_PLLI2SON ((u32_t)0x04000000)
#define RCC_CR_PLLI2SRDY ((u32_t)0x08000000)
#define RCC_CR_PLLSAION ((u32_t)0x10000000)
#define RCC_CR_PLLSAIRDY ((u32_t)0x20000000)

#define RCC_PLLCFGR_PLLM ((u32_t)0x0000003F)
#define RCC_PLLCFGR_PLLM_0 ((u32_t)0x00000001)
#define RCC_PLLCFGR_PLLM_1 ((u32_t)0x00000002)
#define RCC_PLLCFGR_PLLM_2 ((u32_t)0x00000004)
#define RCC_PLLCFGR_PLLM_3 ((u32_t)0x00000008)
#define RCC_PLLCFGR_PLLM_4 ((u32_t)0x00000010)
#define RCC_PLLCFGR_PLLM_5 ((u32_t)0x00000020)
#define RCC_PLLCFGR_PLLN ((u32_t)0x00007FC0)
#define RCC_PLLCFGR_PLLN_0 ((u32_t)0x00000040)
#define RCC_PLLCFGR_PLLN_1 ((u32_t)0x00000080)
#define RCC_PLLCFGR_PLLN_2 ((u32_t)0x00000100)
#define RCC_PLLCFGR_PLLN_3 ((u32_t)0x00000200)
#define RCC_PLLCFGR_PLLN_4 ((u32_t)0x00000400)
#define RCC_PLLCFGR_PLLN_5 ((u32_t)0x00000800)
#define RCC_PLLCFGR_PLLN_6 ((u32_t)0x00001000)
#define RCC_PLLCFGR_PLLN_7 ((u32_t)0x00002000)
#define RCC_PLLCFGR_PLLN_8 ((u32_t)0x00004000)
#define RCC_PLLCFGR_PLLP ((u32_t)0x00030000)
#define RCC_PLLCFGR_PLLP_0 ((u32_t)0x00010000)
#define RCC_PLLCFGR_PLLP_1 ((u32_t)0x00020000)
#define RCC_PLLCFGR_PLLSRC ((u32_t)0x00400000)
#define RCC_PLLCFGR_PLLSRC_HSE ((u32_t)0x00400000)
#define RCC_PLLCFGR_PLLSRC_HSI ((u32_t)0x00000000)
#define RCC_PLLCFGR_PLLQ ((u32_t)0x0F000000)
#define RCC_PLLCFGR_PLLQ_0 ((u32_t)0x01000000)
#define RCC_PLLCFGR_PLLQ_1 ((u32_t)0x02000000)
#define RCC_PLLCFGR_PLLQ_2 ((u32_t)0x04000000)
#define RCC_PLLCFGR_PLLQ_3 ((u32_t)0x08000000)

#define RCC_CFGR_SW ((u32_t)0x00000003)
#define RCC_CFGR_SW_0 ((u32_t)0x00000001)
#define RCC_CFGR_SW_1 ((u32_t)0x00000002)
#define RCC_CFGR_SW_HSI ((u32_t)0x00000000)
#define RCC_CFGR_SW_HSE ((u32_t)0x00000001)
#define RCC_CFGR_SW_PLL ((u32_t)0x00000002)
#define RCC_CFGR_SWS ((u32_t)0x0000000C)
#define RCC_CFGR_SWS_0 ((u32_t)0x00000004)
#define RCC_CFGR_SWS_1 ((u32_t)0x00000008)
#define RCC_CFGR_SWS_HSI ((u32_t)0x00000000)
#define RCC_CFGR_SWS_HSE ((u32_t)0x00000004)
#define RCC_CFGR_SWS_PLL ((u32_t)0x00000008)
#define RCC_CFGR_HPRE ((u32_t)0x000000F0)
#define RCC_CFGR_HPRE_0 ((u32_t)0x00000010)
#define RCC_CFGR_HPRE_1 ((u32_t)0x00000020)
#define RCC_CFGR_HPRE_2 ((u32_t)0x00000040)
#define RCC_CFGR_HPRE_3 ((u32_t)0x00000080)
#define RCC_CFGR_HPRE_DIV1 ((u32_t)0x00000000)
#define RCC_CFGR_HPRE_DIV2 ((u32_t)0x00000080)
#define RCC_CFGR_HPRE_DIV4 ((u32_t)0x00000090)
#define RCC_CFGR_HPRE_DIV8 ((u32_t)0x000000A0)
#define RCC_CFGR_HPRE_DIV16 ((u32_t)0x000000B0)
#define RCC_CFGR_HPRE_DIV64 ((u32_t)0x000000C0)
#define RCC_CFGR_HPRE_DIV128 ((u32_t)0x000000D0)
#define RCC_CFGR_HPRE_DIV256 ((u32_t)0x000000E0)
#define RCC_CFGR_HPRE_DIV512 ((u32_t)0x000000F0)
#define RCC_CFGR_PPRE1 ((u32_t)0x00001C00)
#define RCC_CFGR_PPRE1_0 ((u32_t)0x00000400)
#define RCC_CFGR_PPRE1_1 ((u32_t)0x00000800)
#define RCC_CFGR_PPRE1_2 ((u32_t)0x00001000)
#define RCC_CFGR_PPRE1_DIV1 ((u32_t)0x00000000)
#define RCC_CFGR_PPRE1_DIV2 ((u32_t)0x00001000)
#define RCC_CFGR_PPRE1_DIV4 ((u32_t)0x00001400)
#define RCC_CFGR_PPRE1_DIV8 ((u32_t)0x00001800)
#define RCC_CFGR_PPRE1_DIV16 ((u32_t)0x00001C00))
#define RCC_CFGR_PPRE2 ((u32_t)0x0000E000)
#define RCC_CFGR_PPRE2_0 ((u32_t)0x00002000)
#define RCC_CFGR_PPRE2_1 ((u32_t)0x00004000)
#define RCC_CFGR_PPRE2_2 ((u32_t)0x00008000)
#define RCC_CFGR_PPRE2_DIV1 ((u32_t)0x00000000)
#define RCC_CFGR_PPRE2_DIV2 ((u32_t)0x00008000)
#define RCC_CFGR_PPRE2_DIV4 ((u32_t)0x0000A000)
#define RCC_CFGR_PPRE2_DIV8 ((u32_t)0x0000C000)
#define RCC_CFGR_PPRE2_DIV16 ((u32_t)0x0000E000))
#define RCC_CFGR_RTCPRE ((u32_t)0x001F0000)
#define RCC_CFGR_RTCPRE_0 ((u32_t)0x00010000)
#define RCC_CFGR_RTCPRE_1 ((u32_t)0x00020000)
#define RCC_CFGR_RTCPRE_2 ((u32_t)0x00040000)
#define RCC_CFGR_RTCPRE_3 ((u32_t)0x00080000)
#define RCC_CFGR_RTCPRE_4 ((u32_t)0x00100000)
#define RCC_CFGR_MCO1 ((u32_t)0x00600000)
#define RCC_CFGR_MCO1_0 ((u32_t)0x00200000)
#define RCC_CFGR_MCO1_1 ((u32_t)0x00400000)
#define RCC_CFGR_I2SSRC ((u32_t)0x00800000)
#define RCC_CFGR_MCO1PRE ((u32_t)0x07000000)
#define RCC_CFGR_MCO1PRE_0 ((u32_t)0x01000000)
#define RCC_CFGR_MCO1PRE_1 ((u32_t)0x02000000)
#define RCC_CFGR_MCO1PRE_2 ((u32_t)0x04000000)
#define RCC_CFGR_MCO2PRE ((u32_t)0x38000000)
#define RCC_CFGR_MCO2PRE_0 ((u32_t)0x08000000)
#define RCC_CFGR_MCO2PRE_1 ((u32_t)0x10000000)
#define RCC_CFGR_MCO2PRE_2 ((u32_t)0x20000000)
#define RCC_CFGR_MCO2 ((u32_t)0xC0000000)
#define RCC_CFGR_MCO2_0 ((u32_t)0x40000000)
#define RCC_CFGR_MCO2_1 ((u32_t)0x80000000)

#define RCC_CIR_LSIRDYF ((u32_t)0x00000001)
#define RCC_CIR_LSERDYF ((u32_t)0x00000002)
#define RCC_CIR_HSIRDYF ((u32_t)0x00000004)
#define RCC_CIR_HSERDYF ((u32_t)0x00000008)
#define RCC_CIR_PLLRDYF ((u32_t)0x00000010)
#define RCC_CIR_PLLI2SRDYF ((u32_t)0x00000020)
#define RCC_CIR_PLLSAIRDYF ((u32_t)0x00000040)
#define RCC_CIR_CSSF ((u32_t)0x00000080)
#define RCC_CIR_LSIRDYIE ((u32_t)0x00000100)
#define RCC_CIR_LSERDYIE ((u32_t)0x00000200)
#define RCC_CIR_HSIRDYIE ((u32_t)0x00000400)
#define RCC_CIR_HSERDYIE ((u32_t)0x00000800)
#define RCC_CIR_PLLRDYIE ((u32_t)0x00001000)
#define RCC_CIR_PLLI2SRDYIE ((u32_t)0x00002000)
#define RCC_CIR_PLLSAIRDYIE ((u32_t)0x00004000)
#define RCC_CIR_LSIRDYC ((u32_t)0x00010000)
#define RCC_CIR_LSERDYC ((u32_t)0x00020000)
#define RCC_CIR_HSIRDYC ((u32_t)0x00040000)
#define RCC_CIR_HSERDYC ((u32_t)0x00080000)
#define RCC_CIR_PLLRDYC ((u32_t)0x00100000)
#define RCC_CIR_PLLI2SRDYC ((u32_t)0x00200000)
#define RCC_CIR_PLLSAIRDYC ((u32_t)0x00400000)
#define RCC_CIR_CSSC ((u32_t)0x00800000)

#define RCC_AHB1RSTR_GPIOARST ((u32_t)0x00000001)
#define RCC_AHB1RSTR_GPIOBRST ((u32_t)0x00000002)
#define RCC_AHB1RSTR_GPIOCRST ((u32_t)0x00000004)
#define RCC_AHB1RSTR_GPIODRST ((u32_t)0x00000008)
#define RCC_AHB1RSTR_GPIOERST ((u32_t)0x00000010)
#define RCC_AHB1RSTR_GPIOFRST ((u32_t)0x00000020)
#define RCC_AHB1RSTR_GPIOGRST ((u32_t)0x00000040)
#define RCC_AHB1RSTR_GPIOHRST ((u32_t)0x00000080)
#define RCC_AHB1RSTR_GPIOIRST ((u32_t)0x00000100)
#define RCC_AHB1RSTR_GPIOJRST ((u32_t)0x00000200)
#define RCC_AHB1RSTR_GPIOKRST ((u32_t)0x00000400)
#define RCC_AHB1RSTR_CRCRST ((u32_t)0x00001000)
#define RCC_AHB1RSTR_DMA1RST ((u32_t)0x00200000)
#define RCC_AHB1RSTR_DMA2RST ((u32_t)0x00400000)
#define RCC_AHB1RSTR_DMA2DRST ((u32_t)0x00800000)
#define RCC_AHB1RSTR_ETHMACRST ((u32_t)0x02000000)
#define RCC_AHB1RSTR_OTGHRST ((u32_t)0x10000000)

#define RCC_AHB2RSTR_DCMIRST ((u32_t)0x00000001)
#define RCC_AHB2RSTR_CRYPRST ((u32_t)0x00000010)
#define RCC_AHB2RSTR_HASHRST ((u32_t)0x00000020)
#define RCC_AHB2RSTR_RNGRST ((u32_t)0x00000040)
#define RCC_AHB2RSTR_OTGFSRST ((u32_t)0x00000080)

#define RCC_AHB3RSTR_FSMCRST ((u32_t)0x00000001)
#define RCC_AHB3RSTR_FMCRST ((u32_t)0x00000001)

#define RCC_APB1RSTR_TIM2RST ((u32_t)0x00000001)
#define RCC_APB1RSTR_TIM3RST ((u32_t)0x00000002)
#define RCC_APB1RSTR_TIM4RST ((u32_t)0x00000004)
#define RCC_APB1RSTR_TIM5RST ((u32_t)0x00000008)
#define RCC_APB1RSTR_TIM6RST ((u32_t)0x00000010)
#define RCC_APB1RSTR_TIM7RST ((u32_t)0x00000020)
#define RCC_APB1RSTR_TIM12RST ((u32_t)0x00000040)
#define RCC_APB1RSTR_TIM13RST ((u32_t)0x00000080)
#define RCC_APB1RSTR_TIM14RST ((u32_t)0x00000100)
#define RCC_APB1RSTR_WWDGRST ((u32_t)0x00000800)
#define RCC_APB1RSTR_SPI2RST ((u32_t)0x00004000)
#define RCC_APB1RSTR_SPI3RST ((u32_t)0x00008000)
#define RCC_APB1RSTR_USART2RST ((u32_t)0x00020000)
#define RCC_APB1RSTR_USART3RST ((u32_t)0x00040000)
#define RCC_APB1RSTR_UART4RST ((u32_t)0x00080000)
#define RCC_APB1RSTR_UART5RST ((u32_t)0x00100000)
#define RCC_APB1RSTR_I2C1RST ((u32_t)0x00200000)
#define RCC_APB1RSTR_I2C2RST ((u32_t)0x00400000)
#define RCC_APB1RSTR_I2C3RST ((u32_t)0x00800000)
#define RCC_APB1RSTR_CAN1RST ((u32_t)0x02000000)
#define RCC_APB1RSTR_CAN2RST ((u32_t)0x04000000)
#define RCC_APB1RSTR_PWRRST ((u32_t)0x10000000)
#define RCC_APB1RSTR_DACRST ((u32_t)0x20000000)
#define RCC_APB1RSTR_UART7RST ((u32_t)0x40000000)
#define RCC_APB1RSTR_UART8RST ((u32_t)0x80000000)

#define RCC_APB2RSTR_TIM1RST ((u32_t)0x00000001)
#define RCC_APB2RSTR_TIM8RST ((u32_t)0x00000002)
#define RCC_APB2RSTR_USART1RST ((u32_t)0x00000010)
#define RCC_APB2RSTR_USART6RST ((u32_t)0x00000020)
#define RCC_APB2RSTR_ADCRST ((u32_t)0x00000100)
#define RCC_APB2RSTR_SDIORST ((u32_t)0x00000800)
#define RCC_APB2RSTR_SPI1RST ((u32_t)0x00001000)
#define RCC_APB2RSTR_SPI4RST ((u32_t)0x00002000)
#define RCC_APB2RSTR_SYSCFGRST ((u32_t)0x00004000)
#define RCC_APB2RSTR_TIM9RST ((u32_t)0x00010000)
#define RCC_APB2RSTR_TIM10RST ((u32_t)0x00020000)
#define RCC_APB2RSTR_TIM11RST ((u32_t)0x00040000)
#define RCC_APB2RSTR_SPI5RST ((u32_t)0x00100000)
#define RCC_APB2RSTR_SPI6RST ((u32_t)0x00200000)
#define RCC_APB2RSTR_SAI1RST ((u32_t)0x00400000)
#define RCC_APB2RSTR_LTDCRST ((u32_t)0x04000000)

#define RCC_AHB1ENR_GPIOAEN ((u32_t)0x00000001)
#define RCC_AHB1ENR_GPIOBEN ((u32_t)0x00000002)
#define RCC_AHB1ENR_GPIOCEN ((u32_t)0x00000004)
#define RCC_AHB1ENR_GPIODEN ((u32_t)0x00000008)
#define RCC_AHB1ENR_GPIOEEN ((u32_t)0x00000010)
#define RCC_AHB1ENR_GPIOFEN ((u32_t)0x00000020)
#define RCC_AHB1ENR_GPIOGEN ((u32_t)0x00000040)
#define RCC_AHB1ENR_GPIOHEN ((u32_t)0x00000080)
#define RCC_AHB1ENR_GPIOIEN ((u32_t)0x00000100)
#define RCC_AHB1ENR_GPIOJEN ((u32_t)0x00000200)
#define RCC_AHB1ENR_GPIOKEN ((u32_t)0x00000400)
#define RCC_AHB1ENR_CRCEN ((u32_t)0x00001000)
#define RCC_AHB1ENR_BKPSRAMEN ((u32_t)0x00040000)
#define RCC_AHB1ENR_CCMDATARAMEN ((u32_t)0x00100000)
#define RCC_AHB1ENR_DMA1EN ((u32_t)0x00200000)
#define RCC_AHB1ENR_DMA2EN ((u32_t)0x00400000)
#define RCC_AHB1ENR_DMA2DEN ((u32_t)0x00800000)
#define RCC_AHB1ENR_ETHMACEN ((u32_t)0x02000000)
#define RCC_AHB1ENR_ETHMACTXEN ((u32_t)0x04000000)
#define RCC_AHB1ENR_ETHMACRXEN ((u32_t)0x08000000)
#define RCC_AHB1ENR_ETHMACPTPEN ((u32_t)0x10000000)
#define RCC_AHB1ENR_OTGHSEN ((u32_t)0x20000000)
#define RCC_AHB1ENR_OTGHSULPIEN ((u32_t)0x40000000)

#define RCC_AHB2ENR_DCMIEN ((u32_t)0x00000001)
#define RCC_AHB2ENR_CRYPEN ((u32_t)0x00000010)
#define RCC_AHB2ENR_HASHEN ((u32_t)0x00000020)
#define RCC_AHB2ENR_RNGEN ((u32_t)0x00000040)
#define RCC_AHB2ENR_OTGFSEN ((u32_t)0x00000080)
#define RCC_AHB3ENR_FSMCEN ((u32_t)0x00000001)
#define RCC_AHB3ENR_FMCEN ((u32_t)0x00000001)

#define RCC_APB1ENR_TIM2EN ((u32_t)0x00000001)
#define RCC_APB1ENR_TIM3EN ((u32_t)0x00000002)
#define RCC_APB1ENR_TIM4EN ((u32_t)0x00000004)
#define RCC_APB1ENR_TIM5EN ((u32_t)0x00000008)
#define RCC_APB1ENR_TIM6EN ((u32_t)0x00000010)
#define RCC_APB1ENR_TIM7EN ((u32_t)0x00000020)
#define RCC_APB1ENR_TIM12EN ((u32_t)0x00000040)
#define RCC_APB1ENR_TIM13EN ((u32_t)0x00000080)
#define RCC_APB1ENR_TIM14EN ((u32_t)0x00000100)
#define RCC_APB1ENR_WWDGEN ((u32_t)0x00000800)
#define RCC_APB1ENR_SPI2EN ((u32_t)0x00004000)
#define RCC_APB1ENR_SPI3EN ((u32_t)0x00008000)
#define RCC_APB1ENR_USART2EN ((u32_t)0x00020000)
#define RCC_APB1ENR_USART3EN ((u32_t)0x00040000)
#define RCC_APB1ENR_UART4EN ((u32_t)0x00080000)
#define RCC_APB1ENR_UART5EN ((u32_t)0x00100000)
#define RCC_APB1ENR_I2C1EN ((u32_t)0x00200000)
#define RCC_APB1ENR_I2C2EN ((u32_t)0x00400000)
#define RCC_APB1ENR_I2C3EN ((u32_t)0x00800000)
#define RCC_APB1ENR_CAN1EN ((u32_t)0x02000000)
#define RCC_APB1ENR_CAN2EN ((u32_t)0x04000000)
#define RCC_APB1ENR_PWREN ((u32_t)0x10000000)
#define RCC_APB1ENR_DACEN ((u32_t)0x20000000)
#define RCC_APB1ENR_UART7EN ((u32_t)0x40000000)
#define RCC_APB1ENR_UART8EN ((u32_t)0x80000000)

#define RCC_APB2ENR_TIM1EN ((u32_t)0x00000001)
#define RCC_APB2ENR_TIM8EN ((u32_t)0x00000002)
#define RCC_APB2ENR_USART1EN ((u32_t)0x00000010)
#define RCC_APB2ENR_USART6EN ((u32_t)0x00000020)
#define RCC_APB2ENR_ADC1EN ((u32_t)0x00000100)
#define RCC_APB2ENR_ADC2EN ((u32_t)0x00000200)
#define RCC_APB2ENR_ADC3EN ((u32_t)0x00000400)
#define RCC_APB2ENR_SDIOEN ((u32_t)0x00000800)
#define RCC_APB2ENR_SPI1EN ((u32_t)0x00001000)
#define RCC_APB2ENR_SPI4EN ((u32_t)0x00002000)
#define RCC_APB2ENR_SYSCFGEN ((u32_t)0x00004000)
#define RCC_APB2ENR_TIM9EN ((u32_t)0x00010000)
#define RCC_APB2ENR_TIM10EN ((u32_t)0x00020000)
#define RCC_APB2ENR_TIM11EN ((u32_t)0x00040000)
#define RCC_APB2ENR_SPI5EN ((u32_t)0x00100000)
#define RCC_APB2ENR_SPI6EN ((u32_t)0x00200000)
#define RCC_APB2ENR_SAI1EN ((u32_t)0x00400000)
#define RCC_APB2ENR_LTDCEN ((u32_t)0x04000000)

#define RCC_AHB1LPENR_GPIOALPEN ((u32_t)0x00000001)
#define RCC_AHB1LPENR_GPIOBLPEN ((u32_t)0x00000002)
#define RCC_AHB1LPENR_GPIOCLPEN ((u32_t)0x00000004)
#define RCC_AHB1LPENR_GPIODLPEN ((u32_t)0x00000008)
#define RCC_AHB1LPENR_GPIOELPEN ((u32_t)0x00000010)
#define RCC_AHB1LPENR_GPIOFLPEN ((u32_t)0x00000020)
#define RCC_AHB1LPENR_GPIOGLPEN ((u32_t)0x00000040)
#define RCC_AHB1LPENR_GPIOHLPEN ((u32_t)0x00000080)
#define RCC_AHB1LPENR_GPIOILPEN ((u32_t)0x00000100)
#define RCC_AHB1LPENR_GPIOJLPEN ((u32_t)0x00000200)
#define RCC_AHB1LPENR_GPIOKLPEN ((u32_t)0x00000400)
#define RCC_AHB1LPENR_CRCLPEN ((u32_t)0x00001000)
#define RCC_AHB1LPENR_FLITFLPEN ((u32_t)0x00008000)
#define RCC_AHB1LPENR_SRAM1LPEN ((u32_t)0x00010000)
#define RCC_AHB1LPENR_SRAM2LPEN ((u32_t)0x00020000)
#define RCC_AHB1LPENR_BKPSRAMLPEN ((u32_t)0x00040000)
#define RCC_AHB1LPENR_SRAM3LPEN ((u32_t)0x00080000)
#define RCC_AHB1LPENR_DMA1LPEN ((u32_t)0x00200000)
#define RCC_AHB1LPENR_DMA2LPEN ((u32_t)0x00400000)
#define RCC_AHB1LPENR_DMA2DLPEN ((u32_t)0x00800000)
#define RCC_AHB1LPENR_ETHMACLPEN ((u32_t)0x02000000)
#define RCC_AHB1LPENR_ETHMACTXLPEN ((u32_t)0x04000000)
#define RCC_AHB1LPENR_ETHMACRXLPEN ((u32_t)0x08000000)
#define RCC_AHB1LPENR_ETHMACPTPLPEN ((u32_t)0x10000000)
#define RCC_AHB1LPENR_OTGHSLPEN ((u32_t)0x20000000)
#define RCC_AHB1LPENR_OTGHSULPILPEN ((u32_t)0x40000000)
#define RCC_AHB2LPENR_DCMILPEN ((u32_t)0x00000001)
#define RCC_AHB2LPENR_CRYPLPEN ((u32_t)0x00000010)
#define RCC_AHB2LPENR_HASHLPEN ((u32_t)0x00000020)
#define RCC_AHB2LPENR_RNGLPEN ((u32_t)0x00000040)
#define RCC_AHB2LPENR_OTGFSLPEN ((u32_t)0x00000080)

#define RCC_AHB3LPENR_FSMCLPEN ((u32_t)0x00000001)
#define RCC_AHB3LPENR_FMCLPEN ((u32_t)0x00000001)

#define RCC_APB1LPENR_TIM2LPEN ((u32_t)0x00000001)
#define RCC_APB1LPENR_TIM3LPEN ((u32_t)0x00000002)
#define RCC_APB1LPENR_TIM4LPEN ((u32_t)0x00000004)
#define RCC_APB1LPENR_TIM5LPEN ((u32_t)0x00000008)
#define RCC_APB1LPENR_TIM6LPEN ((u32_t)0x00000010)
#define RCC_APB1LPENR_TIM7LPEN ((u32_t)0x00000020)
#define RCC_APB1LPENR_TIM12LPEN ((u32_t)0x00000040)
#define RCC_APB1LPENR_TIM13LPEN ((u32_t)0x00000080)
#define RCC_APB1LPENR_TIM14LPEN ((u32_t)0x00000100)
#define RCC_APB1LPENR_WWDGLPEN ((u32_t)0x00000800)
#define RCC_APB1LPENR_SPI2LPEN ((u32_t)0x00004000)
#define RCC_APB1LPENR_SPI3LPEN ((u32_t)0x00008000)
#define RCC_APB1LPENR_USART2LPEN ((u32_t)0x00020000)
#define RCC_APB1LPENR_USART3LPEN ((u32_t)0x00040000)
#define RCC_APB1LPENR_UART4LPEN ((u32_t)0x00080000)
#define RCC_APB1LPENR_UART5LPEN ((u32_t)0x00100000)
#define RCC_APB1LPENR_I2C1LPEN ((u32_t)0x00200000)
#define RCC_APB1LPENR_I2C2LPEN ((u32_t)0x00400000)
#define RCC_APB1LPENR_I2C3LPEN ((u32_t)0x00800000)
#define RCC_APB1LPENR_CAN1LPEN ((u32_t)0x02000000)
#define RCC_APB1LPENR_CAN2LPEN ((u32_t)0x04000000)
#define RCC_APB1LPENR_PWRLPEN ((u32_t)0x10000000)
#define RCC_APB1LPENR_DACLPEN ((u32_t)0x20000000)
#define RCC_APB1LPENR_UART7LPEN ((u32_t)0x40000000)
#define RCC_APB1LPENR_UART8LPEN ((u32_t)0x80000000)

#define RCC_APB2LPENR_TIM1LPEN ((u32_t)0x00000001)
#define RCC_APB2LPENR_TIM8LPEN ((u32_t)0x00000002)
#define RCC_APB2LPENR_USART1LPEN ((u32_t)0x00000010)
#define RCC_APB2LPENR_USART6LPEN ((u32_t)0x00000020)
#define RCC_APB2LPENR_ADC1LPEN ((u32_t)0x00000100)
#define RCC_APB2LPENR_ADC2PEN ((u32_t)0x00000200)
#define RCC_APB2LPENR_ADC3LPEN ((u32_t)0x00000400)
#define RCC_APB2LPENR_SDIOLPEN ((u32_t)0x00000800)
#define RCC_APB2LPENR_SPI1LPEN ((u32_t)0x00001000)
#define RCC_APB2LPENR_SPI4LPEN ((u32_t)0x00002000)
#define RCC_APB2LPENR_SYSCFGLPEN ((u32_t)0x00004000)
#define RCC_APB2LPENR_TIM9LPEN ((u32_t)0x00010000)
#define RCC_APB2LPENR_TIM10LPEN ((u32_t)0x00020000)
#define RCC_APB2LPENR_TIM11LPEN ((u32_t)0x00040000)
#define RCC_APB2LPENR_SPI5LPEN ((u32_t)0x00100000)
#define RCC_APB2LPENR_SPI6LPEN ((u32_t)0x00200000)
#define RCC_APB2LPENR_SAI1LPEN ((u32_t)0x00400000)
#define RCC_APB2LPENR_LTDCLPEN ((u32_t)0x04000000)

#define RCC_BDCR_LSEON ((u32_t)0x00000001)
#define RCC_BDCR_LSERDY ((u32_t)0x00000002)
#define RCC_BDCR_LSEBYP ((u32_t)0x00000004)
#define RCC_BDCR_RTCSEL ((u32_t)0x00000300)
#define RCC_BDCR_RTCSEL_0 ((u32_t)0x00000100)
#define RCC_BDCR_RTCSEL_1 ((u32_t)0x00000200)
#define RCC_BDCR_RTCEN ((u32_t)0x00008000)
#define RCC_BDCR_BDRST ((u32_t)0x00010000)
#define RCC_CSR_LSION ((u32_t)0x00000001)
#define RCC_CSR_LSIRDY ((u32_t)0x00000002)
#define RCC_CSR_RMVF ((u32_t)0x01000000)
#define RCC_CSR_BORRSTF ((u32_t)0x02000000)
#define RCC_CSR_PADRSTF ((u32_t)0x04000000)
#define RCC_CSR_PORRSTF ((u32_t)0x08000000)
#define RCC_CSR_SFTRSTF ((u32_t)0x10000000)
#define RCC_CSR_WDGRSTF ((u32_t)0x20000000)
#define RCC_CSR_WWDGRSTF ((u32_t)0x40000000)
#define RCC_CSR_LPWRRSTF ((u32_t)0x80000000)

#define RCC_SSCGR_MODPER ((u32_t)0x00001FFF)
#define RCC_SSCGR_INCSTEP ((u32_t)0x0FFFE000)
#define RCC_SSCGR_SPREADSEL ((u32_t)0x40000000)
#define RCC_SSCGR_SSCGEN ((u32_t)0x80000000)

#define RCC_PLLI2SCFGR_PLLI2SN ((u32_t)0x00007FC0)
#define RCC_PLLI2SCFGR_PLLI2SQ ((u32_t)0x0F000000)
#define RCC_PLLI2SCFGR_PLLI2SR ((u32_t)0x70000000)

#define RCC_PLLSAICFGR_PLLI2SN ((u32_t)0x00007FC0)
#define RCC_PLLSAICFGR_PLLI2SQ ((u32_t)0x0F000000)
#define RCC_PLLSAICFGR_PLLI2SR ((u32_t)0x70000000)

#define RCC_DCKCFGR_PLLI2SDIVQ ((u32_t)0x0000001F)
#define RCC_DCKCFGR_PLLSAIDIVQ ((u32_t)0x00001F00)
#define RCC_DCKCFGR_PLLSAIDIVR ((u32_t)0x00030000)
#define RCC_DCKCFGR_SAI1ASRC ((u32_t)0x00300000)
#define RCC_DCKCFGR_SAI1BSRC ((u32_t)0x00C00000)
#define RCC_DCKCFGR_TIMPRE ((u32_t)0x01000000)

#endif
