{
    "DESIGN_NAME": "cekirdek",
    "VERILOG_FILES": "dir::src/*.v*",
    "CLOCK_PERIOD": 20,
    "CLOCK_PORT": "clk_i",
    "CLOCK_NET": "ref::$CLOCK_PORT",
    "SYNTH_STRATEGY": "AREA 0",
    "DESIGN_IS_CORE": false,
    "FP_PDN_CORE_RING": false,
    "RT_MAX_LAYER": "met4",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "ROUTING_CORES": 8,
    "KLAYOUT_XOR_THREADS": 8,
    "PL_RESIZER_MAX_CAP_MARGIN": 50,
    "GLB_RESIZER_MAX_CAP_MARGIN": 50,
    "GLB_RESIZER_MAX_SLEW_MARGIN": 50,
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 60,
    "PL_RESIZER_SETUP_MAX_BUFFER_PERCENT": 60,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.1,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.1,
    "CELL_PAD": 1,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 900 900"
}