

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Oct 18 13:28:48 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.122|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   15|   15|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                                           |                                                                                 |  Latency  |  Interval | Pipeline |
        |                                          Instance                                         |                                      Module                                     | min | max | min | max |   Type   |
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_55        |dense_latency_ap_fixed_ap_fixed_config4_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0        |    3|    3|    1|    1| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_91  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |    1|    1|    1|    1| function |
        |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_97                |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                      |    0|    0|    1|    1| function |
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_133               |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0                |    2|    2|    1|    1| function |
        |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_153               |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s                      |    0|    0|    1|    1| function |
        |grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_173               |sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s                |    2|    2|    1|    1| function |
        +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       6|
|FIFO             |        -|      -|       -|       -|
|Instance         |        1|    482|   12566|   18300|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|    1602|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|    482|   14168|   18342|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |     17|       2|       6|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+-------+-------+
    |                                          Instance                                         |                                      Module                                     | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+-------+-------+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_91  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |        0|     48|   1329|   2139|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_133               |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0                |        0|     16|    607|    389|
    |grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_55        |dense_latency_ap_fixed_ap_fixed_config4_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0        |        0|    418|  10615|  14276|
    |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_97                |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                      |        0|      0|      0|    896|
    |call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_153               |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s                      |        0|      0|      0|    448|
    |grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_173               |sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s                |        1|      0|     15|    152|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+-------+-------+
    |Total                                                                                      |                                                                                 |        1|    482|  12566|  18300|
    +-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |input_4_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_4_V_ap_vld_preg    |   9|          2|    1|          2|
    |input_4_V_blk_n          |   9|          2|    1|          2|
    |input_4_V_in_sig         |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   35|         70|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                    |   1|   0|    1|          0|
    |grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_173_ap_start_reg  |   1|   0|    1|          0|
    |input_4_V_ap_vld_preg                                                                      |   1|   0|    1|          0|
    |input_4_V_preg                                                                             |  32|   0|   32|          0|
    |layer2_out_0_V_reg_569                                                                     |  16|   0|   16|          0|
    |layer2_out_10_V_reg_619                                                                    |  16|   0|   16|          0|
    |layer2_out_11_V_reg_624                                                                    |  16|   0|   16|          0|
    |layer2_out_12_V_reg_629                                                                    |  16|   0|   16|          0|
    |layer2_out_13_V_reg_634                                                                    |  16|   0|   16|          0|
    |layer2_out_14_V_reg_639                                                                    |  16|   0|   16|          0|
    |layer2_out_15_V_reg_644                                                                    |  16|   0|   16|          0|
    |layer2_out_16_V_reg_649                                                                    |  16|   0|   16|          0|
    |layer2_out_17_V_reg_654                                                                    |  16|   0|   16|          0|
    |layer2_out_18_V_reg_659                                                                    |  16|   0|   16|          0|
    |layer2_out_19_V_reg_664                                                                    |  16|   0|   16|          0|
    |layer2_out_1_V_reg_574                                                                     |  16|   0|   16|          0|
    |layer2_out_20_V_reg_669                                                                    |  16|   0|   16|          0|
    |layer2_out_21_V_reg_674                                                                    |  16|   0|   16|          0|
    |layer2_out_22_V_reg_679                                                                    |  16|   0|   16|          0|
    |layer2_out_23_V_reg_684                                                                    |  16|   0|   16|          0|
    |layer2_out_24_V_reg_689                                                                    |  16|   0|   16|          0|
    |layer2_out_25_V_reg_694                                                                    |  16|   0|   16|          0|
    |layer2_out_26_V_reg_699                                                                    |  16|   0|   16|          0|
    |layer2_out_27_V_reg_704                                                                    |  16|   0|   16|          0|
    |layer2_out_28_V_reg_709                                                                    |  16|   0|   16|          0|
    |layer2_out_29_V_reg_714                                                                    |  16|   0|   16|          0|
    |layer2_out_2_V_reg_579                                                                     |  16|   0|   16|          0|
    |layer2_out_30_V_reg_719                                                                    |  16|   0|   16|          0|
    |layer2_out_31_V_reg_724                                                                    |  16|   0|   16|          0|
    |layer2_out_3_V_reg_584                                                                     |  16|   0|   16|          0|
    |layer2_out_4_V_reg_589                                                                     |  16|   0|   16|          0|
    |layer2_out_5_V_reg_594                                                                     |  16|   0|   16|          0|
    |layer2_out_6_V_reg_599                                                                     |  16|   0|   16|          0|
    |layer2_out_7_V_reg_604                                                                     |  16|   0|   16|          0|
    |layer2_out_8_V_reg_609                                                                     |  16|   0|   16|          0|
    |layer2_out_9_V_reg_614                                                                     |  16|   0|   16|          0|
    |layer3_out_0_V_reg_729                                                                     |  16|   0|   16|          0|
    |layer3_out_10_V_reg_779                                                                    |  16|   0|   16|          0|
    |layer3_out_11_V_reg_784                                                                    |  16|   0|   16|          0|
    |layer3_out_12_V_reg_789                                                                    |  16|   0|   16|          0|
    |layer3_out_13_V_reg_794                                                                    |  16|   0|   16|          0|
    |layer3_out_14_V_reg_799                                                                    |  16|   0|   16|          0|
    |layer3_out_15_V_reg_804                                                                    |  16|   0|   16|          0|
    |layer3_out_16_V_reg_809                                                                    |  16|   0|   16|          0|
    |layer3_out_17_V_reg_814                                                                    |  16|   0|   16|          0|
    |layer3_out_18_V_reg_819                                                                    |  16|   0|   16|          0|
    |layer3_out_19_V_reg_824                                                                    |  16|   0|   16|          0|
    |layer3_out_1_V_reg_734                                                                     |  16|   0|   16|          0|
    |layer3_out_20_V_reg_829                                                                    |  16|   0|   16|          0|
    |layer3_out_21_V_reg_834                                                                    |  16|   0|   16|          0|
    |layer3_out_22_V_reg_839                                                                    |  16|   0|   16|          0|
    |layer3_out_23_V_reg_844                                                                    |  16|   0|   16|          0|
    |layer3_out_24_V_reg_849                                                                    |  16|   0|   16|          0|
    |layer3_out_25_V_reg_854                                                                    |  16|   0|   16|          0|
    |layer3_out_26_V_reg_859                                                                    |  16|   0|   16|          0|
    |layer3_out_27_V_reg_864                                                                    |  16|   0|   16|          0|
    |layer3_out_28_V_reg_869                                                                    |  16|   0|   16|          0|
    |layer3_out_29_V_reg_874                                                                    |  16|   0|   16|          0|
    |layer3_out_2_V_reg_739                                                                     |  16|   0|   16|          0|
    |layer3_out_30_V_reg_879                                                                    |  16|   0|   16|          0|
    |layer3_out_31_V_reg_884                                                                    |  16|   0|   16|          0|
    |layer3_out_3_V_reg_744                                                                     |  16|   0|   16|          0|
    |layer3_out_4_V_reg_749                                                                     |  16|   0|   16|          0|
    |layer3_out_5_V_reg_754                                                                     |  16|   0|   16|          0|
    |layer3_out_6_V_reg_759                                                                     |  16|   0|   16|          0|
    |layer3_out_7_V_reg_764                                                                     |  16|   0|   16|          0|
    |layer3_out_8_V_reg_769                                                                     |  16|   0|   16|          0|
    |layer3_out_9_V_reg_774                                                                     |  16|   0|   16|          0|
    |layer4_out_0_V_reg_889                                                                     |  16|   0|   16|          0|
    |layer4_out_10_V_reg_939                                                                    |  16|   0|   16|          0|
    |layer4_out_11_V_reg_944                                                                    |  16|   0|   16|          0|
    |layer4_out_12_V_reg_949                                                                    |  16|   0|   16|          0|
    |layer4_out_13_V_reg_954                                                                    |  16|   0|   16|          0|
    |layer4_out_14_V_reg_959                                                                    |  16|   0|   16|          0|
    |layer4_out_15_V_reg_964                                                                    |  16|   0|   16|          0|
    |layer4_out_1_V_reg_894                                                                     |  16|   0|   16|          0|
    |layer4_out_2_V_reg_899                                                                     |  16|   0|   16|          0|
    |layer4_out_3_V_reg_904                                                                     |  16|   0|   16|          0|
    |layer4_out_4_V_reg_909                                                                     |  16|   0|   16|          0|
    |layer4_out_5_V_reg_914                                                                     |  16|   0|   16|          0|
    |layer4_out_6_V_reg_919                                                                     |  16|   0|   16|          0|
    |layer4_out_7_V_reg_924                                                                     |  16|   0|   16|          0|
    |layer4_out_8_V_reg_929                                                                     |  16|   0|   16|          0|
    |layer4_out_9_V_reg_934                                                                     |  16|   0|   16|          0|
    |layer5_out_0_V_reg_969                                                                     |  16|   0|   16|          0|
    |layer5_out_10_V_reg_1019                                                                   |  16|   0|   16|          0|
    |layer5_out_11_V_reg_1024                                                                   |  16|   0|   16|          0|
    |layer5_out_12_V_reg_1029                                                                   |  16|   0|   16|          0|
    |layer5_out_13_V_reg_1034                                                                   |  16|   0|   16|          0|
    |layer5_out_14_V_reg_1039                                                                   |  16|   0|   16|          0|
    |layer5_out_15_V_reg_1044                                                                   |  16|   0|   16|          0|
    |layer5_out_1_V_reg_974                                                                     |  16|   0|   16|          0|
    |layer5_out_2_V_reg_979                                                                     |  16|   0|   16|          0|
    |layer5_out_3_V_reg_984                                                                     |  16|   0|   16|          0|
    |layer5_out_4_V_reg_989                                                                     |  16|   0|   16|          0|
    |layer5_out_5_V_reg_994                                                                     |  16|   0|   16|          0|
    |layer5_out_6_V_reg_999                                                                     |  16|   0|   16|          0|
    |layer5_out_7_V_reg_1004                                                                    |  16|   0|   16|          0|
    |layer5_out_8_V_reg_1009                                                                    |  16|   0|   16|          0|
    |layer5_out_9_V_reg_1014                                                                    |  16|   0|   16|          0|
    |layer6_out_0_V_reg_1049                                                                    |  16|   0|   16|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      |1602|   0| 1602|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|input_4_V_ap_vld       |  in |    1|   ap_vld   |    input_4_V   |    pointer   |
|input_4_V              |  in |   32|   ap_vld   |    input_4_V   |    pointer   |
|layer7_out_0_V         | out |   16|   ap_vld   | layer7_out_0_V |    pointer   |
|layer7_out_0_V_ap_vld  | out |    1|   ap_vld   | layer7_out_0_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

