// Seed: 1399726460
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wire id_5
);
  assign id_7 = 1'b0;
endmodule
module module_1 (
    input logic id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3
);
  wor id_5;
  always force id_5 = id_0;
  wire id_6;
  id_7 :
  assert property (@(posedge ~id_5) 1)
  else $display;
  supply1 id_8;
  module_0(
      id_2, id_2, id_3, id_1, id_3, id_1
  );
  wire id_9;
  assign id_8 = id_6;
  assign id_5 = 1'd0;
  assign id_8 = 1;
  assign id_7 = id_5;
endmodule
