{
    name      : "SPI",
    width     : 8,
    desc      : "CSR for SPI"
    interface : "pbi"

    parameters : [
    	{
	    name         : "USER_DEFINE_PRESCALER"
	    desc         : "Parameters to use the enable the User define Prescaler"
	    type         : "boolean"
	}
    	{
	    name         : "PRESCALER_RATIO"
	    desc         : "Default value for prescaler ratio"
	    type         : "std_logic_vector(7 downto 0)"
	}
	{
	    name         : "DEPTH_TX"
	    desc         : "Depth of FIFO TX (SW2HW)"
	    type         : "natural"
	}
	{
	    name         : "DEPTH_RX"
	    desc         : "Depth of FIFO RX (HW2SW)"
	    type         : "natural"
	}
	{
	    name         : "DEPTH_CMD"
	    desc         : "Depth of FIFO Command (SW2HW)"
	    type         : "natural"
	}
    ]

    registers : [
        {
            name         : "data",
            address      : "x0",
            desc         : "Write : data to tansmit, Read : data to receive",
            swaccess     : "rw",
            hwaccess     : "rw",
            hwtype       : "fifo",

            params: {
                BLOCKING_READ  : "True", 
                BLOCKING_WRITE : "True",
		DEPTH_SW2HW    : "DEPTH_TX"
		DEPTH_HW2SW    : "DEPTH_RX"
            }

            fields: [
                {
                    name: "value",
                    bits: "7:0",
                    desc: "Data TX or Data RX"
                },
            ]
        },

        {
            name         : "cmd",
            address      : "x1",
            desc         : "Command FIFO",
            swaccess     : "wo",
            hwaccess     : "ro",
            hwtype       : "fifo",

            params: {
                BLOCKING_READ  : "True", 
                BLOCKING_WRITE : "True",
		DEPTH_SW2HW    : "DEPTH_CMD"
            }

            fields: [
                {
                    name: "nb_bytes",
                    bits: "4:0",
                    desc: "Transfert Length in bytes"
                },
                {
                    name: "last",
                    bits: "5",
                    desc: "Last Transfert - 0 : not last cs keep active after transfer, 1 : last packet to transfer cs go inactive after transfer. SPECIAL CASE if last = enable_rx = enable_tx = 0 then stop the transfert"
                },
                {
                    name: "enable_rx",
                    bits: "6",
                    desc: "Push in RX FIFO - 0 : don't push in RX FIFO, 1 : push in RX FIFO when receive byte"
                },
                {
                    name: "enable_tx",
                    bits: "7",
                    desc: "POP from TX FIFO - 0 : don't pop TX FIFO and keep mosi_oe to 0, 1 pop TX FIFO and mosi_oe_o is 1 during the transfert"
                },
            ]
        },

	{
            name         : "cfg",
            address      : "x2",
            desc         : "SPI Configuration Register",
            swaccess     : "rw",
            hwaccess     : "ro",

            fields: [
                {
                    name: "spi_enable",
                    bits: "0",
                    desc: "0 : Parity is even, 1 : Parity is odd"
                },
                {
                    name: "cpol",
                    bits: "1",
                    desc: "Clock Polarity"
                },
                {
                    name: "cpha",
                    bits: "2",
                    desc: "Clock Phase"
                },
                {
                    name: "loopback",
                    bits: "3",
                    desc: "0 : MISO is connected to SPI MISO, 1 MISO is connected to MOSI"
                },
                //{
                //    name: "cs",
                //    bits: "7:4",
                //    desc: "Chip Select"
                //},
            ]
        },

	{
            name         : "prescaler",
            address      : "x3",
            desc         : "SPI Clock Prescaler. SCLK Frequency is CLK / 2*(prescaler+1)"
            swaccess     : "rw",
            hwaccess     : "ro",
            hwtype       : "reg",
	    enable       : "USER_DEFINE_PRESCALER",

            fields: [
                {
                    name: "ratio",
                    bits: "7:0",
                    desc: "Baud Tick Counter Max"
		    expr: "PRESCALER_RATIO"
                },
            ]
        },
]
}
