#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 16 07:57:56 2021
# Process ID: 6064
# Current directory: C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent424 C:\Users\rktli\Documents\GitHub\TU-ECE-4612-Advanced-Processor-Systems\SingleCycleProcessor\SingleCycleProcessor.xpr
# Log file: C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/vivado.log
# Journal file: C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.039 ; gain = 0.000
close [ open C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v w ]
add_files C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v w ]
add_files -fileset sim_1 C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v
set_property top FloatAdder32bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/xsim.dir/FloatAdder32bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/xsim.dir/FloatAdder32bit_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 16 19:49:50 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 98.715 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 16 19:49:50 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatAdder32bit_tb_behav -key {Behavioral:sim_1:Functional:FloatAdder32bit_tb} -tclbatch {FloatAdder32bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source FloatAdder32bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 11 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatAdder32bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.039 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 11 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 25
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.039 ; gain = 0.000
add_bp {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v} 30
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 31
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 32
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 33
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 34
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 35
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 38
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 39
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 42
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 31
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 32
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 33
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 34
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 35
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 38
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 39
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 42
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 45
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 48
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 51
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 54
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 57
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 62
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 65
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 70
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 31
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 32
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 33
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 34
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 35
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 38
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 39
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 42
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 45
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 48
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 51
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 54
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 57
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 62
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 65
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.039 ; gain = 0.000
run all
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
run all
$finish called at time : 11 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 25
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 31
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 32
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 33
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 34
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 35
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 38
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 39
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 42
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 45
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 48
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 51
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 54
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 57
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 62
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 65
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 70
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 74
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 77
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 31
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 32
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 33
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 34
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 35
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 38
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 39
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 42
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 45
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 48
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 51
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 54
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 57
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 62
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 65
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 70
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 74
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 77
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 81
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 85
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 88
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 89
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 98
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 98
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
run all
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
run all
$finish called at time : 11 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 25
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 31
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 32
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 33
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 34
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 35
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 38
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 39
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 42
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 45
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 48
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 51
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 54
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 57
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 62
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 65
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 66
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 67
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 70
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 74
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 77
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 81
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 85
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 88
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 89
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 98
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 98
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 98
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 98
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 98
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 98
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 98
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 98
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 99
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 100
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 97
step
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 105
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
run all
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
run all
$finish called at time : 11 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 25
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 1 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
remove_bps -file {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v} -line 30
run all
$finish called at time : 21 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 26
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'a' [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 21 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'a' [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 21 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 21 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 21 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 51 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.039 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 70 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
add_bp {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v} 27
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 27
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 27
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 27
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 28
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 29
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 31
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 32
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 33
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 36
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 37
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 26
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
run all
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 27
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 27
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 28
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 29
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 31
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 32
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 33
step
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 36
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 27
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
run all
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 27
run all
Stopped at time : 50 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 27
run all
$finish called at time : 70 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 29
remove_bps -file {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v} -line 27
add_bp {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v} 23
add_bp {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v} 86
remove_bps -file {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v} -line 86
add_bp {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v} 86
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
run all
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
run all
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
run all
$finish called at time : 70 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 29
run all
remove_bps -file {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v} -line 23
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 70 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
add_bp {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v} 23
remove_bps -file {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v} -line 86
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/glbl.v" Line 78
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/glbl.v" Line 79
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/glbl.v" Line 59
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 28
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 29
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 31
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 32
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 33
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 36
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 39
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 42
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 45
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 48
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 51
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 56
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 59
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 60
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 60
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 60
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 61
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 61
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 61
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 62
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 62
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 62
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 64
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 71
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 72
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 75
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 79
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 82
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
run all
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
run all
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
run all
$finish called at time : 70 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 29
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/glbl.v" Line 78
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/glbl.v" Line 79
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/glbl.v" Line 59
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 28
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 29
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 30
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 31
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 32
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 33
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 36
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 39
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 42
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 45
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 48
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 51
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 56
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 59
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 60
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 60
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 60
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 61
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 61
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 61
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 62
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 62
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 62
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 64
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 68
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 71
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 72
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 75
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 79
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 82
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 86
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 87
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 92
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 92
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 92
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 92
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 92
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 92
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 92
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 92
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 92
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 92
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 91
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 92
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 93
step
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" Line 94
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.039 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Stopped at time : 10 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 23
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.039 ; gain = 0.000
remove_bps -file {C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v} -line 23
run all
$finish called at time : 70 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 29
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top FloatAdder32bit [current_fileset]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: FloatAdder32bit
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1473.289 ; gain = 250.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FloatAdder32bit' [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v:14]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v:91]
ERROR: [Synth 8-6156] failed synthesizing module 'FloatAdder32bit' [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:17 ; elapsed = 00:02:27 . Memory (MB): peak = 5695.234 ; gain = 4472.824
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FloatAdder32bit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/program.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FloatAdder32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/LeftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedMultiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Multiplier32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Divider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedDivider32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignedSubtractor32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedSubtractor32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FloatAdder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/LeftShifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedAdder32bit_tb
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedAdder32bit_tb.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier32bit_tb
WARNING: [VRFC 10-2581] 2882400000 as 32-bit signed integer overflows, using -1412567296 instead [C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Multiplier32bit_tb.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedMultiplier32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedMultiplier32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Divider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignedDivider32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedDivider32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder32bit_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5695.234 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
"xelab -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c61ec431e6874e3bba603f8e13e90667 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FloatAdder32bit_tb_behav xil_defaultlib.FloatAdder32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FloatAdder32bit
Compiling module xil_defaultlib.FloatAdder32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FloatAdder32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FloatAdder32bit_tb_behav -key {Behavioral:sim_1:Functional:FloatAdder32bit_tb} -tclbatch {FloatAdder32bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source FloatAdder32bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/rktli/Documents/GitHub/TU-ECE-4612-Advanced-Processor-Systems/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FloatAdder32bit_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FloatAdder32bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 5695.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 16 21:44:32 2021...
