<!doctype html>
<html>
 <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <link rel="stylesheet" type="text/css" href="../../../css/jquery.mobile-1.4.5.min.css" />
    <script src="../../../js/jquery-1.11.1.min.js"></script>
    <script src="../../../js/jquery.mobile-1.4.5.min.js"></script>
  </head>

<body>

    <div data-role="page" id="page" data-theme="b">
        <div data-role="header"><h1>Syllabus</h1>
        </div>
        <div data-role="content">

<p align="center"><strong>DIGITAL LOGIC</strong></p>
<p><strong>Course Objective:</strong><br>
  To introduce basic principles of  digital logic design, its implementation and applications. </p>
<ol>
  <li><strong>Introduction (3 hours)</strong></li>
  <ol>
    <li>Definitions for Digital Signals</li>
    <li>Digital Waveforms</li>
    <li>Digital Logic</li>
    <li>Moving and Storing Digital Information</li>
    <li>Digital Operations</li>
    <li>Digital Computer</li>
    <li>Digital Integrated Circuits</li>
    <li>Digital IC Signal Levels</li>
    <li>Clock wave form</li>
    <li>Coding</li>
    <ol>
      <li>ASCII Code</li>
      <li>BCD</li>
      <li>The Excess – 3 Code</li>
      <li>The Gray Code</li>
    </ol>
  </ol><br>
  <li><strong>Digital Logic(1 hour)</strong></li>
  <ol>
    <li>The Basic Gates: NOT, OR, AND</li>
    <li>Universal Logic Gates: NOR, NAND</li>
    <li>AND-OR-INVERT Gates</li>
    <li>Positive and Negative Logic</li>
    <li>Introduction to HDL</li>
  </ol><br>
  <li><strong>Combinational Logic Circuits(5 hours)</strong></li>
  <ol>
    <li>Boolean Laws and Theorems</li>
    <li>Sum-of-Products Method</li>
    <li>Truth Table to Karnaugh Map</li>
    <li>Pairs, Quads, and Octets</li>
    <li>Karnaugh Simplifications</li>
    <li>Don&rsquo;t Care Conditions</li>
    <li>Product of Sums Method</li>
    <li>Product of Sums Simplification</li>
    <li>Hazards and Hazard Covers</li>
    <li>HDL Implementation Models</li>
  </ol><br>
  <li><strong>Data Processing Circuits(5 hours)</strong></li>
  <ol>
    <li>Multiplexetures</li>
    <li>Demultiplexetures</li>
    <li>Decoder</li>
    <li>BCD-to-Decimal Decoders</li>
    <li>Seven-Segment Decoders</li>
    <li>Encoder</li>
    <li>Exclusive-OR Gates</li>
    <li>Parity Generators and Checkers</li>
    <li>Magnitude Comparator</li>
    <li>Read-Only Memory</li>
    <li>Programmable Array Logic</li>
    <li>Programmable Logic Arrays</li>
    <li>Troubleshooting with a Logic Problems</li>
    <li>HDL Implementation of Data Processing Circuits</li>
  </ol><br>
  <li><strong>Arithmetic Circuits(5 hours)</strong></li>
  <ol>
    <li>Binary Addition</li>
    <li>Binary Subtraction</li>
    <li>Unsigned Binary Numbers</li>
    <li>Sign-Magnitude Numbers</li>
    <li>2&rsquo;s Complement Representation</li>
    <li>2&rsquo;s Complement Arithmetic</li>
    <li>Arithmetic Building Blocks</li>
    <li>The Adder-Subtracter</li>
    <li>Fast Adder</li>
    <li>Arithmetic Logic Unit</li>
    <li>Binary Multiplication and Division</li>
    <li>Arithmetic Circuits Using HDL</li>
  </ol><br>
  <li><strong>Flip Flops(5 hours)</strong></li>
  <ol>
    <li>RS Flip-Flops</li>
    <li>Gated Flip-Flops</li>
    <li>Edge-Triggered RS Flip-Flops</li>
    <li>Egde Triggered D Flip-Flops</li>
    <li>Egde Triggered JK Flip-Flops</li>
    <li>Flip-Flop Timing</li>
    <li>JK Mater- Slave Flip-Flops</li>
    <li>Switch Contacts Bounds Circuits</li>
    <li>Various Representation of Flip-Flops</li>
    <li>Analysis of Sequencial Circuits</li>
  </ol><br>
  <li><strong>Registers(2 hours)</strong></li>
  <ol>
    <li>Types of Registers</li>
    <li>Serial In–Serial Out</li>
    <li>Serial In–Parallel Out</li>
    <li>Parallel In–Serial Out</li>
    <li>Parallel In–Parallel Out</li>
    <li>Applications of Shift Registers</li>
  </ol><br>
  <li><strong>Counters(5 hours)</strong></li>
  <ol>
    <li>Asynchronous Counters</li>
    <li>Decoding Gates</li>
    <li>Synchronous Counters</li>
    <li>Changing the Counter Modulus</li>
    <li>Decade Counters</li>
    <li>Presettable Counters</li>
    <li>Counter Design as a Synthesis Problem</li>
    <li>A Digital Clock</li>
  </ol><br>
  <li><strong>Sequential Machines(8 hours)</strong></li>
  <ol>
    <li>Synchronous Machines</li>
    <ol>
      <li>Clock Driven Models and State Diagrams</li>
      <li>Transition tables, Redundant States</li>
      <li>Binary Assignment</li>
      <li>Use of Flip-Flops in realizing the models</li>
    </ol>
    <li>Asynchronous Machines</li>
    <ol>
      <li>Hazards in Asynchronous System and Use of Redundant Branch</li>
      <li>Allowable Transitions</li>
      <li>Flow tables and Merger Diagrams</li>
      <li>Excitation Maps and Realization of the models</li>
    </ol>
  </ol><br>
  <li><strong>Digital Integrate Circuits(4 hours)</strong></li>
  <ol>
    <li>Switching Circuits</li>
    <li>7400 TTL</li>
    <li>TTL parameters</li>
    <li>TTL Overvew</li>
    <li>Open Collecter Gates</li>
    <li>Three-state TTL Devices</li>
    <li>External Drive for TTL Lods</li>
    <li>TTL Driving External Loads</li>
    <li>74C00  CMOS</li>
    <li>CMOS Characteristics</li>
    <li>TTL-to–CMOS Interface</li>
    <li>CMOS-to-TTL Interface</li>
  </ol><br>
  <li><strong>Applications(2 hours)</strong></li>
  <ol>
    <li>Multiplexing Displays</li>
    <li>Frequency Counters</li>
    <li>Time Measurement</li>
  </ol>
</ol>
<p><strong>Practical:</strong>
<ol>
  <li>DeMorgan&rsquo;s  law and it&rsquo;s familiarization with NAND and NOR gates</li>
  <li>Encoder,  Decoder, and Multiplexer</li>
  <li>Familiarization  with Binary Addition and Subtraction</li>
  <li>Construction  of True Complement Generator</li>
  <li>Latches,  RS, Master-Slave and T type flip flops</li>
  <li>D  and JK type flip flops</li>
  <li>Ripple  Counter, Synchronous counter</li>
  <li>Familiarization  with computer package for logic circuit design</li>
  <li>Design  digital circuits using hardware and software tools</li>
  <li>Use  of PLAs and PLDs</li>
</ol></p>
<strong>References:</strong>
<ol>
  <li>Donald P. Leach, Albert Paul Malvino and  Goutam Saha, &ldquo; Digital Principles and  Applications&rdquo;, 6th edition , Tata McGraw-Hill, 2006</li>
  <li>David   J Comer &ldquo;Digital Logic And State Machine Design&rdquo; 3rd edition,  Oxfored University Press, 2002</li>
  <li>William I. Fletcher &ldquo;An Engineering  Approach  to Digital Design&rdquo; Printice  Hall of India, New Delhi 1990  </li>
  <li>William H. Gothmann, &ldquo;Digital Electronics, An  Introduction to Theory and Practice&rdquo;, 2nd edition, PHI, 2009</li>
</ol>
<strong>Evaluation  Scheme:</strong><br>
  The questions will cover all the chapters of the  syllabus. The evaluation scheme will be as indicated in the table below
<table border="1" cellspacing="0" cellpadding="0">
  <tr>
    <td width="63" valign="top">
      <p align="center"><strong>Chapters</strong></p></td>
    <td width="65" valign="top"><p align="center"><strong>Hours</strong></p></td>
    <td width="151" valign="top"><p align="center"><strong>Marks distribution*</strong></p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">1</p></td>
    <td width="65"><p align="center">3</p></td>
    <td width="151"><p align="center">6</p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">2</p></td>
    <td width="65"><p align="center">1</p></td>
    <td width="151"><p align="center">4</p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">3</p></td>
    <td width="65"><p align="center">5</p></td>
    <td width="151"><p align="center">8</p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">4</p></td>
    <td width="65"><p align="center">5</p></td>
    <td width="151"><p align="center">10</p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">5</p></td>
    <td width="65"><p align="center">5</p></td>
    <td width="151"><p align="center">8</p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">6</p></td>
    <td width="65"><p align="center">5</p></td>
    <td width="151"><p align="center">8</p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">7</p></td>
    <td width="65"><p align="center">2</p></td>
    <td width="151"><p align="center">4</p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">8</p></td>
    <td width="65"><p align="center">5</p></td>
    <td width="151"><p align="center">8</p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">9</p></td>
    <td width="65"><p align="center">8</p></td>
    <td width="151"><p align="center">12</p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">10</p></td>
    <td width="65"><p align="center">4</p></td>
    <td width="151"><p align="center">8</p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">11</p></td>
    <td width="65"><p align="center">2</p></td>
    <td width="151"><p align="center">4</p></td>
  </tr>
  <tr>
    <td width="63"><p align="center">Total</p></td>
    <td width="65"><p align="center">45</p></td>
    <td width="151"><p align="center">80</p></td>
  </tr>
</table>
<strong>* There could be a minor deviation in the marks  distribution.</strong>

</div>
<div data-role="footer">
    <h4>Copyright&copy; 2021</h4>
  </div>
</div>
</body>
</html>
