/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.37
Git Hash   : 49bf7f7
Built      : Dec 24 2022
Built type : Engineering
Log Time   : Tue Dec 27 12:29:59 2022 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/gemini_vpr.xml oneff_gemini_post_synth.v --clock_modeling ideal --device castor10x8_heterogeneous --net_file oneff_gemini_post_synth.net --place_file oneff_gemini_post_synth.place --route_file oneff_gemini_post_synth.route --route_chan_width 192 --sdc_file oneff_gemini_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results on --circuit_format verilog --analysis --allow_dangling_combinational_nodes on


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/gemini_vpr.xml
Circuit name: oneff_gemini_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'mmff' input port 'SI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'mmff' output port 'SO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'z_pad_tieoff' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'logic0' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 7: Model 'logic1' output port 'logic1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 8: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 10: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'bram_phy' input port 'PL_DATA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'bram_phy' input port 'PL_ADDR_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'bram_phy' input port 'PL_WEN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'bram_phy' input port 'PL_REN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'bram_phy' input port 'PL_ENA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'bram_phy' input port 'PL_INIT_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'bram_phy' input port 'RAM_ID_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 19: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 20: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 21: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 22: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 23: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 24: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 25: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'io_corner[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'mux_wrap[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_block[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_phy[default]' is defined by user to be disabled in packing
mode 'dsp_rtl[physical]' is defined by user to be disabled in packing
mode 'bram_rtl[physical]' is defined by user to be disabled in packing
mode 'ff_group[physical]' is defined by user to be disabled in packing
mode 'flop_group[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.10 seconds (max_rss 14.3 MiB, delta_rss +4.4 MiB)

Timing analysis: ON
Circuit netlist file: oneff_gemini_post_synth.net
Circuit placement file: oneff_gemini_post_synth.place
Circuit routing file: oneff_gemini_post_synth.route
Circuit SDC file: oneff_gemini_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 192
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 192
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 26: clb[0].cascdn_i[0] unconnected pin in architecture.
Warning 27: clb[0].cascup_i[0] unconnected pin in architecture.
Warning 28: clb[0].cascdn_o[0] unconnected pin in architecture.
Warning 29: clb[0].cascup_o[0] unconnected pin in architecture.
Warning 30: lut_block[0].o5_up[0] unconnected pin in architecture.
Warning 31: lut_block[0].o5_up[1] unconnected pin in architecture.
Warning 32: lut_block[0].o5_up[2] unconnected pin in architecture.
Warning 33: lut_block[0].o5_up[3] unconnected pin in architecture.
Warning 34: lut_block[0].o5_up[4] unconnected pin in architecture.
Warning 35: lut_block[0].o5_up[5] unconnected pin in architecture.
Warning 36: lut_block[0].o5_up[6] unconnected pin in architecture.
Warning 37: lut_block[0].o5_up[7] unconnected pin in architecture.
Warning 38: lut_block[0].o5_dn[0] unconnected pin in architecture.
Warning 39: lut_block[0].o5_dn[1] unconnected pin in architecture.
Warning 40: lut_block[0].o5_dn[2] unconnected pin in architecture.
Warning 41: lut_block[0].o5_dn[3] unconnected pin in architecture.
Warning 42: lut_block[0].o5_dn[4] unconnected pin in architecture.
Warning 43: lut_block[0].o5_dn[5] unconnected pin in architecture.
Warning 44: lut_block[0].o5_dn[6] unconnected pin in architecture.
Warning 45: lut_block[0].o5_dn[7] unconnected pin in architecture.
Warning 46: frac_lut[0].o5_up[0] unconnected pin in architecture.
Warning 47: frac_lut[0].o5_dn[0] unconnected pin in architecture.
Warning 48: frac_lut[1].o5_up[0] unconnected pin in architecture.
Warning 49: frac_lut[1].o5_dn[0] unconnected pin in architecture.
Warning 50: frac_lut[2].o5_up[0] unconnected pin in architecture.
Warning 51: frac_lut[2].o5_dn[0] unconnected pin in architecture.
Warning 52: frac_lut[3].o5_up[0] unconnected pin in architecture.
Warning 53: frac_lut[3].o5_dn[0] unconnected pin in architecture.
Warning 54: frac_lut[4].o5_up[0] unconnected pin in architecture.
Warning 55: frac_lut[4].o5_dn[0] unconnected pin in architecture.
Warning 56: frac_lut[5].o5_up[0] unconnected pin in architecture.
Warning 57: frac_lut[5].o5_dn[0] unconnected pin in architecture.
Warning 58: frac_lut[6].o5_up[0] unconnected pin in architecture.
Warning 59: frac_lut[6].o5_dn[0] unconnected pin in architecture.
Warning 60: frac_lut[7].o5_up[0] unconnected pin in architecture.
Warning 61: frac_lut[7].o5_dn[0] unconnected pin in architecture.
Warning 62: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 63: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 64: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 65: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 66: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 67: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 68: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 69: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 70: dsp[0].I10[0] unconnected pin in architecture.
Warning 71: dsp[0].I10[1] unconnected pin in architecture.
Warning 72: dsp[0].I10[2] unconnected pin in architecture.
Warning 73: dsp[0].I10[3] unconnected pin in architecture.
Warning 74: dsp[0].I10[4] unconnected pin in architecture.
Warning 75: dsp[0].I10[5] unconnected pin in architecture.
Warning 76: dsp[0].I10[6] unconnected pin in architecture.
Warning 77: dsp[0].I10[7] unconnected pin in architecture.
Warning 78: dsp[0].I10[8] unconnected pin in architecture.
Warning 79: dsp[0].I10[9] unconnected pin in architecture.
Warning 80: dsp[0].I10[10] unconnected pin in architecture.
Warning 81: dsp[0].I10[11] unconnected pin in architecture.
Warning 82: dsp[0].I11[0] unconnected pin in architecture.
Warning 83: dsp[0].I11[1] unconnected pin in architecture.
Warning 84: dsp[0].I11[2] unconnected pin in architecture.
Warning 85: dsp[0].I11[3] unconnected pin in architecture.
Warning 86: dsp[0].I11[4] unconnected pin in architecture.
Warning 87: dsp[0].I11[5] unconnected pin in architecture.
Warning 88: dsp[0].I11[6] unconnected pin in architecture.
Warning 89: dsp[0].I11[7] unconnected pin in architecture.
Warning 90: dsp[0].I11[8] unconnected pin in architecture.
Warning 91: dsp[0].I11[9] unconnected pin in architecture.
Warning 92: dsp[0].I11[10] unconnected pin in architecture.
Warning 93: dsp[0].I11[11] unconnected pin in architecture.
Warning 94: dsp[0].IS1[0] unconnected pin in architecture.
Warning 95: dsp[0].IS1[1] unconnected pin in architecture.
Warning 96: dsp[0].IS1[2] unconnected pin in architecture.
Warning 97: dsp[0].IS1[3] unconnected pin in architecture.
Warning 98: dsp[0].IS1[4] unconnected pin in architecture.
Warning 99: dsp[0].IS1[5] unconnected pin in architecture.
Warning 100: dsp[0].I12[0] unconnected pin in architecture.
Warning 101: dsp[0].I12[1] unconnected pin in architecture.
Warning 102: dsp[0].I12[2] unconnected pin in architecture.
Warning 103: dsp[0].I12[3] unconnected pin in architecture.
Warning 104: dsp[0].I12[4] unconnected pin in architecture.
Warning 105: dsp[0].I12[5] unconnected pin in architecture.
Warning 106: dsp[0].I12[6] unconnected pin in architecture.
Warning 107: dsp[0].I12[7] unconnected pin in architecture.
Warning 108: dsp[0].I12[8] unconnected pin in architecture.
Warning 109: dsp[0].I12[9] unconnected pin in architecture.
Warning 110: dsp[0].I12[10] unconnected pin in architecture.
Warning 111: dsp[0].I12[11] unconnected pin in architecture.
Warning 112: dsp[0].IS2[0] unconnected pin in architecture.
Warning 113: dsp[0].IS2[1] unconnected pin in architecture.
Warning 114: dsp[0].IS2[2] unconnected pin in architecture.
Warning 115: dsp[0].IS2[3] unconnected pin in architecture.
Warning 116: dsp[0].IS2[4] unconnected pin in architecture.
Warning 117: dsp[0].IS2[5] unconnected pin in architecture.
Warning 118: opt[0].I[0] unconnected pin in architecture.
Warning 119: opt[0].I[1] unconnected pin in architecture.
Warning 120: opt[0].I[2] unconnected pin in architecture.
Warning 121: opt[0].I[3] unconnected pin in architecture.
Warning 122: opt[0].I[4] unconnected pin in architecture.
Warning 123: opt[0].I[5] unconnected pin in architecture.
Warning 124: opt[0].I[6] unconnected pin in architecture.
Warning 125: opt[0].I[7] unconnected pin in architecture.
Warning 126: opt[0].I[8] unconnected pin in architecture.
Warning 127: opt[0].I[9] unconnected pin in architecture.
Warning 128: opt[0].I[10] unconnected pin in architecture.
Warning 129: opt[0].I[11] unconnected pin in architecture.
Warning 130: opt[0].I[12] unconnected pin in architecture.
Warning 131: opt[0].I[13] unconnected pin in architecture.
Warning 132: opt[0].I[14] unconnected pin in architecture.
Warning 133: opt[0].I[15] unconnected pin in architecture.
Warning 134: opt[0].I[16] unconnected pin in architecture.
Warning 135: opt[0].I[17] unconnected pin in architecture.
Warning 136: opt[0].I[18] unconnected pin in architecture.
Warning 137: opt[0].I[19] unconnected pin in architecture.
Warning 138: opt[0].I[20] unconnected pin in architecture.
Warning 139: bram[0].PL_DATA_IN[0] unconnected pin in architecture.
Warning 140: bram[0].PL_DATA_IN[1] unconnected pin in architecture.
Warning 141: bram[0].PL_DATA_IN[2] unconnected pin in architecture.
Warning 142: bram[0].PL_DATA_IN[3] unconnected pin in architecture.
Warning 143: bram[0].PL_DATA_IN[4] unconnected pin in architecture.
Warning 144: bram[0].PL_DATA_IN[5] unconnected pin in architecture.
Warning 145: bram[0].PL_DATA_IN[6] unconnected pin in architecture.
Warning 146: bram[0].PL_DATA_IN[7] unconnected pin in architecture.
Warning 147: bram[0].PL_DATA_IN[8] unconnected pin in architecture.
Warning 148: bram[0].PL_DATA_IN[9] unconnected pin in architecture.
Warning 149: bram[0].PL_DATA_IN[10] unconnected pin in architecture.
Warning 150: bram[0].PL_DATA_IN[11] unconnected pin in architecture.
Warning 151: bram[0].PL_DATA_IN[12] unconnected pin in architecture.
Warning 152: bram[0].PL_DATA_IN[13] unconnected pin in architecture.
Warning 153: bram[0].PL_DATA_IN[14] unconnected pin in architecture.
Warning 154: bram[0].PL_DATA_IN[15] unconnected pin in architecture.
Warning 155: bram[0].PL_DATA_IN[16] unconnected pin in architecture.
Warning 156: bram[0].PL_DATA_IN[17] unconnected pin in architecture.
Warning 157: bram[0].PL_DATA_IN[18] unconnected pin in architecture.
Warning 158: bram[0].PL_DATA_IN[19] unconnected pin in architecture.
Warning 159: bram[0].PL_DATA_IN[20] unconnected pin in architecture.
Warning 160: bram[0].PL_DATA_IN[21] unconnected pin in architecture.
Warning 161: bram[0].PL_DATA_IN[22] unconnected pin in architecture.
Warning 162: bram[0].PL_DATA_IN[23] unconnected pin in architecture.
Warning 163: bram[0].PL_DATA_IN[24] unconnected pin in architecture.
Warning 164: bram[0].PL_DATA_IN[25] unconnected pin in architecture.
Warning 165: bram[0].PL_DATA_IN[26] unconnected pin in architecture.
Warning 166: bram[0].PL_DATA_IN[27] unconnected pin in architecture.
Warning 167: bram[0].PL_DATA_IN[28] unconnected pin in architecture.
Warning 168: bram[0].PL_DATA_IN[29] unconnected pin in architecture.
Warning 169: bram[0].PL_DATA_IN[30] unconnected pin in architecture.
Warning 170: bram[0].PL_DATA_IN[31] unconnected pin in architecture.
Warning 171: bram[0].PL_DATA_IN[32] unconnected pin in architecture.
Warning 172: bram[0].PL_DATA_IN[33] unconnected pin in architecture.
Warning 173: bram[0].PL_DATA_IN[34] unconnected pin in architecture.
Warning 174: bram[0].PL_DATA_IN[35] unconnected pin in architecture.
Warning 175: bram[0].PL_DATA_OUT[0] unconnected pin in architecture.
Warning 176: bram[0].PL_DATA_OUT[1] unconnected pin in architecture.
Warning 177: bram[0].PL_DATA_OUT[2] unconnected pin in architecture.
Warning 178: bram[0].PL_DATA_OUT[3] unconnected pin in architecture.
Warning 179: bram[0].PL_DATA_OUT[4] unconnected pin in architecture.
Warning 180: bram[0].PL_DATA_OUT[5] unconnected pin in architecture.
Warning 181: bram[0].PL_DATA_OUT[6] unconnected pin in architecture.
Warning 182: bram[0].PL_DATA_OUT[7] unconnected pin in architecture.
Warning 183: bram[0].PL_DATA_OUT[8] unconnected pin in architecture.
Warning 184: bram[0].PL_DATA_OUT[9] unconnected pin in architecture.
Warning 185: bram[0].PL_DATA_OUT[10] unconnected pin in architecture.
Warning 186: bram[0].PL_DATA_OUT[11] unconnected pin in architecture.
Warning 187: bram[0].PL_DATA_OUT[12] unconnected pin in architecture.
Warning 188: bram[0].PL_DATA_OUT[13] unconnected pin in architecture.
Warning 189: bram[0].PL_DATA_OUT[14] unconnected pin in architecture.
Warning 190: bram[0].PL_DATA_OUT[15] unconnected pin in architecture.
Warning 191: bram[0].PL_DATA_OUT[16] unconnected pin in architecture.
Warning 192: bram[0].PL_DATA_OUT[17] unconnected pin in architecture.
Warning 193: bram[0].PL_DATA_OUT[18] unconnected pin in architecture.
Warning 194: bram[0].PL_DATA_OUT[19] unconnected pin in architecture.
Warning 195: bram[0].PL_DATA_OUT[20] unconnected pin in architecture.
Warning 196: bram[0].PL_DATA_OUT[21] unconnected pin in architecture.
Warning 197: bram[0].PL_DATA_OUT[22] unconnected pin in architecture.
Warning 198: bram[0].PL_DATA_OUT[23] unconnected pin in architecture.
Warning 199: bram[0].PL_DATA_OUT[24] unconnected pin in architecture.
Warning 200: bram[0].PL_DATA_OUT[25] unconnected pin in architecture.
Warning 201: bram[0].PL_DATA_OUT[26] unconnected pin in architecture.
Warning 202: bram[0].PL_DATA_OUT[27] unconnected pin in architecture.
Warning 203: bram[0].PL_DATA_OUT[28] unconnected pin in architecture.
Warning 204: bram[0].PL_DATA_OUT[29] unconnected pin in architecture.
Warning 205: bram[0].PL_DATA_OUT[30] unconnected pin in architecture.
Warning 206: bram[0].PL_DATA_OUT[31] unconnected pin in architecture.
Warning 207: bram[0].PL_DATA_OUT[32] unconnected pin in architecture.
Warning 208: bram[0].PL_DATA_OUT[33] unconnected pin in architecture.
Warning 209: bram[0].PL_DATA_OUT[34] unconnected pin in architecture.
Warning 210: bram[0].PL_DATA_OUT[35] unconnected pin in architecture.
Warning 211: flush_opt[0].I[0] unconnected pin in architecture.
Warning 212: flush_opt[0].I[1] unconnected pin in architecture.
Warning 213: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 214: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 215: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 216: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 217: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 218: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 219: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 220: flop_group[0].ENABLE[0] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 25.5 MiB, delta_rss +11.2 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 27.3 MiB, delta_rss +1.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 27.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 27.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 27.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 6
    .input :       3
    .output:       1
    6-LUT  :       1
    dffr   :       1
  Nets  : 5
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 10
  Timing Graph Edges: 9
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 27.3 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 1 pins (10.0%), 1 blocks (16.7%)
# Load Timing Constraints

Applied 4 SDC commands from 'oneff_gemini_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 27.6 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'oneff_gemini_post_synth.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.04 seconds (max_rss 65.8 MiB, delta_rss +38.2 MiB)
Warning 221: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io                 : 4
   io_output         : 1
    outpad           : 1
   io_input          : 3
    inpad            : 3
  clb                : 1
   fle_wrapper       : 1
    comb_block       : 1
     lut_block       : 1
      frac_lut       : 1
       mux_wrap      : 1
        lut6         : 1
         lut         : 1
    ff_wrap          : 1
     ff_half         : 1
      flop_quad      : 1
       DFFR          : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		4	blocks of type: io
	Architecture
		576	blocks of type: io_top
		432	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		0	blocks of type: io_corner
	Architecture
		60	blocks of type: io_right_top
		60	blocks of type: io_right_bottom
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right_top:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile io_right_bottom:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)
Warning 222: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 192
Y-direction routing channel width is 192
Warning 223: Sized nonsensical R=0 transistor to minimum width
Warning 224: Sized nonsensical R=0 transistor to minimum width
Warning 225: Sized nonsensical R=0 transistor to minimum width
Warning 226: Sized nonsensical R=0 transistor to minimum width
Warning 227: Node: 101527 with RR_type: CHANX  at Location:CHANX:101527 L4 length:1 (10,1)->(10,1), had no out-going switches
Warning 228: in check_rr_graph: fringe node 101527 CHANX at (10,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.31 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113400
  RR Graph Edges: 288858
# Create Device took 0.33 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading oneff_gemini_post_synth.place.

Successfully read oneff_gemini_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
Warning 229: 1 timing startpoints were not constrained during timing analysis
Warning 230: 3 timing endpoints were not constrained during timing analysis
# Load Routing took 0.00 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -110881
Circuit successfully routed with a channel width factor of 192.
Warning 231: Sychronization between packing and routing results is not applied due to users select to skip it


Average number of bends per net: 1.50000  Maximum # of bends: 3

Number of global nets: 1
Number of routed nets (nonglobal): 4
Wire length results (in units of 1 clb segments)...
	Total wirelength: 28, average net length: 7.00000
	Maximum net length: 10

Wire length results in terms of physical segments...
	Total wiring segments used: 12, average wire segments per net: 3.00000
	Maximum segments used by a net: 5
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 198 (100.0%) |***********************************************
Maximum routing channel utilization:      0.01 at (6,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.167      192
                         1       1   0.167      192
                         2       1   0.167      192
                         3       2   0.500      192
                         4       0   0.000      192
                         5       0   0.000      192
                         6       0   0.000      192
                         7       0   0.000      192
                         8       0   0.000      192
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      192
                         1       0   0.000      192
                         2       0   0.000      192
                         3       0   0.000      192
                         4       0   0.000      192
                         5       2   0.600      192
                         6       3   0.800      192
                         7       1   0.200      192
                         8       0   0.000      192
                         9       0   0.000      192
                        10       0   0.000      192

Total tracks in x-direction: 1728, in y-direction: 2112

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 1.46121e+06, per logic tile: 12176.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2   1962
                                                      Y      2   1958
                                                      X      4   4626
                                                      Y      4   4774

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            2     0.00204
                                            4    0.000216

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            2     0.00255
                                            4    0.000419

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L2    0      0.0046
                                 L4    1    0.000628
Warning 232: 1 timing startpoints were not constrained during timing analysis
Warning 233: 3 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:

Final critical path delay (least slack): nan ns
Final setup Worst Negative Slack (sWNS): 0 ns
Final setup Total Negative Slack (sTNS): 0 ns

Final setup slack histogram:

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 7.41e-06 sec
Full Max Req/Worst Slack updates 1 in 1.375e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.894e-06 sec
Flow timing analysis took 0.000225552 seconds (0.00019415 STA, 3.1402e-05 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 0.67 seconds (max_rss 66.0 MiB)

Command line to execute: read_openfpga_arch -f /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/gemini_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/gemini_openfpga.xml
Reading XML architecture '/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/gemini_openfpga.xml'...
Read OpenFPGA architecture
Warning 234: Automatically set circuit model 'RS_CCFF' to be default in its type.
Use the default configurable memory model 'RS_CCFF' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.02 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/fixed_sim_openfpga.xml
Reading XML simulation setting '/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)

Command line to execute: read_openfpga_bitstream_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/bitstream_setting.xml

Confirm selected options when call command 'read_openfpga_bitstream_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/bitstream_setting.xml
Reading XML bitstream setting '/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/bitstream_setting.xml'...
Read OpenFPGA bitstream settings
Read OpenFPGA bitstream settings took 0.00 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 3 routing resource graph switches to circuit models
Binded 2 routing segments to circuit models
Binded 3 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Done with 24 nodes mapping
Built 288858 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[1%] Backannotated GSB[0][0][2%] Backannotated GSB[0][1][3%] Backannotated GSB[0][2][4%] Backannotated GSB[0][3][5%] Backannotated GSB[0][4][6%] Backannotated GSB[0][5][7%] Backannotated GSB[0][6][8%] Backannotated GSB[0][7][9%] Backannotated GSB[0][8][10%] Backannotated GSB[1][0][11%] Backannotated GSB[1][1][12%] Backannotated GSB[1][2][13%] Backannotated GSB[1][3][14%] Backannotated GSB[1][4][15%] Backannotated GSB[1][5][16%] Backannotated GSB[1][6][17%] Backannotated GSB[1][7][18%] Backannotated GSB[1][8][19%] Backannotated GSB[2][0][20%] Backannotated GSB[2][1][21%] Backannotated GSB[2][2][22%] Backannotated GSB[2][3][23%] Backannotated GSB[2][4][24%] Backannotated GSB[2][5][25%] Backannotated GSB[2][6][26%] Backannotated GSB[2][7][27%] Backannotated GSB[2][8][28%] Backannotated GSB[3][0][29%] Backannotated GSB[3][1][30%] Backannotated GSB[3][2][31%] Backannotated GSB[3][3][32%] Backannotated GSB[3][4][33%] Backannotated GSB[3][5][34%] Backannotated GSB[3][6][35%] Backannotated GSB[3][7][36%] Backannotated GSB[3][8][37%] Backannotated GSB[4][0][38%] Backannotated GSB[4][1][39%] Backannotated GSB[4][2][40%] Backannotated GSB[4][3][41%] Backannotated GSB[4][4][42%] Backannotated GSB[4][5][43%] Backannotated GSB[4][6][44%] Backannotated GSB[4][7][45%] Backannotated GSB[4][8][46%] Backannotated GSB[5][0][47%] Backannotated GSB[5][1][48%] Backannotated GSB[5][2][49%] Backannotated GSB[5][3][50%] Backannotated GSB[5][4][51%] Backannotated GSB[5][5][52%] Backannotated GSB[5][6][53%] Backannotated GSB[5][7][54%] Backannotated GSB[5][8][55%] Backannotated GSB[6][0][56%] Backannotated GSB[6][1][57%] Backannotated GSB[6][2][58%] Backannotated GSB[6][3][59%] Backannotated GSB[6][4][60%] Backannotated GSB[6][5][61%] Backannotated GSB[6][6][62%] Backannotated GSB[6][7][63%] Backannotated GSB[6][8][64%] Backannotated GSB[7][0][65%] Backannotated GSB[7][1][66%] Backannotated GSB[7][2][67%] Backannotated GSB[7][3][68%] Backannotated GSB[7][4][69%] Backannotated GSB[7][5][70%] Backannotated GSB[7][6][71%] Backannotated GSB[7][7][72%] Backannotated GSB[7][8][73%] Backannotated GSB[8][0][74%] Backannotated GSB[8][1][75%] Backannotated GSB[8][2][76%] Backannotated GSB[8][3][77%] Backannotated GSB[8][4][78%] Backannotated GSB[8][5][79%] Backannotated GSB[8][6][80%] Backannotated GSB[8][7][81%] Backannotated GSB[8][8][82%] Backannotated GSB[9][0][83%] Backannotated GSB[9][1][84%] Backannotated GSB[9][2][85%] Backannotated GSB[9][3][86%] Backannotated GSB[9][4][87%] Backannotated GSB[9][5][88%] Backannotated GSB[9][6][89%] Backannotated GSB[9][7][90%] Backannotated GSB[9][8][91%] Backannotated GSB[10][0][92%] Backannotated GSB[10][1][93%] Backannotated GSB[10][2][94%] Backannotated GSB[10][3][95%] Backannotated GSB[10][4][96%] Backannotated GSB[10][5][97%] Backannotated GSB[10][6][98%] Backannotated GSB[10][7][100%] Backannotated GSB[10][8]Backannotated 99 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.01 seconds (max_rss 66.0 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[1%] Sorted incoming edges for each routing track output node of GSB[0][0][2%] Sorted incoming edges for each routing track output node of GSB[0][1][3%] Sorted incoming edges for each routing track output node of GSB[0][2][4%] Sorted incoming edges for each routing track output node of GSB[0][3][5%] Sorted incoming edges for each routing track output node of GSB[0][4][6%] Sorted incoming edges for each routing track output node of GSB[0][5][7%] Sorted incoming edges for each routing track output node of GSB[0][6][8%] Sorted incoming edges for each routing track output node of GSB[0][7][9%] Sorted incoming edges for each routing track output node of GSB[0][8][10%] Sorted incoming edges for each routing track output node of GSB[1][0][11%] Sorted incoming edges for each routing track output node of GSB[1][1][12%] Sorted incoming edges for each routing track output node of GSB[1][2][13%] Sorted incoming edges for each routing track output node of GSB[1][3][14%] Sorted incoming edges for each routing track output node of GSB[1][4][15%] Sorted incoming edges for each routing track output node of GSB[1][5][16%] Sorted incoming edges for each routing track output node of GSB[1][6][17%] Sorted incoming edges for each routing track output node of GSB[1][7][18%] Sorted incoming edges for each routing track output node of GSB[1][8][19%] Sorted incoming edges for each routing track output node of GSB[2][0][20%] Sorted incoming edges for each routing track output node of GSB[2][1][21%] Sorted incoming edges for each routing track output node of GSB[2][2][22%] Sorted incoming edges for each routing track output node of GSB[2][3][23%] Sorted incoming edges for each routing track output node of GSB[2][4][24%] Sorted incoming edges for each routing track output node of GSB[2][5][25%] Sorted incoming edges for each routing track output node of GSB[2][6][26%] Sorted incoming edges for each routing track output node of GSB[2][7][27%] Sorted incoming edges for each routing track output node of GSB[2][8][28%] Sorted incoming edges for each routing track output node of GSB[3][0][29%] Sorted incoming edges for each routing track output node of GSB[3][1][30%] Sorted incoming edges for each routing track output node of GSB[3][2][31%] Sorted incoming edges for each routing track output node of GSB[3][3][32%] Sorted incoming edges for each routing track output node of GSB[3][4][33%] Sorted incoming edges for each routing track output node of GSB[3][5][34%] Sorted incoming edges for each routing track output node of GSB[3][6][35%] Sorted incoming edges for each routing track output node of GSB[3][7][36%] Sorted incoming edges for each routing track output node of GSB[3][8][37%] Sorted incoming edges for each routing track output node of GSB[4][0][38%] Sorted incoming edges for each routing track output node of GSB[4][1][39%] Sorted incoming edges for each routing track output node of GSB[4][2][40%] Sorted incoming edges for each routing track output node of GSB[4][3][41%] Sorted incoming edges for each routing track output node of GSB[4][4][42%] Sorted incoming edges for each routing track output node of GSB[4][5][43%] Sorted incoming edges for each routing track output node of GSB[4][6][44%] Sorted incoming edges for each routing track output node of GSB[4][7][45%] Sorted incoming edges for each routing track output node of GSB[4][8][46%] Sorted incoming edges for each routing track output node of GSB[5][0][47%] Sorted incoming edges for each routing track output node of GSB[5][1][48%] Sorted incoming edges for each routing track output node of GSB[5][2][49%] Sorted incoming edges for each routing track output node of GSB[5][3][50%] Sorted incoming edges for each routing track output node of GSB[5][4][51%] Sorted incoming edges for each routing track output node of GSB[5][5][52%] Sorted incoming edges for each routing track output node of GSB[5][6][53%] Sorted incoming edges for each routing track output node of GSB[5][7][54%] Sorted incoming edges for each routing track output node of GSB[5][8][55%] Sorted incoming edges for each routing track output node of GSB[6][0][56%] Sorted incoming edges for each routing track output node of GSB[6][1][57%] Sorted incoming edges for each routing track output node of GSB[6][2][58%] Sorted incoming edges for each routing track output node of GSB[6][3][59%] Sorted incoming edges for each routing track output node of GSB[6][4][60%] Sorted incoming edges for each routing track output node of GSB[6][5][61%] Sorted incoming edges for each routing track output node of GSB[6][6][62%] Sorted incoming edges for each routing track output node of GSB[6][7][63%] Sorted incoming edges for each routing track output node of GSB[6][8][64%] Sorted incoming edges for each routing track output node of GSB[7][0][65%] Sorted incoming edges for each routing track output node of GSB[7][1][66%] Sorted incoming edges for each routing track output node of GSB[7][2][67%] Sorted incoming edges for each routing track output node of GSB[7][3][68%] Sorted incoming edges for each routing track output node of GSB[7][4][69%] Sorted incoming edges for each routing track output node of GSB[7][5][70%] Sorted incoming edges for each routing track output node of GSB[7][6][71%] Sorted incoming edges for each routing track output node of GSB[7][7][72%] Sorted incoming edges for each routing track output node of GSB[7][8][73%] Sorted incoming edges for each routing track output node of GSB[8][0][74%] Sorted incoming edges for each routing track output node of GSB[8][1][75%] Sorted incoming edges for each routing track output node of GSB[8][2][76%] Sorted incoming edges for each routing track output node of GSB[8][3][77%] Sorted incoming edges for each routing track output node of GSB[8][4][78%] Sorted incoming edges for each routing track output node of GSB[8][5][79%] Sorted incoming edges for each routing track output node of GSB[8][6][80%] Sorted incoming edges for each routing track output node of GSB[8][7][81%] Sorted incoming edges for each routing track output node of GSB[8][8][82%] Sorted incoming edges for each routing track output node of GSB[9][0][83%] Sorted incoming edges for each routing track output node of GSB[9][1][84%] Sorted incoming edges for each routing track output node of GSB[9][2][85%] Sorted incoming edges for each routing track output node of GSB[9][3][86%] Sorted incoming edges for each routing track output node of GSB[9][4][87%] Sorted incoming edges for each routing track output node of GSB[9][5][88%] Sorted incoming edges for each routing track output node of GSB[9][6][89%] Sorted incoming edges for each routing track output node of GSB[9][7][90%] Sorted incoming edges for each routing track output node of GSB[9][8][91%] Sorted incoming edges for each routing track output node of GSB[10][0][92%] Sorted incoming edges for each routing track output node of GSB[10][1][93%] Sorted incoming edges for each routing track output node of GSB[10][2][94%] Sorted incoming edges for each routing track output node of GSB[10][3][95%] Sorted incoming edges for each routing track output node of GSB[10][4][96%] Sorted incoming edges for each routing track output node of GSB[10][5][97%] Sorted incoming edges for each routing track output node of GSB[10][6][98%] Sorted incoming edges for each routing track output node of GSB[10][7][100%] Sorted incoming edges for each routing track output node of GSB[10][8]Sorted incoming edges for each routing track output node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.15 seconds (max_rss 66.5 MiB, delta_rss +0.5 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[1%] Sorted incoming edges for each input pin node of GSB[0][0][2%] Sorted incoming edges for each input pin node of GSB[0][1][3%] Sorted incoming edges for each input pin node of GSB[0][2][4%] Sorted incoming edges for each input pin node of GSB[0][3][5%] Sorted incoming edges for each input pin node of GSB[0][4][6%] Sorted incoming edges for each input pin node of GSB[0][5][7%] Sorted incoming edges for each input pin node of GSB[0][6][8%] Sorted incoming edges for each input pin node of GSB[0][7][9%] Sorted incoming edges for each input pin node of GSB[0][8][10%] Sorted incoming edges for each input pin node of GSB[1][0][11%] Sorted incoming edges for each input pin node of GSB[1][1][12%] Sorted incoming edges for each input pin node of GSB[1][2][13%] Sorted incoming edges for each input pin node of GSB[1][3][14%] Sorted incoming edges for each input pin node of GSB[1][4][15%] Sorted incoming edges for each input pin node of GSB[1][5][16%] Sorted incoming edges for each input pin node of GSB[1][6][17%] Sorted incoming edges for each input pin node of GSB[1][7][18%] Sorted incoming edges for each input pin node of GSB[1][8][19%] Sorted incoming edges for each input pin node of GSB[2][0][20%] Sorted incoming edges for each input pin node of GSB[2][1][21%] Sorted incoming edges for each input pin node of GSB[2][2][22%] Sorted incoming edges for each input pin node of GSB[2][3][23%] Sorted incoming edges for each input pin node of GSB[2][4][24%] Sorted incoming edges for each input pin node of GSB[2][5][25%] Sorted incoming edges for each input pin node of GSB[2][6][26%] Sorted incoming edges for each input pin node of GSB[2][7][27%] Sorted incoming edges for each input pin node of GSB[2][8][28%] Sorted incoming edges for each input pin node of GSB[3][0][29%] Sorted incoming edges for each input pin node of GSB[3][1][30%] Sorted incoming edges for each input pin node of GSB[3][2][31%] Sorted incoming edges for each input pin node of GSB[3][3][32%] Sorted incoming edges for each input pin node of GSB[3][4][33%] Sorted incoming edges for each input pin node of GSB[3][5][34%] Sorted incoming edges for each input pin node of GSB[3][6][35%] Sorted incoming edges for each input pin node of GSB[3][7][36%] Sorted incoming edges for each input pin node of GSB[3][8][37%] Sorted incoming edges for each input pin node of GSB[4][0][38%] Sorted incoming edges for each input pin node of GSB[4][1][39%] Sorted incoming edges for each input pin node of GSB[4][2][40%] Sorted incoming edges for each input pin node of GSB[4][3][41%] Sorted incoming edges for each input pin node of GSB[4][4][42%] Sorted incoming edges for each input pin node of GSB[4][5][43%] Sorted incoming edges for each input pin node of GSB[4][6][44%] Sorted incoming edges for each input pin node of GSB[4][7][45%] Sorted incoming edges for each input pin node of GSB[4][8][46%] Sorted incoming edges for each input pin node of GSB[5][0][47%] Sorted incoming edges for each input pin node of GSB[5][1][48%] Sorted incoming edges for each input pin node of GSB[5][2][49%] Sorted incoming edges for each input pin node of GSB[5][3][50%] Sorted incoming edges for each input pin node of GSB[5][4][51%] Sorted incoming edges for each input pin node of GSB[5][5][52%] Sorted incoming edges for each input pin node of GSB[5][6][53%] Sorted incoming edges for each input pin node of GSB[5][7][54%] Sorted incoming edges for each input pin node of GSB[5][8][55%] Sorted incoming edges for each input pin node of GSB[6][0][56%] Sorted incoming edges for each input pin node of GSB[6][1][57%] Sorted incoming edges for each input pin node of GSB[6][2][58%] Sorted incoming edges for each input pin node of GSB[6][3][59%] Sorted incoming edges for each input pin node of GSB[6][4][60%] Sorted incoming edges for each input pin node of GSB[6][5][61%] Sorted incoming edges for each input pin node of GSB[6][6][62%] Sorted incoming edges for each input pin node of GSB[6][7][63%] Sorted incoming edges for each input pin node of GSB[6][8][64%] Sorted incoming edges for each input pin node of GSB[7][0][65%] Sorted incoming edges for each input pin node of GSB[7][1][66%] Sorted incoming edges for each input pin node of GSB[7][2][67%] Sorted incoming edges for each input pin node of GSB[7][3][68%] Sorted incoming edges for each input pin node of GSB[7][4][69%] Sorted incoming edges for each input pin node of GSB[7][5][70%] Sorted incoming edges for each input pin node of GSB[7][6][71%] Sorted incoming edges for each input pin node of GSB[7][7][72%] Sorted incoming edges for each input pin node of GSB[7][8][73%] Sorted incoming edges for each input pin node of GSB[8][0][74%] Sorted incoming edges for each input pin node of GSB[8][1][75%] Sorted incoming edges for each input pin node of GSB[8][2][76%] Sorted incoming edges for each input pin node of GSB[8][3][77%] Sorted incoming edges for each input pin node of GSB[8][4][78%] Sorted incoming edges for each input pin node of GSB[8][5][79%] Sorted incoming edges for each input pin node of GSB[8][6][80%] Sorted incoming edges for each input pin node of GSB[8][7][81%] Sorted incoming edges for each input pin node of GSB[8][8][82%] Sorted incoming edges for each input pin node of GSB[9][0][83%] Sorted incoming edges for each input pin node of GSB[9][1][84%] Sorted incoming edges for each input pin node of GSB[9][2][85%] Sorted incoming edges for each input pin node of GSB[9][3][86%] Sorted incoming edges for each input pin node of GSB[9][4][87%] Sorted incoming edges for each input pin node of GSB[9][5][88%] Sorted incoming edges for each input pin node of GSB[9][6][89%] Sorted incoming edges for each input pin node of GSB[9][7][90%] Sorted incoming edges for each input pin node of GSB[9][8][91%] Sorted incoming edges for each input pin node of GSB[10][0][92%] Sorted incoming edges for each input pin node of GSB[10][1][93%] Sorted incoming edges for each input pin node of GSB[10][2][94%] Sorted incoming edges for each input pin node of GSB[10][3][95%] Sorted incoming edges for each input pin node of GSB[10][4][96%] Sorted incoming edges for each input pin node of GSB[10][5][97%] Sorted incoming edges for each input pin node of GSB[10][6][98%] Sorted incoming edges for each input pin node of GSB[10][7][100%] Sorted incoming edges for each input pin node of GSB[10][8]Sorted incoming edges for each input pin node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.06 seconds (max_rss 67.3 MiB, delta_rss +0.8 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 41 physical multiplexers.
Maximum multiplexer size is 64.
# Build a library of physical multiplexers took 0.01 seconds (max_rss 67.8 MiB, delta_rss +0.5 MiB)
# Build the annotation about direct connection between tiles
Built 90 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 67.8 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.41 seconds (max_rss 67.8 MiB, delta_rss +1.8 MiB)

Command line to execute: pb_pin_fixup

Confirm selected options when call command 'pb_pin_fixup':
--verbose: off
Fix up pb pin mapping results after routing optimization
Fix up pb pin mapping results after routing optimization took 0.00 seconds (max_rss 67.8 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 67.8 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --frame_view --compress_routing --duplicate_grid_pin --load_fabric_key /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/fabric_key.xml

Confirm selected options when call command 'build_fabric':
--frame_view: on
--compress_routing: on
--duplicate_grid_pin: on
--load_fabric_key: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/fabric_key.xml
--write_fabric_key: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 16 unique general switch blocks from a total of 99 (compression rate=518.75%)
Identify unique General Switch Blocks (GSBs) took 0.41 seconds (max_rss 67.8 MiB, delta_rss +0.0 MiB)

Read Fabric Key
Read Fabric Key took 0.00 seconds (max_rss 68.0 MiB, delta_rss +0.2 MiB)

Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 68.0 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 68.0 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 68.0 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 68.0 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 69.2 MiB, delta_rss +1.3 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 69.2 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 69.2 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 70.5 MiB, delta_rss +1.3 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.41 seconds (max_rss 90.4 MiB, delta_rss +19.9 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.17 seconds (max_rss 108.2 MiB, delta_rss +17.8 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.01 seconds (max_rss 114.1 MiB, delta_rss +5.9 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 115.1 MiB, delta_rss +1.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 115.9 MiB, delta_rss +0.8 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 116.2 MiB, delta_rss +0.3 MiB)
# Build FPGA fabric module took 1.49 seconds (max_rss 120.8 MiB, delta_rss +12.6 MiB)
Build fabric module graph took 2.07 seconds (max_rss 120.8 MiB, delta_rss +52.8 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.02 seconds (max_rss 121.6 MiB, delta_rss +0.8 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 121.6 MiB, delta_rss +0.0 MiB)

Command line to execute: repack --design_constraints /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/fpga_repack_constraints.xml

Confirm selected options when call command 'repack':
--design_constraints: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/etc/devices/gemini_10x8/fpga_repack_constraints.xml
--ignore_global_nets_on_pins: off
--verbose: off
Read Repack Design Constraints
Read Repack Design Constraints took 0.00 seconds (max_rss 121.7 MiB, delta_rss +0.1 MiB)
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.01 seconds (max_rss 123.8 MiB, delta_rss +2.1 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block '$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y'...Warning 235: Invalid net 'clock1' to be constrained! Will drop the constraint in repacking
Warning 236: Invalid net 'clock2' to be constrained! Will drop the constraint in repacking
Warning 237: Invalid net 'clock3' to be constrained! Will drop the constraint in repacking
Warning 238: Invalid net 'clock4' to be constrained! Will drop the constraint in repacking
Warning 239: Invalid net 'clock5' to be constrained! Will drop the constraint in repacking
Warning 240: Invalid net 'clock6' to be constrained! Will drop the constraint in repacking
Warning 241: Invalid net 'clock7' to be constrained! Will drop the constraint in repacking
Warning 242: Invalid net 'clock8' to be constrained! Will drop the constraint in repacking
Warning 243: Invalid net 'clock9' to be constrained! Will drop the constraint in repacking
Warning 244: Invalid net 'clock10' to be constrained! Will drop the constraint in repacking
Warning 245: Invalid net 'clock11' to be constrained! Will drop the constraint in repacking
Warning 246: Invalid net 'clock12' to be constrained! Will drop the constraint in repacking
Warning 247: Invalid net 'clock13' to be constrained! Will drop the constraint in repacking
Warning 248: Invalid net 'clock14' to be constrained! Will drop the constraint in repacking
Warning 249: Invalid net 'clock15' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:q'...Warning 250: Invalid net 'clock1' to be constrained! Will drop the constraint in repacking
Warning 251: Invalid net 'clock2' to be constrained! Will drop the constraint in repacking
Warning 252: Invalid net 'clock3' to be constrained! Will drop the constraint in repacking
Warning 253: Invalid net 'clock4' to be constrained! Will drop the constraint in repacking
Warning 254: Invalid net 'clock5' to be constrained! Will drop the constraint in repacking
Warning 255: Invalid net 'clock6' to be constrained! Will drop the constraint in repacking
Warning 256: Invalid net 'clock7' to be constrained! Will drop the constraint in repacking
Warning 257: Invalid net 'clock8' to be constrained! Will drop the constraint in repacking
Warning 258: Invalid net 'clock9' to be constrained! Will drop the constraint in repacking
Warning 259: Invalid net 'clock10' to be constrained! Will drop the constraint in repacking
Warning 260: Invalid net 'clock11' to be constrained! Will drop the constraint in repacking
Warning 261: Invalid net 'clock12' to be constrained! Will drop the constraint in repacking
Warning 262: Invalid net 'clock13' to be constrained! Will drop the constraint in repacking
Warning 263: Invalid net 'clock14' to be constrained! Will drop the constraint in repacking
Warning 264: Invalid net 'clock15' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'd'...Warning 265: Invalid net 'clock1' to be constrained! Will drop the constraint in repacking
Warning 266: Invalid net 'clock2' to be constrained! Will drop the constraint in repacking
Warning 267: Invalid net 'clock3' to be constrained! Will drop the constraint in repacking
Warning 268: Invalid net 'clock4' to be constrained! Will drop the constraint in repacking
Warning 269: Invalid net 'clock5' to be constrained! Will drop the constraint in repacking
Warning 270: Invalid net 'clock6' to be constrained! Will drop the constraint in repacking
Warning 271: Invalid net 'clock7' to be constrained! Will drop the constraint in repacking
Warning 272: Invalid net 'clock8' to be constrained! Will drop the constraint in repacking
Warning 273: Invalid net 'clock9' to be constrained! Will drop the constraint in repacking
Warning 274: Invalid net 'clock10' to be constrained! Will drop the constraint in repacking
Warning 275: Invalid net 'clock11' to be constrained! Will drop the constraint in repacking
Warning 276: Invalid net 'clock12' to be constrained! Will drop the constraint in repacking
Warning 277: Invalid net 'clock13' to be constrained! Will drop the constraint in repacking
Warning 278: Invalid net 'clock14' to be constrained! Will drop the constraint in repacking
Warning 279: Invalid net 'clock15' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'rstn'...Warning 280: Invalid net 'clock1' to be constrained! Will drop the constraint in repacking
Warning 281: Invalid net 'clock2' to be constrained! Will drop the constraint in repacking
Warning 282: Invalid net 'clock3' to be constrained! Will drop the constraint in repacking
Warning 283: Invalid net 'clock4' to be constrained! Will drop the constraint in repacking
Warning 284: Invalid net 'clock5' to be constrained! Will drop the constraint in repacking
Warning 285: Invalid net 'clock6' to be constrained! Will drop the constraint in repacking
Warning 286: Invalid net 'clock7' to be constrained! Will drop the constraint in repacking
Warning 287: Invalid net 'clock8' to be constrained! Will drop the constraint in repacking
Warning 288: Invalid net 'clock9' to be constrained! Will drop the constraint in repacking
Warning 289: Invalid net 'clock10' to be constrained! Will drop the constraint in repacking
Warning 290: Invalid net 'clock11' to be constrained! Will drop the constraint in repacking
Warning 291: Invalid net 'clock12' to be constrained! Will drop the constraint in repacking
Warning 292: Invalid net 'clock13' to be constrained! Will drop the constraint in repacking
Warning 293: Invalid net 'clock14' to be constrained! Will drop the constraint in repacking
Warning 294: Invalid net 'clock15' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'clock0'...Warning 295: Invalid net 'clock1' to be constrained! Will drop the constraint in repacking
Warning 296: Invalid net 'clock2' to be constrained! Will drop the constraint in repacking
Warning 297: Invalid net 'clock3' to be constrained! Will drop the constraint in repacking
Warning 298: Invalid net 'clock4' to be constrained! Will drop the constraint in repacking
Warning 299: Invalid net 'clock5' to be constrained! Will drop the constraint in repacking
Warning 300: Invalid net 'clock6' to be constrained! Will drop the constraint in repacking
Warning 301: Invalid net 'clock7' to be constrained! Will drop the constraint in repacking
Warning 302: Invalid net 'clock8' to be constrained! Will drop the constraint in repacking
Warning 303: Invalid net 'clock9' to be constrained! Will drop the constraint in repacking
Warning 304: Invalid net 'clock10' to be constrained! Will drop the constraint in repacking
Warning 305: Invalid net 'clock11' to be constrained! Will drop the constraint in repacking
Warning 306: Invalid net 'clock12' to be constrained! Will drop the constraint in repacking
Warning 307: Invalid net 'clock13' to be constrained! Will drop the constraint in repacking
Warning 308: Invalid net 'clock14' to be constrained! Will drop the constraint in repacking
Warning 309: Invalid net 'clock15' to be constrained! Will drop the constraint in repacking
Done
Repack clustered blocks to physical implementation of logical tile took 0.00 seconds (max_rss 123.8 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 1 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 123.8 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 123.8 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: off
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'dut'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'dut'
 took 0.33 seconds (max_rss 135.1 MiB, delta_rss +11.3 MiB)

Command line to execute: build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 0.13 seconds (max_rss 136.4 MiB, delta_rss +1.3 MiB)

Command line to execute: write_fabric_bitstream --format plain_text --file fabric_bitstream.bit

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--fast_configuration: off
--keep_dont_care_bits: off
--no_time_stamp: off
--verbose: off
Warning 310: Directory path is empty and nothing will be created.
Write 128570 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 311: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 128570 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.03 seconds (max_rss 136.5 MiB, delta_rss +0.1 MiB)

Command line to execute: write_io_mapping -f PinMapping.xml

Confirm selected options when call command 'write_io_mapping':
--file, -f: PinMapping.xml
--no_time_stamp: off
--verbose: off
Warning 312: Directory path is empty and nothing will be created.
Write I/O mapping into xml file 'PinMapping.xml'
Write I/O mapping into xml file 'PinMapping.xml' took 0.00 seconds (max_rss 136.5 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 4.1 seconds

Thank you for using OpenFPGA!
Incr Slack updates 1 in 7.343e-06 sec
Full Max Req/Worst Slack updates 1 in 1.875e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.833e-06 sec
