module up_counter (
out     ,
enable  ,
clk     ,
reset   ,
);

	output [2:0] out;
	
	input enable, clk, reset;

	reg [2:0] out;

initial 
	out=0;

always @(posedge clk)
if(reset) begin
	out<=0;
end

else if (enable) begin
	if(out==4)
		out<=out+2;
	else
		out<=out+1;
	
end

endmodule