{
  "design": {
    "design_info": {
      "boundary_crc": "0x381C1E565DDC274E",
      "device": "xc7s50csga324-1",
      "gen_directory": "../../../../z80_rtl.gen/sources_1/bd/z80_top",
      "name": "z80_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1"
    },
    "design_tree": {
      "PC": "",
      "MARMUX": "",
      "ALUA_MUX": "",
      "ADDRMUX": "",
      "MDRMUX": "",
      "ALU_0": "",
      "reg_file_0": "",
      "ALUB_MUX": "",
      "MAR": "",
      "MDR": "",
      "add_1": "",
      "sub_2": "",
      "xlconstant_0": "",
      "PCMUX": "",
      "decode_0": "",
      "control_signal_slicer_0": ""
    },
    "ports": {
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "4000000"
          }
        }
      },
      "A": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "D_OUT": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "D_IN": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "PC": {
        "vlnv": "xilinx.com:ip:util_ff:1.0",
        "ip_revision": "3",
        "xci_name": "z80_top_util_ff_0_0",
        "xci_path": "ip\\z80_top_util_ff_0_0\\z80_top_util_ff_0_0.xci",
        "inst_hier_path": "PC",
        "parameters": {
          "C_FF_TYPE": {
            "value": "1"
          },
          "C_WIDTH": {
            "value": "16"
          }
        }
      },
      "MARMUX": {
        "vlnv": "xilinx.com:module_ref:mux_3:1.0",
        "ip_revision": "1",
        "xci_name": "z80_top_mux_3_0_0",
        "xci_path": "ip\\z80_top_mux_3_0_0\\z80_top_mux_3_0_0.xci",
        "inst_hier_path": "MARMUX",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_3",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ALUA_MUX": {
        "vlnv": "xilinx.com:module_ref:mux_2:1.0",
        "ip_revision": "1",
        "xci_name": "z80_top_mux_2_0_1",
        "xci_path": "ip\\z80_top_mux_2_0_1\\z80_top_mux_2_0_1.xci",
        "inst_hier_path": "ALUA_MUX",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ADDRMUX": {
        "vlnv": "xilinx.com:module_ref:mux_2:1.0",
        "ip_revision": "1",
        "xci_name": "z80_top_mux_2_0_2",
        "xci_path": "ip\\z80_top_mux_2_0_2\\z80_top_mux_2_0_2.xci",
        "inst_hier_path": "ADDRMUX",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "MDRMUX": {
        "vlnv": "xilinx.com:module_ref:mux_2:1.0",
        "ip_revision": "1",
        "xci_name": "z80_top_MDRMUX_0",
        "xci_path": "ip\\z80_top_MDRMUX_0\\z80_top_MDRMUX_0.xci",
        "inst_hier_path": "MDRMUX",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "ip_revision": "1",
        "xci_name": "z80_top_ALU_0_0",
        "xci_path": "ip\\z80_top_ALU_0_0\\z80_top_ALU_0_0.xci",
        "inst_hier_path": "ALU_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "INT_DATA_BUS_A": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "INT_DATA_BUS_B": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ALU_OP": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "FLAG_IN": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ALU_OUT": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "FLAG_OUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "reg_file_0": {
        "vlnv": "xilinx.com:module_ref:reg_file:1.0",
        "ip_revision": "1",
        "xci_name": "z80_top_reg_file_0_0",
        "xci_path": "ip\\z80_top_reg_file_0_0\\z80_top_reg_file_0_0.xci",
        "inst_hier_path": "reg_file_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reg_file",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "4000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "z80_top_CLK",
                "value_src": "default_prop"
              }
            }
          },
          "SR1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "SR2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "DR": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "REG_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "LD_REG": {
            "direction": "I"
          },
          "EXTOGGLE_DEHL": {
            "direction": "I"
          },
          "EXXTOGGLE": {
            "direction": "I"
          },
          "SR1_OUT": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "SR2_OUT": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ALUB_MUX": {
        "vlnv": "xilinx.com:module_ref:mux_2:1.0",
        "ip_revision": "1",
        "xci_name": "z80_top_mux_2_0_3",
        "xci_path": "ip\\z80_top_mux_2_0_3\\z80_top_mux_2_0_3.xci",
        "inst_hier_path": "ALUB_MUX",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "MAR": {
        "vlnv": "xilinx.com:ip:util_ff:1.0",
        "ip_revision": "3",
        "xci_name": "z80_top_util_ff_0_1",
        "xci_path": "ip\\z80_top_util_ff_0_1\\z80_top_util_ff_0_1.xci",
        "inst_hier_path": "MAR",
        "parameters": {
          "C_WIDTH": {
            "value": "16"
          }
        }
      },
      "MDR": {
        "vlnv": "xilinx.com:ip:util_ff:1.0",
        "ip_revision": "3",
        "xci_name": "z80_top_MAR_0",
        "xci_path": "ip\\z80_top_MAR_0\\z80_top_MAR_0.xci",
        "inst_hier_path": "MDR",
        "parameters": {
          "C_WIDTH": {
            "value": "16"
          }
        }
      },
      "add_1": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "ip_revision": "18",
        "xci_name": "z80_top_c_addsub_0_0",
        "xci_path": "ip\\z80_top_c_addsub_0_0\\z80_top_c_addsub_0_0.xci",
        "inst_hier_path": "add_1",
        "parameters": {
          "A_Type": {
            "value": "Unsigned"
          },
          "A_Width": {
            "value": "16"
          },
          "B_Constant": {
            "value": "true"
          },
          "B_Type": {
            "value": "Unsigned"
          },
          "B_Value": {
            "value": "1"
          },
          "B_Width": {
            "value": "1"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "16"
          }
        }
      },
      "sub_2": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "ip_revision": "18",
        "xci_name": "z80_top_add_1_0",
        "xci_path": "ip\\z80_top_add_1_0\\z80_top_add_1_0.xci",
        "inst_hier_path": "sub_2",
        "parameters": {
          "A_Type": {
            "value": "Unsigned"
          },
          "A_Width": {
            "value": "16"
          },
          "Add_Mode": {
            "value": "Subtract"
          },
          "B_Constant": {
            "value": "true"
          },
          "B_Type": {
            "value": "Unsigned"
          },
          "B_Value": {
            "value": "2"
          },
          "B_Width": {
            "value": "1"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "16"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "z80_top_xlconstant_0_0",
        "xci_path": "ip\\z80_top_xlconstant_0_0\\z80_top_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "PCMUX": {
        "vlnv": "xilinx.com:module_ref:mux_6:1.0",
        "ip_revision": "1",
        "xci_name": "z80_top_mux_6_0_0",
        "xci_path": "ip\\z80_top_mux_6_0_0\\z80_top_mux_6_0_0.xci",
        "inst_hier_path": "PCMUX",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_6",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in4": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in5": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "decode_0": {
        "vlnv": "xilinx.com:module_ref:decode:1.0",
        "ip_revision": "1",
        "xci_name": "z80_top_decode_0_0",
        "xci_path": "ip\\z80_top_decode_0_0\\z80_top_decode_0_0.xci",
        "inst_hier_path": "decode_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "decode",
          "boundary_crc": "0x0"
        },
        "ports": {
          "IR": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "PLA_idx": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "IX_pref": {
            "direction": "I"
          },
          "IY_pref": {
            "direction": "I"
          },
          "SIGNALS_PORT": {
            "direction": "O",
            "left": "244",
            "right": "0"
          },
          "next_PLA": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "MSTATES_PORT": {
            "direction": "O",
            "left": "24",
            "right": "0"
          },
          "MAX_CNT": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "F_stall": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "next_IX_pref": {
            "direction": "O"
          },
          "next_IY_pref": {
            "direction": "O"
          },
          "no_int": {
            "direction": "O"
          }
        }
      },
      "control_signal_slicer_0": {
        "vlnv": "xilinx.com:module_ref:control_signal_slicer:1.0",
        "ip_revision": "1",
        "xci_name": "z80_top_control_signal_slicer_0_0",
        "xci_path": "ip\\z80_top_control_signal_slicer_0_0\\z80_top_control_signal_slicer_0_0.xci",
        "inst_hier_path": "control_signal_slicer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "control_signal_slicer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "signals": {
            "direction": "I",
            "left": "284",
            "right": "0"
          },
          "MUX_EXEC_COND": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "PCMUX": {
            "direction": "O",
            "left": "4",
            "right": "2"
          },
          "PC_CONDLD": {
            "direction": "O"
          },
          "CONDSTALL": {
            "direction": "O"
          },
          "A_MUX": {
            "direction": "O",
            "left": "10",
            "right": "7"
          },
          "B_MUX": {
            "direction": "O",
            "left": "12",
            "right": "11"
          },
          "DR_MUX": {
            "direction": "O",
            "left": "15",
            "right": "13"
          },
          "MAR_MUX": {
            "direction": "O",
            "left": "18",
            "right": "16"
          },
          "RP_TABLE": {
            "direction": "O"
          },
          "EXX": {
            "direction": "O"
          },
          "LD_PC": {
            "direction": "O"
          },
          "LD_I": {
            "direction": "O"
          },
          "LD_R": {
            "direction": "O"
          },
          "LD_REG": {
            "direction": "O"
          },
          "LD_MDR": {
            "direction": "O"
          },
          "LD_MAR": {
            "direction": "O"
          },
          "GATE_PC": {
            "direction": "O"
          },
          "GATE_MARL": {
            "direction": "O"
          },
          "GATE_MARH": {
            "direction": "O"
          },
          "GATE_SP_INC": {
            "direction": "O"
          },
          "GATE_SP_DEC": {
            "direction": "O"
          },
          "LD_SP": {
            "direction": "O"
          },
          "SP_MUX": {
            "direction": "O"
          },
          "ALU_OP": {
            "direction": "O",
            "left": "42",
            "right": "36"
          },
          "LD_ACCUM": {
            "direction": "O"
          },
          "RP": {
            "direction": "O"
          },
          "EXEC_COND_MUX": {
            "direction": "O"
          },
          "MDR_MUX": {
            "direction": "O",
            "left": "47",
            "right": "46"
          },
          "SEXT_MDR": {
            "direction": "O"
          },
          "GATE_MDRL": {
            "direction": "O"
          },
          "GATE_MDRH": {
            "direction": "O"
          },
          "MDR_TEMP": {
            "direction": "O"
          },
          "IFF1_R_TO_IFF2": {
            "direction": "O"
          },
          "RD_R_RE": {
            "direction": "O"
          },
          "WR_R_RE": {
            "direction": "O"
          },
          "NMI_JANK": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ADDRMUX_out": {
        "ports": [
          "ADDRMUX/out",
          "A"
        ]
      },
      "ALUA_MUX_out": {
        "ports": [
          "ALUA_MUX/out",
          "ALU_0/INT_DATA_BUS_A"
        ]
      },
      "ALUB_MUX_out": {
        "ports": [
          "ALUB_MUX/out",
          "ALU_0/INT_DATA_BUS_B"
        ]
      },
      "ALU_0_ALU_OUT": {
        "ports": [
          "ALU_0/ALU_OUT",
          "reg_file_0/REG_IN",
          "MDRMUX/in0",
          "ADDRMUX/in1",
          "MARMUX/in2",
          "PCMUX/in0"
        ]
      },
      "CLK_1": {
        "ports": [
          "CLK",
          "reg_file_0/CLK",
          "add_1/CLK",
          "sub_2/CLK",
          "PC/clk",
          "MDR/clk",
          "MAR/clk",
          "ALU_0/CLK"
        ]
      },
      "D_IN_1": {
        "ports": [
          "D_IN",
          "MDRMUX/in1"
        ]
      },
      "MARMUX_out": {
        "ports": [
          "MARMUX/out",
          "MAR/reset"
        ]
      },
      "MAR_Q": {
        "ports": [
          "MAR/Q",
          "ADDRMUX/in0"
        ]
      },
      "MDRMUX1_out": {
        "ports": [
          "MDRMUX/out",
          "MDR/D"
        ]
      },
      "MDR_Q": {
        "ports": [
          "MDR/Q",
          "D_OUT",
          "ALUA_MUX/sel",
          "MARMUX/in1",
          "PCMUX/in5"
        ]
      },
      "PC_Q": {
        "ports": [
          "PC/Q",
          "sub_2/A",
          "add_1/A",
          "ALUB_MUX/in1"
        ]
      },
      "add_1_S": {
        "ports": [
          "add_1/S",
          "PCMUX/in2"
        ]
      },
      "control_signal_slicer_0_PCMUX": {
        "ports": [
          "control_signal_slicer_0/PCMUX",
          "PCMUX/sel"
        ]
      },
      "decode_0_SIGNALS_PORT": {
        "ports": [
          "decode_0/SIGNALS_PORT",
          "control_signal_slicer_0/signals"
        ]
      },
      "reg_file_0_SR1_OUT": {
        "ports": [
          "reg_file_0/SR1_OUT",
          "ALUB_MUX/in0",
          "MARMUX/in0"
        ]
      },
      "reg_file_0_SR2_OUT": {
        "ports": [
          "reg_file_0/SR2_OUT",
          "ALUA_MUX/in0"
        ]
      },
      "sub_2_S": {
        "ports": [
          "sub_2/S",
          "PCMUX/in3"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "PC/clk_enable",
          "MDR/clk_enable",
          "MAR/clk_enable"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "IR",
        "comment_1": "Y << 3\n"
      }
    }
  }
}