// Seed: 4087778383
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3, id_4, id_5;
  wire id_6;
  wire id_7, id_8;
  wire id_9 = id_7, id_10;
  always_ff id_4 = id_3;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input supply0 id_2
    , id_10,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8
);
  assign id_10 = id_3 && id_5;
  module_0(
      id_10
  );
  wire id_11;
endmodule : id_12
