{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 21:36:29 2016 " "Info: Processing started: Fri Nov 11 21:36:29 2016" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shifter -c shifter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shifter -c shifter --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 15 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register qtemp\[7\] register data_out\[7\]~reg0 159.54 MHz 6.268 ns Internal " "Info: Clock \"clock\" has Internal fmax of 159.54 MHz between source register \"qtemp\[7\]\" and destination register \"data_out\[7\]~reg0\" (period= 6.268 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.065 ns + Longest register register " "Info: + Longest register to register delay is 6.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns qtemp\[7\] 1 REG LC_X10_Y19_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y19_N8; Fanout = 6; REG Node = 'qtemp\[7\]'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "" { qtemp[7] } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.340 ns) 0.745 ns Mux~2356 2 COMB LC_X10_Y19_N1 1 " "Info: 2: + IC(0.405 ns) + CELL(0.340 ns) = 0.745 ns; Loc. = LC_X10_Y19_N1; Fanout = 1; COMB Node = 'Mux~2356'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "0.745 ns" { qtemp[7] Mux~2356 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.454 ns) 1.531 ns Mux~2357 3 COMB LC_X10_Y19_N2 2 " "Info: 3: + IC(0.332 ns) + CELL(0.454 ns) = 1.531 ns; Loc. = LC_X10_Y19_N2; Fanout = 2; COMB Node = 'Mux~2357'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "0.786 ns" { Mux~2356 Mux~2357 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.454 ns) 2.314 ns Mux~2358 4 COMB LC_X10_Y19_N4 1 " "Info: 4: + IC(0.329 ns) + CELL(0.454 ns) = 2.314 ns; Loc. = LC_X10_Y19_N4; Fanout = 1; COMB Node = 'Mux~2358'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "0.783 ns" { Mux~2357 Mux~2358 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.088 ns) 2.664 ns Mux~2359 5 COMB LC_X10_Y19_N5 1 " "Info: 5: + IC(0.262 ns) + CELL(0.088 ns) = 2.664 ns; Loc. = LC_X10_Y19_N5; Fanout = 1; COMB Node = 'Mux~2359'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "0.350 ns" { Mux~2358 Mux~2359 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.340 ns) 3.325 ns Mux~2360 6 COMB LC_X10_Y19_N3 2 " "Info: 6: + IC(0.321 ns) + CELL(0.340 ns) = 3.325 ns; Loc. = LC_X10_Y19_N3; Fanout = 2; COMB Node = 'Mux~2360'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "0.661 ns" { Mux~2359 Mux~2360 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.340 ns) 3.991 ns Mux~2361 7 COMB LC_X10_Y19_N7 2 " "Info: 7: + IC(0.326 ns) + CELL(0.340 ns) = 3.991 ns; Loc. = LC_X10_Y19_N7; Fanout = 2; COMB Node = 'Mux~2361'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "0.666 ns" { Mux~2360 Mux~2361 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.454 ns) 4.773 ns Mux~2363 8 COMB LC_X10_Y19_N6 3 " "Info: 8: + IC(0.328 ns) + CELL(0.454 ns) = 4.773 ns; Loc. = LC_X10_Y19_N6; Fanout = 3; COMB Node = 'Mux~2363'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "0.782 ns" { Mux~2361 Mux~2363 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.089 ns) 6.065 ns data_out\[7\]~reg0 9 REG LC_X9_Y16_N7 1 " "Info: 9: + IC(1.203 ns) + CELL(0.089 ns) = 6.065 ns; Loc. = LC_X9_Y16_N7; Fanout = 1; REG Node = 'data_out\[7\]~reg0'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "1.292 ns" { Mux~2363 data_out[7]~reg0 } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.559 ns 42.19 % " "Info: Total cell delay = 2.559 ns ( 42.19 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.506 ns 57.81 % " "Info: Total interconnect delay = 3.506 ns ( 57.81 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "6.065 ns" { qtemp[7] Mux~2356 Mux~2357 Mux~2358 Mux~2359 Mux~2360 Mux~2361 Mux~2363 data_out[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.065 ns" { qtemp[7] Mux~2356 Mux~2357 Mux~2358 Mux~2359 Mux~2360 Mux~2361 Mux~2363 data_out[7]~reg0 } { 0.000ns 0.405ns 0.332ns 0.329ns 0.262ns 0.321ns 0.326ns 0.328ns 1.203ns } { 0.000ns 0.340ns 0.454ns 0.454ns 0.088ns 0.340ns 0.340ns 0.454ns 0.089ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.272 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_29 32 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_29; Fanout = 32; CLK Node = 'clock'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "" { clock } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.547 ns) 2.272 ns data_out\[7\]~reg0 2 REG LC_X9_Y16_N7 1 " "Info: 2: + IC(0.595 ns) + CELL(0.547 ns) = 2.272 ns; Loc. = LC_X9_Y16_N7; Fanout = 1; REG Node = 'data_out\[7\]~reg0'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "1.142 ns" { clock data_out[7]~reg0 } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 73.81 % " "Info: Total cell delay = 1.677 ns ( 73.81 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.595 ns 26.19 % " "Info: Total interconnect delay = 0.595 ns ( 26.19 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.272 ns" { clock data_out[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.272 ns" { clock clock~out0 data_out[7]~reg0 } { 0.000ns 0.000ns 0.595ns } { 0.000ns 1.130ns 0.547ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.273 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_29 32 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_29; Fanout = 32; CLK Node = 'clock'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "" { clock } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.547 ns) 2.273 ns qtemp\[7\] 2 REG LC_X10_Y19_N8 6 " "Info: 2: + IC(0.596 ns) + CELL(0.547 ns) = 2.273 ns; Loc. = LC_X10_Y19_N8; Fanout = 6; REG Node = 'qtemp\[7\]'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "1.143 ns" { clock qtemp[7] } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 73.78 % " "Info: Total cell delay = 1.677 ns ( 73.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.596 ns 26.22 % " "Info: Total interconnect delay = 0.596 ns ( 26.22 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.273 ns" { clock qtemp[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.273 ns" { clock clock~out0 qtemp[7] } { 0.000ns 0.000ns 0.596ns } { 0.000ns 1.130ns 0.547ns } } }  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.272 ns" { clock data_out[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.272 ns" { clock clock~out0 data_out[7]~reg0 } { 0.000ns 0.000ns 0.595ns } { 0.000ns 1.130ns 0.547ns } } } { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.273 ns" { clock qtemp[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.273 ns" { clock clock~out0 qtemp[7] } { 0.000ns 0.000ns 0.596ns } { 0.000ns 1.130ns 0.547ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 27 -1 0 } }  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "6.065 ns" { qtemp[7] Mux~2356 Mux~2357 Mux~2358 Mux~2359 Mux~2360 Mux~2361 Mux~2363 data_out[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.065 ns" { qtemp[7] Mux~2356 Mux~2357 Mux~2358 Mux~2359 Mux~2360 Mux~2361 Mux~2363 data_out[7]~reg0 } { 0.000ns 0.405ns 0.332ns 0.329ns 0.262ns 0.321ns 0.326ns 0.328ns 1.203ns } { 0.000ns 0.340ns 0.454ns 0.454ns 0.088ns 0.340ns 0.340ns 0.454ns 0.089ns } } } { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.272 ns" { clock data_out[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.272 ns" { clock clock~out0 data_out[7]~reg0 } { 0.000ns 0.000ns 0.595ns } { 0.000ns 1.130ns 0.547ns } } } { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.273 ns" { clock qtemp[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.273 ns" { clock clock~out0 qtemp[7] } { 0.000ns 0.000ns 0.596ns } { 0.000ns 1.130ns 0.547ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "data_out\[3\]~reg0 dir clock 9.822 ns register " "Info: tsu for register \"data_out\[3\]~reg0\" (data pin = \"dir\", clock pin = \"clock\") is 9.822 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.066 ns + Longest pin register " "Info: + Longest pin to register delay is 12.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns dir 1 PIN PIN_235 15 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_235; Fanout = 15; PIN Node = 'dir'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "" { dir } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.829 ns) + CELL(0.225 ns) 6.189 ns Mux~2323 2 COMB LC_X10_Y17_N6 12 " "Info: 2: + IC(4.829 ns) + CELL(0.225 ns) = 6.189 ns; Loc. = LC_X10_Y17_N6; Fanout = 12; COMB Node = 'Mux~2323'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "5.054 ns" { dir Mux~2323 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.340 ns) 7.775 ns Mux~2364 3 COMB LC_X8_Y16_N0 1 " "Info: 3: + IC(1.246 ns) + CELL(0.340 ns) = 7.775 ns; Loc. = LC_X8_Y16_N0; Fanout = 1; COMB Node = 'Mux~2364'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "1.586 ns" { Mux~2323 Mux~2364 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.225 ns) 8.985 ns Mux~2365 4 COMB LC_X9_Y17_N4 2 " "Info: 4: + IC(0.985 ns) + CELL(0.225 ns) = 8.985 ns; Loc. = LC_X9_Y17_N4; Fanout = 2; COMB Node = 'Mux~2365'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "1.210 ns" { Mux~2364 Mux~2365 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.454 ns) 10.389 ns Mux~2366 5 COMB LC_X8_Y16_N7 1 " "Info: 5: + IC(0.950 ns) + CELL(0.454 ns) = 10.389 ns; Loc. = LC_X8_Y16_N7; Fanout = 1; COMB Node = 'Mux~2366'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "1.404 ns" { Mux~2365 Mux~2366 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.088 ns) 11.020 ns Mux~2367 6 COMB LC_X9_Y16_N5 4 " "Info: 6: + IC(0.543 ns) + CELL(0.088 ns) = 11.020 ns; Loc. = LC_X9_Y16_N5; Fanout = 4; COMB Node = 'Mux~2367'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "0.631 ns" { Mux~2366 Mux~2367 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.089 ns) 12.066 ns data_out\[3\]~reg0 7 REG LC_X9_Y19_N9 1 " "Info: 7: + IC(0.957 ns) + CELL(0.089 ns) = 12.066 ns; Loc. = LC_X9_Y19_N9; Fanout = 1; REG Node = 'data_out\[3\]~reg0'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "1.046 ns" { Mux~2367 data_out[3]~reg0 } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.556 ns 21.18 % " "Info: Total cell delay = 2.556 ns ( 21.18 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.510 ns 78.82 % " "Info: Total interconnect delay = 9.510 ns ( 78.82 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "12.066 ns" { dir Mux~2323 Mux~2364 Mux~2365 Mux~2366 Mux~2367 data_out[3]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "12.066 ns" { dir dir~out0 Mux~2323 Mux~2364 Mux~2365 Mux~2366 Mux~2367 data_out[3]~reg0 } { 0.000ns 0.000ns 4.829ns 1.246ns 0.985ns 0.950ns 0.543ns 0.957ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.225ns 0.454ns 0.088ns 0.089ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.273 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_29 32 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_29; Fanout = 32; CLK Node = 'clock'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "" { clock } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.547 ns) 2.273 ns data_out\[3\]~reg0 2 REG LC_X9_Y19_N9 1 " "Info: 2: + IC(0.596 ns) + CELL(0.547 ns) = 2.273 ns; Loc. = LC_X9_Y19_N9; Fanout = 1; REG Node = 'data_out\[3\]~reg0'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "1.143 ns" { clock data_out[3]~reg0 } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 73.78 % " "Info: Total cell delay = 1.677 ns ( 73.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.596 ns 26.22 % " "Info: Total interconnect delay = 0.596 ns ( 26.22 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.273 ns" { clock data_out[3]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.273 ns" { clock clock~out0 data_out[3]~reg0 } { 0.000ns 0.000ns 0.596ns } { 0.000ns 1.130ns 0.547ns } } }  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "12.066 ns" { dir Mux~2323 Mux~2364 Mux~2365 Mux~2366 Mux~2367 data_out[3]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "12.066 ns" { dir dir~out0 Mux~2323 Mux~2364 Mux~2365 Mux~2366 Mux~2367 data_out[3]~reg0 } { 0.000ns 0.000ns 4.829ns 1.246ns 0.985ns 0.950ns 0.543ns 0.957ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.225ns 0.454ns 0.088ns 0.089ns } } } { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.273 ns" { clock data_out[3]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.273 ns" { clock clock~out0 data_out[3]~reg0 } { 0.000ns 0.000ns 0.596ns } { 0.000ns 1.130ns 0.547ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data_out\[3\] data_out\[3\]~reg0 6.770 ns register " "Info: tco from clock \"clock\" to destination pin \"data_out\[3\]\" through register \"data_out\[3\]~reg0\" is 6.770 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.273 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_29 32 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_29; Fanout = 32; CLK Node = 'clock'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "" { clock } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.547 ns) 2.273 ns data_out\[3\]~reg0 2 REG LC_X9_Y19_N9 1 " "Info: 2: + IC(0.596 ns) + CELL(0.547 ns) = 2.273 ns; Loc. = LC_X9_Y19_N9; Fanout = 1; REG Node = 'data_out\[3\]~reg0'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "1.143 ns" { clock data_out[3]~reg0 } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 73.78 % " "Info: Total cell delay = 1.677 ns ( 73.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.596 ns 26.22 % " "Info: Total interconnect delay = 0.596 ns ( 26.22 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.273 ns" { clock data_out[3]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.273 ns" { clock clock~out0 data_out[3]~reg0 } { 0.000ns 0.000ns 0.596ns } { 0.000ns 1.130ns 0.547ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.324 ns + Longest register pin " "Info: + Longest register to pin delay is 4.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out\[3\]~reg0 1 REG LC_X9_Y19_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y19_N9; Fanout = 1; REG Node = 'data_out\[3\]~reg0'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "" { data_out[3]~reg0 } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.690 ns) + CELL(1.634 ns) 4.324 ns data_out\[3\] 2 PIN PIN_44 0 " "Info: 2: + IC(2.690 ns) + CELL(1.634 ns) = 4.324 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'data_out\[3\]'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "4.324 ns" { data_out[3]~reg0 data_out[3] } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns 37.79 % " "Info: Total cell delay = 1.634 ns ( 37.79 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.690 ns 62.21 % " "Info: Total interconnect delay = 2.690 ns ( 62.21 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "4.324 ns" { data_out[3]~reg0 data_out[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.324 ns" { data_out[3]~reg0 data_out[3] } { 0.000ns 2.690ns } { 0.000ns 1.634ns } } }  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.273 ns" { clock data_out[3]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.273 ns" { clock clock~out0 data_out[3]~reg0 } { 0.000ns 0.000ns 0.596ns } { 0.000ns 1.130ns 0.547ns } } } { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "4.324 ns" { data_out[3]~reg0 data_out[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.324 ns" { data_out[3]~reg0 data_out[3] } { 0.000ns 2.690ns } { 0.000ns 1.634ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "x\[7\] kind\[0\] clock -3.290 ns register " "Info: th for register \"x\[7\]\" (data pin = \"kind\[0\]\", clock pin = \"clock\") is -3.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.273 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_29 32 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_29; Fanout = 32; CLK Node = 'clock'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "" { clock } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.547 ns) 2.273 ns x\[7\] 2 REG LC_X10_Y19_N4 2 " "Info: 2: + IC(0.596 ns) + CELL(0.547 ns) = 2.273 ns; Loc. = LC_X10_Y19_N4; Fanout = 2; REG Node = 'x\[7\]'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "1.143 ns" { clock x[7] } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 24 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 73.78 % " "Info: Total cell delay = 1.677 ns ( 73.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.596 ns 26.22 % " "Info: Total interconnect delay = 0.596 ns ( 26.22 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.273 ns" { clock x[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.273 ns" { clock clock~out0 x[7] } { 0.000ns 0.000ns 0.596ns } { 0.000ns 1.130ns 0.547ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 24 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.575 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns kind\[0\] 1 PIN PIN_223 19 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_223; Fanout = 19; PIN Node = 'kind\[0\]'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "" { kind[0] } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.973 ns) + CELL(0.467 ns) 5.575 ns x\[7\] 2 REG LC_X10_Y19_N4 2 " "Info: 2: + IC(3.973 ns) + CELL(0.467 ns) = 5.575 ns; Loc. = LC_X10_Y19_N4; Fanout = 2; REG Node = 'x\[7\]'" {  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "4.440 ns" { kind[0] x[7] } "NODE_NAME" } "" } } { "shifter.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/shifter/shifter.vhd" 24 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.602 ns 28.74 % " "Info: Total cell delay = 1.602 ns ( 28.74 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.973 ns 71.26 % " "Info: Total interconnect delay = 3.973 ns ( 71.26 % )" {  } {  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "5.575 ns" { kind[0] x[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.575 ns" { kind[0] kind[0]~out0 x[7] } { 0.000ns 0.000ns 3.973ns } { 0.000ns 1.135ns 0.467ns } } }  } 0}  } { { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "2.273 ns" { clock x[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.273 ns" { clock clock~out0 x[7] } { 0.000ns 0.000ns 0.596ns } { 0.000ns 1.130ns 0.547ns } } } { "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" "" { Report "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter_cmp.qrpt" Compiler "shifter" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/shifter/db/shifter.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/shifter/" "" "5.575 ns" { kind[0] x[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.575 ns" { kind[0] kind[0]~out0 x[7] } { 0.000ns 0.000ns 3.973ns } { 0.000ns 1.135ns 0.467ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 21:36:29 2016 " "Info: Processing ended: Fri Nov 11 21:36:29 2016" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
