# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do PWM_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/LIU/Documents/FPGA/Pwm/pwm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:14 on Sep 17,2025
# vcom -reportprogress 300 -93 -work work C:/Users/LIU/Documents/FPGA/Pwm/pwm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pwm
# -- Compiling architecture Beh of pwm
# End time: 13:02:14 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/LIU/Documents/FPGA/Pwm/pwm.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:41 on Sep 17,2025
# vcom -reportprogress 300 -work work C:/Users/LIU/Documents/FPGA/Pwm/pwm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pwm
# -- Compiling architecture Beh of pwm
# End time: 13:02:41 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/LIU/Documents/FPGA/Pwm/pwm_vhd_tst.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:02:41 on Sep 17,2025
# vcom -reportprogress 300 -work work C:/Users/LIU/Documents/FPGA/Pwm/pwm_vhd_tst.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pwm_vhd_tst
# -- Compiling architecture pwm_arch of pwm_vhd_tst
# ** Warning: C:/Users/LIU/Documents/FPGA/Pwm/pwm_vhd_tst.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/LIU/Documents/FPGA/Pwm/pwm_vhd_tst.vhd(63): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/LIU/Documents/FPGA/Pwm/pwm_vhd_tst.vhd(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/LIU/Documents/FPGA/Pwm/pwm_vhd_tst.vhd(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/LIU/Documents/FPGA/Pwm/pwm_vhd_tst.vhd(84): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/LIU/Documents/FPGA/Pwm/pwm_vhd_tst.vhd(86): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/LIU/Documents/FPGA/Pwm/pwm_vhd_tst.vhd(88): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/LIU/Documents/FPGA/Pwm/pwm_vhd_tst.vhd(90): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 13:02:41 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
vsim -gui -l msim_transcript work.pwm_vhd_tst
# vsim -gui -l msim_transcript work.pwm_vhd_tst 
# Start time: 13:02:48 on Sep 17,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pwm_vhd_tst(pwm_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.pwm(beh)
add wave -position insertpoint sim:/pwm_vhd_tst/i1/*
run
run
# Break key hit
# Simulation stop requested.
run
restart -f
run
restart -f
run
restart -f
run
# End time: 13:08:00 on Sep 17,2025, Elapsed time: 0:05:12
# Errors: 0, Warnings: 0
