machine testSM {
   inputs{
      bit testBit;
      vector[5] testVector;
      vector[0xA] testHex;
      vector[0b11] testBin;
      vector[011] testOctal;
      integer testInt;
   }
   outputs{
      bit outputBit = 10;
      bit bitTesting = 0;
      integer outputInteger = 12;
      vector[3] outputVector = 0b101;
   }
   states{
      names = state1, state2, state3;
      launch = state1;
      clock = clk;
      async reset = asyncReset;
   }
   transitions{}
   outputLogic{}
}

