/*******************************************************************************
    Verilog netlist generated by IPGEN Lattice Radiant Software (64-bit)
    2022.1.0.52.3
    Soft IP Version: 1.6.0
    2023 02 22 10:22:19
*******************************************************************************/
/*******************************************************************************
    Wrapper Module generated per user settings.
*******************************************************************************/
module ddr_tx (rst_i, data_i, clk_i, data_o, clk_o)/* synthesis syn_black_box syn_declare_black_box=1 */;
    input  rst_i;
    input  [1:0]  data_i;
    input  clk_i;
    output  [0:0]  data_o;
    output  clk_o;
endmodule