{"vcs1":{"timestamp_begin":1768889810.593679719, "rt":6.83, "ut":6.59, "st":0.17}}
{"vcselab":{"timestamp_begin":1768889817.473039745, "rt":0.31, "ut":0.22, "st":0.04}}
{"link":{"timestamp_begin":1768889817.821084844, "rt":0.22, "ut":0.16, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768889810.339818472}
{"VCS_COMP_START_TIME": 1768889810.339818472}
{"VCS_COMP_END_TIME": 1768889818.088460713}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 345120}}
{"vcselab": {"peak_mem": 173652}}
