

================================================================
== Vivado HLS Report for 'action_excecutor'
================================================================
* Date:           Thu Jul 25 02:41:17 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        action_excecutor
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     0.822|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      503|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       33|    -|
|Register             |        -|      -|      643|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      643|      536|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |action_re_V              |    and   |      0|  0|    2|           1|           1|
    |and_ln1355_fu_380_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln68_fu_289_p2       |    and   |      0|  0|    2|           1|           1|
    |ret_V_1_fu_261_p2        |    and   |      0|  0|    2|           1|           1|
    |ret_V_fu_267_p2          |    and   |      0|  0|    2|           1|           1|
    |select_ln68_1_fu_281_p3  |  select  |      0|  0|   63|           1|          64|
    |select_ln68_fu_273_p3    |  select  |      0|  0|  428|           1|         512|
    |lhs_V_fu_374_p2          |    xor   |      0|  0|    2|           2|           1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0|  503|           9|         582|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_storemerge_phi_fu_211_p4  |  15|          3|   16|         48|
    |src_ip_reg_V                         |   9|          2|   32|         64|
    |src_port_reg_V                       |   9|          2|   16|         32|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  33|          7|   64|        144|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+-----+----+-----+-----------+
    |         Name         |  FF | LUT| Bits| Const Bits|
    +----------------------+-----+----+-----+-----------+
    |ap_CS_fsm             |    1|   0|    1|          0|
    |dst_port_reg_V        |   16|   0|   16|          0|
    |payload_out_reg_data  |  512|   0|  512|          0|
    |payload_out_reg_keep  |   64|   0|   64|          0|
    |payload_out_reg_last  |    1|   0|    1|          0|
    |payload_out_reg_vali  |    1|   0|    1|          0|
    |src_ip_reg_V          |   32|   0|   32|          0|
    |src_port_reg_V        |   16|   0|   16|          0|
    +----------------------+-----+----+-----+-----------+
    |Total                 |  643|   0|  643|          0|
    +----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+---------------------+-----+-----+--------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_none |   action_excecutor  | return value |
|ap_rst               |  in |    1| ap_ctrl_none |   action_excecutor  | return value |
|action               |  in |   65|    ap_none   |        action       |    scalar    |
|action_valid_V       |  in |    1|    ap_none   |    action_valid_V   |    scalar    |
|action_empty_V       |  in |    1|    ap_none   |    action_empty_V   |    scalar    |
|action_re_V          | out |    1|    ap_none   |     action_re_V     |    pointer   |
|payload_in_data_V    |  in |  512|    ap_none   |  payload_in_data_V  |    scalar    |
|payload_in_keep_V    |  in |   64|    ap_none   |  payload_in_keep_V  |    scalar    |
|payload_in_valid_V   |  in |    1|    ap_none   |  payload_in_valid_V |    scalar    |
|payload_in_last_V    |  in |    1|    ap_none   |  payload_in_last_V  |    scalar    |
|payload_ready_V      | out |    1|    ap_none   |   payload_ready_V   |    pointer   |
|payload_out_data_V   | out |  512|    ap_none   |  payload_out_data_V |    pointer   |
|payload_out_keep_V   | out |   64|    ap_none   |  payload_out_keep_V |    pointer   |
|payload_out_valid_V  | out |    1|    ap_none   | payload_out_valid_V |    pointer   |
|payload_out_last_V   | out |    1|    ap_none   |  payload_out_last_V |    pointer   |
|src_ip_V             | out |   32|    ap_none   |       src_ip_V      |    pointer   |
|src_port_V           | out |   16|    ap_none   |      src_port_V     |    pointer   |
|dst_port_V           | out |   16|    ap_none   |      dst_port_V     |    pointer   |
+---------------------+-----+-----+--------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.82>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i65 %action), !map !60"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %action_valid_V), !map !75"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %action_empty_V), !map !79"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %action_re_V), !map !83"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512 %payload_in_data_V), !map !87"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %payload_in_keep_V), !map !91"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %payload_in_valid_V), !map !95"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %payload_in_last_V), !map !99"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_ready_V), !map !103"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %payload_out_data_V), !map !107"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %payload_out_keep_V), !map !111"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_out_valid_V), !map !115"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_out_last_V), !map !119"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %src_ip_V), !map !123"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %src_port_V), !map !127"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dst_port_V), !map !131"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @action_excecutor_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%payload_in_last_V_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %payload_in_last_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:36]   --->   Operation 19 'read' 'payload_in_last_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%payload_in_valid_V_r = call i1 @_ssdm_op_Read.ap_none.i1(i1 %payload_in_valid_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:36]   --->   Operation 20 'read' 'payload_in_valid_V_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%payload_in_keep_V_re = call i64 @_ssdm_op_Read.ap_none.i64(i64 %payload_in_keep_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:36]   --->   Operation 21 'read' 'payload_in_keep_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%payload_in_data_V_re = call i512 @_ssdm_op_Read.ap_none.i512(i512 %payload_in_data_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:36]   --->   Operation 22 'read' 'payload_in_data_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%action_empty_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %action_empty_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:36]   --->   Operation 23 'read' 'action_empty_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%action_valid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %action_valid_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:36]   --->   Operation 24 'read' 'action_valid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%action_read = call i65 @_ssdm_op_Read.ap_none.i65(i65 %action)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:36]   --->   Operation 25 'read' 'action_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:44]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i65 %action, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:45]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %action_valid_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:46]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %action_empty_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:47]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %action_re_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:48]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512 %payload_in_data_V, i64 %payload_in_keep_V, i1 %payload_in_valid_V, i1 %payload_in_last_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:49]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %payload_ready_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:50]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %payload_out_data_V, i64* %payload_out_keep_V, i1* %payload_out_valid_V, i1* %payload_out_last_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:51]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_ip_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:52]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %src_port_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:53]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dst_port_V, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:54]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%payload_out_reg_data_1 = load i512* @payload_out_reg_data, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:61]   --->   Operation 37 'load' 'payload_out_reg_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i512P(i512* %payload_out_data_V, i512 %payload_out_reg_data_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:61]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%payload_out_reg_keep_1 = load i64* @payload_out_reg_keep, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:61]   --->   Operation 39 'load' 'payload_out_reg_keep_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %payload_out_keep_V, i64 %payload_out_reg_keep_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:61]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%payload_out_reg_vali_1 = load i1* @payload_out_reg_vali, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:61]   --->   Operation 41 'load' 'payload_out_reg_vali_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_out_valid_V, i1 %payload_out_reg_vali_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:61]   --->   Operation 42 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%payload_out_reg_last_1 = load i1* @payload_out_reg_last, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:61]   --->   Operation 43 'load' 'payload_out_reg_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_out_last_V, i1 %payload_out_reg_last_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:61]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%src_ip_reg_V_load = load i32* @src_ip_reg_V, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:62]   --->   Operation 45 'load' 'src_ip_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %src_ip_V, i32 %src_ip_reg_V_load)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:62]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%src_port_reg_V_load = load i16* @src_port_reg_V, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:63]   --->   Operation 47 'load' 'src_port_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %src_port_V, i16 %src_port_reg_V_load)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:63]   --->   Operation 48 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dst_port_reg_V_load = load i16* @dst_port_reg_V, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:64]   --->   Operation 49 'load' 'dst_port_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %dst_port_V, i16 %dst_port_reg_V_load)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:64]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_V = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %action_read, i32 64)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:66]   --->   Operation 51 'bitselect' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.12ns)   --->   "%ret_V_1 = and i1 %rhs_V, %action_valid_V_read" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:66]   --->   Operation 52 'and' 'ret_V_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%ret_V = and i1 %ret_V_1, %payload_in_valid_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:66]   --->   Operation 53 'and' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.57ns)   --->   "%select_ln68 = select i1 %ret_V, i512 %payload_in_data_V_re, i512 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:68]   --->   Operation 54 'select' 'select_ln68' <Predicate = true> <Delay = 0.57> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.41ns)   --->   "%select_ln68_1 = select i1 %ret_V, i64 %payload_in_keep_V_re, i64 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:68]   --->   Operation 55 'select' 'select_ln68_1' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln68 = and i1 %ret_V, %payload_in_last_V_re" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:68]   --->   Operation 56 'and' 'and_ln68' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i512 %select_ln68, i512* @payload_out_reg_data, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:67]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "store i64 %select_ln68_1, i64* @payload_out_reg_keep, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:69]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "store i1 %ret_V, i1* @payload_out_reg_vali, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:67]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i1 %and_ln68, i1* @payload_out_reg_last, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/udp_ip_rx.h:41->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:67]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %ret_V_1, label %0, label %1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:71]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.60ns)   --->   "store i32 0, i32* @src_ip_reg_V, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:76]   --->   Operation 62 'store' <Predicate = (!ret_V_1)> <Delay = 0.60>
ST_1 : Operation 63 [1/1] (0.60ns)   --->   "store i16 0, i16* @src_port_reg_V, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:77]   --->   Operation 63 'store' <Predicate = (!ret_V_1)> <Delay = 0.60>
ST_1 : Operation 64 [1/1] (0.60ns)   --->   "br label %2"   --->   Operation 64 'br' <Predicate = (!ret_V_1)> <Delay = 0.60>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i65 %action_read to i32" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:72]   --->   Operation 65 'trunc' 'trunc_ln321' <Predicate = (ret_V_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "store i32 %trunc_ln321, i32* @src_ip_reg_V, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:72]   --->   Operation 66 'store' <Predicate = (ret_V_1)> <Delay = 0.60>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%action_src_port_V_lo = call i16 @_ssdm_op_PartSelect.i16.i65.i32.i32(i65 %action_read, i32 32, i32 47)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:73]   --->   Operation 67 'partselect' 'action_src_port_V_lo' <Predicate = (ret_V_1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "store i16 %action_src_port_V_lo, i16* @src_port_reg_V, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:73]   --->   Operation 68 'store' <Predicate = (ret_V_1)> <Delay = 0.60>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%action_dst_port_V_lo = call i16 @_ssdm_op_PartSelect.i16.i65.i32.i32(i65 %action_read, i32 48, i32 63)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:74]   --->   Operation 69 'partselect' 'action_dst_port_V_lo' <Predicate = (ret_V_1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.60ns)   --->   "br label %2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:75]   --->   Operation 70 'br' <Predicate = (ret_V_1)> <Delay = 0.60>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%storemerge = phi i16 [ 0, %1 ], [ %action_dst_port_V_lo, %0 ]" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:74]   --->   Operation 71 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "store i16 %storemerge, i16* @dst_port_reg_V, align 2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:74]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%lhs_V = xor i1 %action_empty_V_read, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:81]   --->   Operation 73 'xor' 'lhs_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%and_ln1355 = and i1 %payload_in_last_V_re, %lhs_V" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:81]   --->   Operation 74 'and' 'and_ln1355' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_2 = and i1 %and_ln1355, %payload_in_valid_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:81]   --->   Operation 75 'and' 'ret_V_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %action_re_V, i1 %ret_V_2)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:81]   --->   Operation 76 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_ready_V, i1 %action_valid_V_read)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:82]   --->   Operation 77 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_rx/action_excecutor.cpp:83]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ action]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ action_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ action_empty_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ action_re_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_in_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_in_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_in_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_in_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_ready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_out_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_out_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_out_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_out_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_ip_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_port_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_port_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_out_reg_data]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ payload_out_reg_keep]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ payload_out_reg_vali]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ payload_out_reg_last]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ src_ip_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ src_port_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dst_port_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
spectopmodule_ln0      (spectopmodule) [ 00]
payload_in_last_V_re   (read         ) [ 00]
payload_in_valid_V_r   (read         ) [ 00]
payload_in_keep_V_re   (read         ) [ 00]
payload_in_data_V_re   (read         ) [ 00]
action_empty_V_read    (read         ) [ 00]
action_valid_V_read    (read         ) [ 00]
action_read            (read         ) [ 00]
specinterface_ln44     (specinterface) [ 00]
specinterface_ln45     (specinterface) [ 00]
specinterface_ln46     (specinterface) [ 00]
specinterface_ln47     (specinterface) [ 00]
specinterface_ln48     (specinterface) [ 00]
specinterface_ln49     (specinterface) [ 00]
specinterface_ln50     (specinterface) [ 00]
specinterface_ln51     (specinterface) [ 00]
specinterface_ln52     (specinterface) [ 00]
specinterface_ln53     (specinterface) [ 00]
specinterface_ln54     (specinterface) [ 00]
payload_out_reg_data_1 (load         ) [ 00]
write_ln41             (write        ) [ 00]
payload_out_reg_keep_1 (load         ) [ 00]
write_ln41             (write        ) [ 00]
payload_out_reg_vali_1 (load         ) [ 00]
write_ln41             (write        ) [ 00]
payload_out_reg_last_1 (load         ) [ 00]
write_ln41             (write        ) [ 00]
src_ip_reg_V_load      (load         ) [ 00]
write_ln62             (write        ) [ 00]
src_port_reg_V_load    (load         ) [ 00]
write_ln63             (write        ) [ 00]
dst_port_reg_V_load    (load         ) [ 00]
write_ln64             (write        ) [ 00]
rhs_V                  (bitselect    ) [ 00]
ret_V_1                (and          ) [ 01]
ret_V                  (and          ) [ 00]
select_ln68            (select       ) [ 00]
select_ln68_1          (select       ) [ 00]
and_ln68               (and          ) [ 00]
store_ln41             (store        ) [ 00]
store_ln41             (store        ) [ 00]
store_ln41             (store        ) [ 00]
store_ln41             (store        ) [ 00]
br_ln71                (br           ) [ 00]
store_ln76             (store        ) [ 00]
store_ln77             (store        ) [ 00]
br_ln0                 (br           ) [ 00]
trunc_ln321            (trunc        ) [ 00]
store_ln72             (store        ) [ 00]
action_src_port_V_lo   (partselect   ) [ 00]
store_ln73             (store        ) [ 00]
action_dst_port_V_lo   (partselect   ) [ 00]
br_ln75                (br           ) [ 00]
storemerge             (phi          ) [ 00]
store_ln74             (store        ) [ 00]
lhs_V                  (xor          ) [ 00]
and_ln1355             (and          ) [ 00]
ret_V_2                (and          ) [ 00]
write_ln81             (write        ) [ 00]
write_ln82             (write        ) [ 00]
ret_ln83               (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="action">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="action_valid_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_valid_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="action_empty_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_empty_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="action_re_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_re_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="payload_in_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="payload_in_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="payload_in_valid_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_valid_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="payload_in_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="payload_ready_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_ready_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="payload_out_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_out_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="payload_out_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_out_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="payload_out_valid_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_out_valid_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="payload_out_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_out_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="src_ip_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_ip_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="src_port_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_port_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dst_port_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_port_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="payload_out_reg_data">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_out_reg_data"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="payload_out_reg_keep">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_out_reg_keep"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="payload_out_reg_vali">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_out_reg_vali"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="payload_out_reg_last">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_out_reg_last"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="src_ip_reg_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_ip_reg_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="src_port_reg_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_port_reg_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dst_port_reg_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_port_reg_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_excecutor_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i512"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i65"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i512P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i64P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i16P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i65.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="payload_in_last_V_re_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="payload_in_last_V_re/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="payload_in_valid_V_r_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="payload_in_valid_V_r/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="payload_in_keep_V_re_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="payload_in_keep_V_re/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="payload_in_data_V_re_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="512" slack="0"/>
<pin id="122" dir="0" index="1" bw="512" slack="0"/>
<pin id="123" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="payload_in_data_V_re/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="action_empty_V_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="action_empty_V_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="action_valid_V_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="action_valid_V_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="action_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="65" slack="0"/>
<pin id="140" dir="0" index="1" bw="65" slack="0"/>
<pin id="141" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="action_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln41_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="512" slack="0"/>
<pin id="147" dir="0" index="2" bw="512" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln41_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="0" index="2" bw="64" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln41_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln41_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln62_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln63_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln64_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="16" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln81_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln82_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/1 "/>
</bind>
</comp>

<comp id="208" class="1005" name="storemerge_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="210" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="storemerge_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="16" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="payload_out_reg_data_1_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="512" slack="0"/>
<pin id="220" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="payload_out_reg_data_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="payload_out_reg_keep_1_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="payload_out_reg_keep_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="payload_out_reg_vali_1_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="payload_out_reg_vali_1/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="payload_out_reg_last_1_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="payload_out_reg_last_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="src_ip_reg_V_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_ip_reg_V_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="src_port_reg_V_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_port_reg_V_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="dst_port_reg_V_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_port_reg_V_load/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="rhs_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="65" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="ret_V_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="ret_V_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln68_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="512" slack="0"/>
<pin id="276" dir="0" index="2" bw="512" slack="0"/>
<pin id="277" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln68_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="64" slack="0"/>
<pin id="285" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="and_ln68_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln41_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="512" slack="0"/>
<pin id="297" dir="0" index="1" bw="512" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln41_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln41_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln41_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln76_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln77_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln321_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="65" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln72_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="action_src_port_V_lo_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="65" slack="0"/>
<pin id="344" dir="0" index="2" bw="7" slack="0"/>
<pin id="345" dir="0" index="3" bw="7" slack="0"/>
<pin id="346" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="action_src_port_V_lo/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln73_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="action_dst_port_V_lo_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="65" slack="0"/>
<pin id="360" dir="0" index="2" bw="7" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="action_dst_port_V_lo/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln74_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="lhs_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="and_ln1355_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="ret_V_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="52" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="58" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="74" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="74" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="76" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="78" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="74" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="74" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="132" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="217"><net_src comp="88" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="258"><net_src comp="80" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="138" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="82" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="132" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="108" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="120" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="84" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="267" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="114" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="86" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="267" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="102" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="273" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="281" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="267" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="289" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="88" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="138" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="90" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="138" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="92" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="94" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="355"><net_src comp="341" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="90" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="138" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="96" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="98" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="367"><net_src comp="357" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="372"><net_src comp="211" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="126" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="100" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="102" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="108" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="386" pin="2"/><net_sink comp="193" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: action_re_V | {1 }
	Port: payload_ready_V | {1 }
	Port: payload_out_data_V | {1 }
	Port: payload_out_keep_V | {1 }
	Port: payload_out_valid_V | {1 }
	Port: payload_out_last_V | {1 }
	Port: src_ip_V | {1 }
	Port: src_port_V | {1 }
	Port: dst_port_V | {1 }
	Port: payload_out_reg_data | {1 }
	Port: payload_out_reg_keep | {1 }
	Port: payload_out_reg_vali | {1 }
	Port: payload_out_reg_last | {1 }
	Port: src_ip_reg_V | {1 }
	Port: src_port_reg_V | {1 }
	Port: dst_port_reg_V | {1 }
 - Input state : 
	Port: action_excecutor : action | {1 }
	Port: action_excecutor : action_valid_V | {1 }
	Port: action_excecutor : action_empty_V | {1 }
	Port: action_excecutor : payload_in_data_V | {1 }
	Port: action_excecutor : payload_in_keep_V | {1 }
	Port: action_excecutor : payload_in_valid_V | {1 }
	Port: action_excecutor : payload_in_last_V | {1 }
	Port: action_excecutor : payload_out_reg_data | {1 }
	Port: action_excecutor : payload_out_reg_keep | {1 }
	Port: action_excecutor : payload_out_reg_vali | {1 }
	Port: action_excecutor : payload_out_reg_last | {1 }
	Port: action_excecutor : src_ip_reg_V | {1 }
	Port: action_excecutor : src_port_reg_V | {1 }
	Port: action_excecutor : dst_port_reg_V | {1 }
  - Chain level:
	State 1
		write_ln41 : 1
		write_ln41 : 1
		write_ln41 : 1
		write_ln41 : 1
		write_ln62 : 1
		write_ln63 : 1
		write_ln64 : 1
		ret_V_1 : 1
		ret_V : 1
		select_ln68 : 1
		select_ln68_1 : 1
		and_ln68 : 1
		store_ln41 : 2
		store_ln41 : 2
		store_ln41 : 1
		store_ln41 : 1
		br_ln71 : 1
		store_ln72 : 1
		store_ln73 : 1
		storemerge : 1
		store_ln74 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|  select  |        select_ln68_fu_273        |    0    |   428   |
|          |       select_ln68_1_fu_281       |    0    |    63   |
|----------|----------------------------------|---------|---------|
|          |          ret_V_1_fu_261          |    0    |    2    |
|          |           ret_V_fu_267           |    0    |    2    |
|    and   |          and_ln68_fu_289         |    0    |    2    |
|          |         and_ln1355_fu_380        |    0    |    2    |
|          |          ret_V_2_fu_386          |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |           lhs_V_fu_374           |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          | payload_in_last_V_re_read_fu_102 |    0    |    0    |
|          | payload_in_valid_V_r_read_fu_108 |    0    |    0    |
|          | payload_in_keep_V_re_read_fu_114 |    0    |    0    |
|   read   | payload_in_data_V_re_read_fu_120 |    0    |    0    |
|          |  action_empty_V_read_read_fu_126 |    0    |    0    |
|          |  action_valid_V_read_read_fu_132 |    0    |    0    |
|          |      action_read_read_fu_138     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      write_ln41_write_fu_144     |    0    |    0    |
|          |      write_ln41_write_fu_151     |    0    |    0    |
|          |      write_ln41_write_fu_158     |    0    |    0    |
|          |      write_ln41_write_fu_165     |    0    |    0    |
|   write  |      write_ln62_write_fu_172     |    0    |    0    |
|          |      write_ln63_write_fu_179     |    0    |    0    |
|          |      write_ln64_write_fu_186     |    0    |    0    |
|          |      write_ln81_write_fu_193     |    0    |    0    |
|          |      write_ln82_write_fu_200     |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|           rhs_V_fu_253           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln321_fu_331        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|    action_src_port_V_lo_fu_341   |    0    |    0    |
|          |    action_dst_port_V_lo_fu_357   |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   503   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|storemerge_reg_208|   16   |
+------------------+--------+
|       Total      |   16   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   503  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   503  |
+-----------+--------+--------+
